TimeQuest Timing Analyzer report for vgadisplay_demo
Sun Sep 01 19:28:21 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; vgadisplay_demo                                         ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE15F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.5%      ;
;     Processor 3            ;   0.8%      ;
;     Processors 4-6         ;   0.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK    ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 151.06 MHz ; 151.06 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 18.380 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.931  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.196 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 18.380 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.548      ;
; 18.380 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.548      ;
; 18.380 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.548      ;
; 18.380 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.548      ;
; 18.380 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.548      ;
; 18.380 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.548      ;
; 18.458 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.470      ;
; 18.458 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.470      ;
; 18.458 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.470      ;
; 18.458 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.470      ;
; 18.458 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.470      ;
; 18.458 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.470      ;
; 18.593 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.329      ;
; 18.593 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.329      ;
; 18.593 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.329      ;
; 18.593 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.329      ;
; 18.593 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.329      ;
; 18.593 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.329      ;
; 18.673 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 6.252      ;
; 18.868 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.054      ;
; 18.868 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.054      ;
; 18.868 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.054      ;
; 18.868 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.054      ;
; 18.868 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.054      ;
; 18.868 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 6.054      ;
; 18.873 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 6.043      ;
; 18.874 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 6.042      ;
; 18.877 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 6.039      ;
; 18.895 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.033      ;
; 18.895 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.033      ;
; 18.895 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.033      ;
; 18.895 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.033      ;
; 18.895 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.033      ;
; 18.895 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 6.033      ;
; 18.936 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.986      ;
; 18.936 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.986      ;
; 18.936 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.986      ;
; 18.936 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.986      ;
; 18.936 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.986      ;
; 18.936 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.986      ;
; 18.939 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 5.977      ;
; 18.970 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.953      ;
; 18.979 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 5.947      ;
; 19.040 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.882      ;
; 19.040 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.882      ;
; 19.040 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.882      ;
; 19.040 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.882      ;
; 19.040 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.882      ;
; 19.040 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.882      ;
; 19.086 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.836      ;
; 19.086 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.836      ;
; 19.086 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.836      ;
; 19.086 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.836      ;
; 19.086 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.836      ;
; 19.086 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.836      ;
; 19.123 ; sync_module:U2|Count_H[3] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.798      ;
; 19.163 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.759      ;
; 19.163 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.759      ;
; 19.163 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.759      ;
; 19.163 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.759      ;
; 19.163 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.759      ;
; 19.163 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.759      ;
; 19.195 ; sync_module:U2|Count_V[0] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.722      ;
; 19.198 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.724      ;
; 19.198 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.724      ;
; 19.203 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.719      ;
; 19.225 ; sync_module:U2|Count_H[4] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.696      ;
; 19.234 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.687      ;
; 19.237 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.684      ;
; 19.254 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.668      ;
; 19.271 ; sync_module:U2|Count_V[7] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.652      ;
; 19.313 ; sync_module:U2|Count_V[8] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.604      ;
; 19.335 ; sync_module:U2|Count_H[7] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.586      ;
; 19.339 ; sync_module:U2|Count_H[6] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.582      ;
; 19.362 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 5.550      ;
; 19.363 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 5.549      ;
; 19.366 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 5.546      ;
; 19.369 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 5.543      ;
; 19.370 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 5.542      ;
; 19.373 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 5.539      ;
; 19.420 ; sync_module:U2|Count_H[3] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.499      ;
; 19.428 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 5.484      ;
; 19.429 ; sync_module:U2|Count_H[3] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.493      ;
; 19.435 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 5.477      ;
; 19.522 ; sync_module:U2|Count_H[4] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.397      ;
; 19.531 ; sync_module:U2|Count_H[4] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.391      ;
; 19.562 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.355      ;
; 19.562 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.355      ;
; 19.562 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.355      ;
; 19.567 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.355      ;
; 19.593 ; sync_module:U2|Count_V[6] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 5.324      ;
; 19.632 ; sync_module:U2|Count_H[7] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.287      ;
; 19.636 ; sync_module:U2|Count_H[6] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 5.283      ;
; 19.641 ; sync_module:U2|Count_H[7] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.281      ;
; 19.644 ; sync_module:U2|Count_V[9] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 5.279      ;
; 19.645 ; sync_module:U2|Count_H[6] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.277      ;
; 19.687 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 5.231      ;
; 19.687 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 5.231      ;
; 19.692 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 5.226      ;
; 19.694 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 5.224      ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.354 ; vga_control_module:U4|m[0] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.079      ;
; 0.380 ; vga_control_module:U4|m[1] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.105      ;
; 0.383 ; vga_control_module:U4|m[2] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.108      ;
; 0.394 ; vga_control_module:U4|m[5] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.119      ;
; 0.399 ; vga_control_module:U4|m[4] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.124      ;
; 0.454 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.699 ; vga_control_module:U4|m[1] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.453      ;
; 0.706 ; vga_control_module:U4|m[0] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.460      ;
; 0.710 ; vga_control_module:U4|m[2] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.464      ;
; 0.714 ; vga_control_module:U4|m[5] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.468      ;
; 0.747 ; vga_control_module:U4|m[3] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.501      ;
; 0.769 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.060      ;
; 0.771 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.062      ;
; 0.775 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.779 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.070      ;
; 0.781 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.072      ;
; 0.781 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.072      ;
; 0.782 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.783 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.074      ;
; 0.882 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.174      ;
; 0.883 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.175      ;
; 0.925 ; vga_control_module:U4|m[4] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.679      ;
; 0.964 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.255      ;
; 1.083 ; vga_control_module:U4|m[3] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.808      ;
; 1.087 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.375      ;
; 1.126 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.417      ;
; 1.134 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.425      ;
; 1.135 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.142 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.433      ;
; 1.143 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.434      ;
; 1.151 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.442      ;
; 1.152 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.443      ;
; 1.153 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.444      ;
; 1.174 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.467      ;
; 1.219 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.511      ;
; 1.243 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.535      ;
; 1.257 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.548      ;
; 1.265 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.556      ;
; 1.274 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.565      ;
; 1.275 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.566      ;
; 1.283 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.574      ;
; 1.284 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.575      ;
; 1.291 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.582      ;
; 1.292 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.584      ;
; 1.293 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.584      ;
; 1.337 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.619      ;
; 1.338 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.620      ;
; 1.406 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.697      ;
; 1.414 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.705      ;
; 1.415 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.706      ;
; 1.422 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.713      ;
; 1.424 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.715      ;
; 1.431 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.722      ;
; 1.483 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[10]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.775      ;
; 1.495 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.786      ;
; 1.498 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.789      ;
; 1.499 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.790      ;
; 1.510 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.806      ;
; 1.535 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.833      ;
; 1.544 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.842      ;
; 1.545 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.836      ;
; 1.546 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.837      ;
; 1.554 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.845      ;
; 1.562 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.853      ;
; 1.566 ; sync_module:U2|Count_H[4]  ; sync_module:U2|isReady                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.848      ;
; 1.576 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.868      ;
; 1.601 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.893      ;
; 1.607 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.899      ;
; 1.632 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.924      ;
; 1.646 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.937      ;
; 1.650 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.941      ;
; 1.651 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.933      ;
; 1.685 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.976      ;
; 1.690 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.972      ;
; 1.694 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.986      ;
; 1.700 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.982      ;
; 1.708 ; sync_module:U2|Count_H[3]  ; sync_module:U2|isReady                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.990      ;
; 1.741 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.033      ;
; 1.747 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.038      ;
; 1.748 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.039      ;
; 1.761 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[5]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.053      ;
; 1.765 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.057      ;
; 1.772 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[0]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.064      ;
; 1.796 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.088      ;
; 1.800 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.092      ;
; 1.800 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.092      ;
; 1.804 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.091      ;
; 1.834 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.126      ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 165.07 MHz ; 165.07 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 18.942 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.333 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.943  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.198 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 18.942 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.996      ;
; 18.942 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.996      ;
; 18.942 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.996      ;
; 18.942 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.996      ;
; 18.942 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.996      ;
; 18.942 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.996      ;
; 18.952 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.986      ;
; 18.952 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.986      ;
; 18.952 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.986      ;
; 18.952 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.986      ;
; 18.952 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.986      ;
; 18.952 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.986      ;
; 19.075 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.857      ;
; 19.075 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.857      ;
; 19.075 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.857      ;
; 19.075 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.857      ;
; 19.075 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.857      ;
; 19.075 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.857      ;
; 19.084 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.066     ; 5.852      ;
; 19.337 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 5.590      ;
; 19.338 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 5.589      ;
; 19.340 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 5.587      ;
; 19.379 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.553      ;
; 19.379 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.553      ;
; 19.379 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.553      ;
; 19.379 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.553      ;
; 19.379 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.553      ;
; 19.379 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.553      ;
; 19.381 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.552      ;
; 19.387 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 5.550      ;
; 19.392 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 5.535      ;
; 19.396 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.536      ;
; 19.396 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.536      ;
; 19.396 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.536      ;
; 19.396 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.536      ;
; 19.396 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.536      ;
; 19.396 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.536      ;
; 19.419 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.519      ;
; 19.419 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.519      ;
; 19.419 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.519      ;
; 19.419 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.519      ;
; 19.419 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.519      ;
; 19.419 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 5.519      ;
; 19.507 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.426      ;
; 19.507 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.426      ;
; 19.507 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.426      ;
; 19.507 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.426      ;
; 19.507 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.426      ;
; 19.507 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.426      ;
; 19.518 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.414      ;
; 19.518 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.414      ;
; 19.518 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.414      ;
; 19.518 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.414      ;
; 19.518 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.414      ;
; 19.518 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.414      ;
; 19.527 ; sync_module:U2|Count_H[3] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.403      ;
; 19.549 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.384      ;
; 19.549 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.384      ;
; 19.549 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.384      ;
; 19.549 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.384      ;
; 19.549 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.384      ;
; 19.549 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.384      ;
; 19.623 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.309      ;
; 19.623 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.309      ;
; 19.628 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.304      ;
; 19.631 ; sync_module:U2|Count_V[0] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 5.296      ;
; 19.654 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.278      ;
; 19.654 ; sync_module:U2|Count_H[4] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.276      ;
; 19.657 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.275      ;
; 19.657 ; sync_module:U2|Count_V[7] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 5.276      ;
; 19.675 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.257      ;
; 19.698 ; sync_module:U2|Count_V[8] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 5.229      ;
; 19.702 ; sync_module:U2|Count_H[7] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.228      ;
; 19.739 ; sync_module:U2|Count_H[6] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.191      ;
; 19.777 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.144      ;
; 19.778 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.143      ;
; 19.780 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.141      ;
; 19.784 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.137      ;
; 19.785 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.136      ;
; 19.787 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.134      ;
; 19.824 ; sync_module:U2|Count_H[3] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 5.103      ;
; 19.830 ; sync_module:U2|Count_H[3] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 5.101      ;
; 19.833 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.088      ;
; 19.840 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.081      ;
; 19.948 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.984      ;
; 19.951 ; sync_module:U2|Count_H[4] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.976      ;
; 19.957 ; sync_module:U2|Count_H[4] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.974      ;
; 19.958 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.970      ;
; 19.958 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.970      ;
; 19.958 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.970      ;
; 19.962 ; sync_module:U2|Count_V[6] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.966      ;
; 19.999 ; sync_module:U2|Count_H[7] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.928      ;
; 20.005 ; sync_module:U2|Count_H[7] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.926      ;
; 20.017 ; sync_module:U2|Count_V[9] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.916      ;
; 20.036 ; sync_module:U2|Count_H[6] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 4.891      ;
; 20.042 ; sync_module:U2|Count_H[6] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.889      ;
; 20.063 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.863      ;
; 20.063 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.863      ;
; 20.068 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.858      ;
; 20.070 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.856      ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.333 ; vga_control_module:U4|m[0] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.978      ;
; 0.359 ; vga_control_module:U4|m[1] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.004      ;
; 0.360 ; vga_control_module:U4|m[2] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.005      ;
; 0.369 ; vga_control_module:U4|m[5] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.014      ;
; 0.376 ; vga_control_module:U4|m[4] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.021      ;
; 0.403 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.650 ; vga_control_module:U4|m[1] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.322      ;
; 0.656 ; vga_control_module:U4|m[0] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.328      ;
; 0.659 ; vga_control_module:U4|m[2] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.331      ;
; 0.664 ; vga_control_module:U4|m[5] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.336      ;
; 0.690 ; vga_control_module:U4|m[3] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.362      ;
; 0.712 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.716 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.982      ;
; 0.719 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.722 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.724 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.990      ;
; 0.725 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.991      ;
; 0.726 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.992      ;
; 0.728 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.994      ;
; 0.823 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.088      ;
; 0.824 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.089      ;
; 0.853 ; vga_control_module:U4|m[4] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.525      ;
; 0.858 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.123      ;
; 0.969 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.231      ;
; 0.989 ; vga_control_module:U4|m[3] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.634      ;
; 1.038 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.304      ;
; 1.038 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.304      ;
; 1.041 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.307      ;
; 1.045 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.312      ;
; 1.047 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.049 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.315      ;
; 1.056 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.322      ;
; 1.060 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.326      ;
; 1.062 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.328      ;
; 1.086 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.352      ;
; 1.105 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.371      ;
; 1.135 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.401      ;
; 1.147 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.413      ;
; 1.147 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.413      ;
; 1.167 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.433      ;
; 1.168 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.434      ;
; 1.169 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.435      ;
; 1.171 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.437      ;
; 1.178 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.444      ;
; 1.182 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.448      ;
; 1.196 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.452      ;
; 1.197 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.453      ;
; 1.271 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.537      ;
; 1.285 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.551      ;
; 1.289 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.555      ;
; 1.290 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.556      ;
; 1.293 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.559      ;
; 1.300 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.566      ;
; 1.344 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.615      ;
; 1.355 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[10]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.621      ;
; 1.368 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.639      ;
; 1.379 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.650      ;
; 1.391 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.657      ;
; 1.393 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.659      ;
; 1.397 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.662      ;
; 1.401 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.666      ;
; 1.402 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.667      ;
; 1.407 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.673      ;
; 1.409 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.675      ;
; 1.412 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.678      ;
; 1.419 ; sync_module:U2|Count_H[4]  ; sync_module:U2|isReady                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.675      ;
; 1.429 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.695      ;
; 1.446 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.712      ;
; 1.461 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.727      ;
; 1.479 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.735      ;
; 1.509 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.774      ;
; 1.513 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.779      ;
; 1.514 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.779      ;
; 1.536 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.802      ;
; 1.551 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.817      ;
; 1.552 ; sync_module:U2|Count_H[3]  ; sync_module:U2|isReady                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.808      ;
; 1.556 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.812      ;
; 1.586 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.842      ;
; 1.608 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[5]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.873      ;
; 1.608 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.869      ;
; 1.611 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.876      ;
; 1.611 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[0]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.877      ;
; 1.631 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.896      ;
; 1.632 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.897      ;
; 1.635 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.901      ;
; 1.639 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.905      ;
; 1.640 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.906      ;
; 1.645 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.916      ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 22.110 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.110 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.589  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.250 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 22.110 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.848      ;
; 22.110 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.848      ;
; 22.110 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.848      ;
; 22.110 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.848      ;
; 22.110 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.848      ;
; 22.110 ; sync_module:U2|Count_V[1] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.848      ;
; 22.226 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.732      ;
; 22.226 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.732      ;
; 22.226 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.732      ;
; 22.226 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.732      ;
; 22.226 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.732      ;
; 22.226 ; sync_module:U2|Count_V[2] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.732      ;
; 22.306 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.646      ;
; 22.306 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.646      ;
; 22.306 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.646      ;
; 22.306 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.646      ;
; 22.306 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.646      ;
; 22.306 ; sync_module:U2|Count_V[0] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.646      ;
; 22.317 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.630      ;
; 22.318 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.629      ;
; 22.320 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.627      ;
; 22.320 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.638      ;
; 22.320 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.638      ;
; 22.320 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.638      ;
; 22.320 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.638      ;
; 22.320 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.638      ;
; 22.320 ; sync_module:U2|Count_V[7] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.638      ;
; 22.351 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.596      ;
; 22.351 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.601      ;
; 22.351 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.601      ;
; 22.351 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.601      ;
; 22.351 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.601      ;
; 22.351 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.601      ;
; 22.351 ; sync_module:U2|Count_V[3] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.601      ;
; 22.364 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 2.593      ;
; 22.429 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.524      ;
; 22.429 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.524      ;
; 22.429 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.524      ;
; 22.429 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.524      ;
; 22.429 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.524      ;
; 22.429 ; sync_module:U2|Count_V[5] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.524      ;
; 22.438 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.514      ;
; 22.438 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.514      ;
; 22.438 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.514      ;
; 22.438 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.514      ;
; 22.438 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.514      ;
; 22.438 ; sync_module:U2|Count_V[8] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.514      ;
; 22.451 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.501      ;
; 22.451 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.501      ;
; 22.451 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.501      ;
; 22.451 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.501      ;
; 22.451 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.501      ;
; 22.451 ; sync_module:U2|Count_V[4] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.501      ;
; 22.470 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.483      ;
; 22.470 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.483      ;
; 22.474 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.479      ;
; 22.482 ; sync_module:U2|Count_V[0] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 2.466      ;
; 22.487 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.465      ;
; 22.490 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.462      ;
; 22.493 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.461      ;
; 22.497 ; sync_module:U2|Count_H[4] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.454      ;
; 22.500 ; sync_module:U2|Count_H[5] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 2.458      ;
; 22.506 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.447      ;
; 22.520 ; sync_module:U2|Count_H[3] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.431      ;
; 22.524 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.429      ;
; 22.524 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.429      ;
; 22.524 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.429      ;
; 22.524 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.429      ;
; 22.524 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.429      ;
; 22.524 ; sync_module:U2|Count_V[6] ; vga_control_module:U4|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.429      ;
; 22.544 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.397      ;
; 22.545 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.396      ;
; 22.545 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.396      ;
; 22.546 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.395      ;
; 22.547 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.394      ;
; 22.548 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.393      ;
; 22.549 ; sync_module:U2|Count_H[6] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.402      ;
; 22.551 ; sync_module:U2|Count_V[7] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.403      ;
; 22.557 ; sync_module:U2|Count_V[8] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 2.391      ;
; 22.578 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.363      ;
; 22.579 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.362      ;
; 22.626 ; sync_module:U2|Count_H[4] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 2.322      ;
; 22.627 ; sync_module:U2|Count_H[4] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.325      ;
; 22.629 ; sync_module:U2|Count_H[0] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.324      ;
; 22.632 ; sync_module:U2|Count_H[7] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.319      ;
; 22.643 ; sync_module:U2|Count_H[5] ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.309      ;
; 22.649 ; sync_module:U2|Count_H[3] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 2.299      ;
; 22.656 ; sync_module:U2|Count_H[3] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.296      ;
; 22.678 ; sync_module:U2|Count_H[6] ; vga_control_module:U4|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 2.270      ;
; 22.678 ; sync_module:U2|Count_V[6] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.038     ; 2.271      ;
; 22.679 ; sync_module:U2|Count_H[6] ; vga_control_module:U4|n[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.273      ;
; 22.689 ; sync_module:U2|Count_H[8] ; vga_control_module:U4|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.262      ;
; 22.690 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.251      ;
; 22.691 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.250      ;
; 22.692 ; sync_module:U2|Count_V[9] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.262      ;
; 22.693 ; sync_module:U2|Count_H[2] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.248      ;
; 22.697 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.250      ;
; 22.697 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.250      ;
; 22.698 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.249      ;
; 22.698 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.249      ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.110 ; vga_control_module:U4|m[0] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.431      ;
; 0.121 ; vga_control_module:U4|m[1] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.442      ;
; 0.121 ; vga_control_module:U4|m[2] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.442      ;
; 0.127 ; vga_control_module:U4|m[5] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.448      ;
; 0.129 ; vga_control_module:U4|m[4] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.450      ;
; 0.188 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.277 ; vga_control_module:U4|m[1] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.615      ;
; 0.281 ; vga_control_module:U4|m[0] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.619      ;
; 0.282 ; vga_control_module:U4|m[2] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.620      ;
; 0.284 ; vga_control_module:U4|m[5] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.622      ;
; 0.299 ; vga_control_module:U4|m[3] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.637      ;
; 0.309 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.311 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.314 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.315 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.316 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.366 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.485      ;
; 0.367 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.486      ;
; 0.380 ; vga_control_module:U4|m[4] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.718      ;
; 0.387 ; sync_module:U2|Count_H[2]  ; vga_control_module:U4|n[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.505      ;
; 0.441 ; sync_module:U2|Count_H[1]  ; vga_control_module:U4|n[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.556      ;
; 0.448 ; vga_control_module:U4|m[3] ; rom_module:U3|altsyncram:altsyncram_component|altsyncram_1db1:auto_generated|ram_block1a16~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.769      ;
; 0.460 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.465 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.468 ; sync_module:U2|Count_V[5]  ; vga_control_module:U4|m[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.472 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.475 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.475 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.476 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.595      ;
; 0.478 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.484 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.603      ;
; 0.488 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.607      ;
; 0.510 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.523 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.642      ;
; 0.528 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.531 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.539 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.658      ;
; 0.541 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.541 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.542 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.661      ;
; 0.546 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.655      ;
; 0.546 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.655      ;
; 0.594 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.713      ;
; 0.597 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.600 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.719      ;
; 0.604 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.723      ;
; 0.605 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.724      ;
; 0.607 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.726      ;
; 0.622 ; sync_module:U2|Count_V[2]  ; vga_control_module:U4|m[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.747      ;
; 0.623 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.748      ;
; 0.628 ; sync_module:U2|Count_H[0]  ; vga_control_module:U4|n[0]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.753      ;
; 0.633 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.752      ;
; 0.639 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[10]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.759      ;
; 0.646 ; sync_module:U2|Count_V[4]  ; vga_control_module:U4|m[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.765      ;
; 0.659 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[1]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.778      ;
; 0.660 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.779      ;
; 0.660 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.779      ;
; 0.662 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.781      ;
; 0.663 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.782      ;
; 0.670 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.789      ;
; 0.686 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[2]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.690 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.809      ;
; 0.695 ; sync_module:U2|Count_H[4]  ; vga_control_module:U4|n[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.804      ;
; 0.695 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.804      ;
; 0.696 ; sync_module:U2|Count_V[3]  ; vga_control_module:U4|m[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.815      ;
; 0.698 ; sync_module:U2|Count_H[3]  ; vga_control_module:U4|n[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.807      ;
; 0.702 ; sync_module:U2|Count_H[4]  ; sync_module:U2|isReady                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.811      ;
; 0.707 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[1]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.826      ;
; 0.707 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[7]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.826      ;
; 0.725 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[3]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.844      ;
; 0.726 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[9]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.845      ;
; 0.728 ; sync_module:U2|Count_V[0]  ; vga_control_module:U4|m[4]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.847      ;
; 0.749 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.868      ;
; 0.750 ; sync_module:U2|Count_H[3]  ; sync_module:U2|isReady                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.859      ;
; 0.751 ; sync_module:U2|Count_H[5]  ; vga_control_module:U4|n[5]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.866      ;
; 0.752 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.871      ;
; 0.760 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[5]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.879      ;
; 0.762 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[0]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.882      ;
; 0.764 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[6]                                                                                     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.883      ;
; 0.772 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|m[2]                                                                                    ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.897      ;
+-------+----------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 18.380 ; 0.110 ; N/A      ; N/A     ; 9.589               ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.589               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 18.380 ; 0.110 ; N/A      ; N/A     ; 12.196              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RSTn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1026     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1026     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 235   ; 235  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; CLK                                            ; CLK                                            ; Base      ; Constrained ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue_Sig    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red_Sig     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue_Sig    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red_Sig     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun Sep 01 19:28:20 2019
Info: Command: quartus_sta vgadisplay_demo -c vgadisplay_demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgadisplay_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 18.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.380               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.931               0.000 CLK 
    Info (332119):    12.196               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.942               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.333               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 CLK 
    Info (332119):    12.198               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 22.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.110               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.110               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.589               0.000 CLK 
    Info (332119):    12.250               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4786 megabytes
    Info: Processing ended: Sun Sep 01 19:28:21 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


