Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Aug 26 15:42:49 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file AccQuant_cnn_timing.rpt
| Design       : AccQuant_cnn
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6276 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_5MH/clk2_reg/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_fourth/clock_out_reg/Q (HIGH)

 There are 2910 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_second/clock_out_reg/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_third/clock_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: accQuant_cnn/positionConv/counter_j/ok_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: accQuant_cnn/positionImage/counter_j/ok_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38328 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.497        0.000                      0                 5040        0.024        0.000                      0                 5040        2.750        0.000                       0                  1911  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              0.497        0.000                      0                 5040        0.024        0.000                      0                 5040        2.750        0.000                       0                  1911  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soccontroller_scratch_storage_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 1.795ns (25.615%)  route 5.213ns (74.385%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 13.267 - 8.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.646     5.744    clk125_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.419     6.163 r  grant_reg/Q
                         net (fo=132, routed)         1.064     7.227    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.327     7.554 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.481     8.034    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.360 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.771     9.131    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.255 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.427     9.682    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.806 r  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3/O
                         net (fo=49, routed)          1.195    11.001    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I1_O)        0.149    11.150 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.560    11.710    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.326    12.036 r  VexRiscv/IBusCachedPlugin_cache/soccontroller_scratch_storage[31]_i_1/O
                         net (fo=32, routed)          0.716    12.751    csr_bankarray_csrbank1_scratch0_re
    SLICE_X33Y94         FDRE                                         r  soccontroller_scratch_storage_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.479    13.267    clk125_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  soccontroller_scratch_storage_reg[1]/C
                         clock pessimism              0.424    13.691    
                         clock uncertainty           -0.035    13.655    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.407    13.248    soccontroller_scratch_storage_reg[1]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soccontroller_scratch_storage_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 1.795ns (25.615%)  route 5.213ns (74.385%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 13.267 - 8.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.646     5.744    clk125_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.419     6.163 r  grant_reg/Q
                         net (fo=132, routed)         1.064     7.227    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.327     7.554 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.481     8.034    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.360 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.771     9.131    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.255 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.427     9.682    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.806 r  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3/O
                         net (fo=49, routed)          1.195    11.001    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I1_O)        0.149    11.150 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.560    11.710    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.326    12.036 r  VexRiscv/IBusCachedPlugin_cache/soccontroller_scratch_storage[31]_i_1/O
                         net (fo=32, routed)          0.716    12.751    csr_bankarray_csrbank1_scratch0_re
    SLICE_X33Y94         FDSE                                         r  soccontroller_scratch_storage_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.479    13.267    clk125_IBUF_BUFG
    SLICE_X33Y94         FDSE                                         r  soccontroller_scratch_storage_reg[5]/C
                         clock pessimism              0.424    13.691    
                         clock uncertainty           -0.035    13.655    
    SLICE_X33Y94         FDSE (Setup_fdse_C_CE)      -0.407    13.248    soccontroller_scratch_storage_reg[5]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_reload_storage_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 1.801ns (25.032%)  route 5.394ns (74.968%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.311 - 8.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.646     5.744    clk125_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.419     6.163 r  grant_reg/Q
                         net (fo=132, routed)         1.064     7.227    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.327     7.554 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.481     8.034    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.360 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.771     9.131    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.255 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.427     9.682    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.806 r  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3/O
                         net (fo=49, routed)          1.195    11.001    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I1_O)        0.149    11.150 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.560    11.710    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.332    12.042 r  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_1/O
                         net (fo=32, routed)          0.897    12.938    csr_bankarray_csrbank2_reload0_re
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.523    13.311    clk125_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[10]/C
                         clock pessimism              0.424    13.735    
                         clock uncertainty           -0.035    13.699    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.494    timer_reload_storage_reg[10]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_reload_storage_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 1.801ns (25.032%)  route 5.394ns (74.968%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.311 - 8.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.646     5.744    clk125_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.419     6.163 r  grant_reg/Q
                         net (fo=132, routed)         1.064     7.227    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.327     7.554 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.481     8.034    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.360 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.771     9.131    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.255 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.427     9.682    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.806 r  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3/O
                         net (fo=49, routed)          1.195    11.001    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I1_O)        0.149    11.150 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.560    11.710    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.332    12.042 r  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_1/O
                         net (fo=32, routed)          0.897    12.938    csr_bankarray_csrbank2_reload0_re
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.523    13.311    clk125_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[2]/C
                         clock pessimism              0.424    13.735    
                         clock uncertainty           -0.035    13.699    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.494    timer_reload_storage_reg[2]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_reload_storage_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 1.801ns (25.032%)  route 5.394ns (74.968%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.311 - 8.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.646     5.744    clk125_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.419     6.163 r  grant_reg/Q
                         net (fo=132, routed)         1.064     7.227    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.327     7.554 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.481     8.034    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.360 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.771     9.131    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.255 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.427     9.682    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.806 r  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3/O
                         net (fo=49, routed)          1.195    11.001    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I1_O)        0.149    11.150 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.560    11.710    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.332    12.042 r  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_1/O
                         net (fo=32, routed)          0.897    12.938    csr_bankarray_csrbank2_reload0_re
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.523    13.311    clk125_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[3]/C
                         clock pessimism              0.424    13.735    
                         clock uncertainty           -0.035    13.699    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.494    timer_reload_storage_reg[3]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_reload_storage_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 1.801ns (25.032%)  route 5.394ns (74.968%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.311 - 8.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.646     5.744    clk125_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.419     6.163 r  grant_reg/Q
                         net (fo=132, routed)         1.064     7.227    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.327     7.554 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.481     8.034    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.360 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.771     9.131    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.255 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.427     9.682    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.806 r  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3/O
                         net (fo=49, routed)          1.195    11.001    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I1_O)        0.149    11.150 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.560    11.710    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.332    12.042 r  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_1/O
                         net (fo=32, routed)          0.897    12.938    csr_bankarray_csrbank2_reload0_re
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.523    13.311    clk125_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[4]/C
                         clock pessimism              0.424    13.735    
                         clock uncertainty           -0.035    13.699    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.494    timer_reload_storage_reg[4]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_reload_storage_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 1.801ns (25.032%)  route 5.394ns (74.968%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.311 - 8.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.646     5.744    clk125_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.419     6.163 r  grant_reg/Q
                         net (fo=132, routed)         1.064     7.227    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.327     7.554 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.481     8.034    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.360 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.771     9.131    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.255 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.427     9.682    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.806 r  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3/O
                         net (fo=49, routed)          1.195    11.001    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I1_O)        0.149    11.150 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.560    11.710    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.332    12.042 r  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_1/O
                         net (fo=32, routed)          0.897    12.938    csr_bankarray_csrbank2_reload0_re
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.523    13.311    clk125_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[5]/C
                         clock pessimism              0.424    13.735    
                         clock uncertainty           -0.035    13.699    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.494    timer_reload_storage_reg[5]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_reload_storage_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 1.801ns (25.032%)  route 5.394ns (74.968%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.311 - 8.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.646     5.744    clk125_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.419     6.163 r  grant_reg/Q
                         net (fo=132, routed)         1.064     7.227    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.327     7.554 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.481     8.034    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.360 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.771     9.131    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.255 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.427     9.682    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.806 r  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3/O
                         net (fo=49, routed)          1.195    11.001    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I1_O)        0.149    11.150 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.560    11.710    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.332    12.042 r  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_1/O
                         net (fo=32, routed)          0.897    12.938    csr_bankarray_csrbank2_reload0_re
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.523    13.311    clk125_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[6]/C
                         clock pessimism              0.424    13.735    
                         clock uncertainty           -0.035    13.699    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.494    timer_reload_storage_reg[6]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_reload_storage_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 1.801ns (25.032%)  route 5.394ns (74.968%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.311 - 8.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.646     5.744    clk125_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.419     6.163 r  grant_reg/Q
                         net (fo=132, routed)         1.064     7.227    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.327     7.554 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.481     8.034    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.360 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.771     9.131    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.255 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.427     9.682    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.806 r  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3/O
                         net (fo=49, routed)          1.195    11.001    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I1_O)        0.149    11.150 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.560    11.710    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.332    12.042 r  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_1/O
                         net (fo=32, routed)          0.897    12.938    csr_bankarray_csrbank2_reload0_re
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.523    13.311    clk125_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[7]/C
                         clock pessimism              0.424    13.735    
                         clock uncertainty           -0.035    13.699    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.494    timer_reload_storage_reg[7]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_reload_storage_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 1.801ns (25.032%)  route 5.394ns (74.968%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns = ( 13.311 - 8.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.646     5.744    clk125_IBUF_BUFG
    SLICE_X43Y86         FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.419     6.163 r  grant_reg/Q
                         net (fo=132, routed)         1.064     7.227    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.327     7.554 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.481     8.034    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.326     8.360 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.771     9.131    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.255 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.427     9.682    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.806 r  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3/O
                         net (fo=49, routed)          1.195    11.001    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I1_O)        0.149    11.150 f  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2/O
                         net (fo=3, routed)           0.560    11.710    VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_n_0
    SLICE_X33Y90         LUT2 (Prop_lut2_I1_O)        0.332    12.042 r  VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_1/O
                         net (fo=32, routed)          0.897    12.938    csr_bankarray_csrbank2_reload0_re
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.523    13.311    clk125_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  timer_reload_storage_reg[9]/C
                         clock pessimism              0.424    13.735    
                         clock uncertainty           -0.035    13.699    
    SLICE_X29Y90         FDRE (Setup_fdre_C_CE)      -0.205    13.494    timer_reload_storage_reg[9]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.572     1.682    clk125_IBUF_BUFG
    SLICE_X27Y90         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.029    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.842     2.209    storage_1_reg_0_15_0_5/WCLK
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.513     1.695    
    SLICE_X26Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.005    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.572     1.682    clk125_IBUF_BUFG
    SLICE_X27Y90         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.029    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.842     2.209    storage_1_reg_0_15_0_5/WCLK
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.513     1.695    
    SLICE_X26Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.005    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.572     1.682    clk125_IBUF_BUFG
    SLICE_X27Y90         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.029    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.842     2.209    storage_1_reg_0_15_0_5/WCLK
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.513     1.695    
    SLICE_X26Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.005    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.572     1.682    clk125_IBUF_BUFG
    SLICE_X27Y90         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.029    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.842     2.209    storage_1_reg_0_15_0_5/WCLK
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.513     1.695    
    SLICE_X26Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.005    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.572     1.682    clk125_IBUF_BUFG
    SLICE_X27Y90         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.029    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.842     2.209    storage_1_reg_0_15_0_5/WCLK
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.513     1.695    
    SLICE_X26Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.005    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.572     1.682    clk125_IBUF_BUFG
    SLICE_X27Y90         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.029    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.842     2.209    storage_1_reg_0_15_0_5/WCLK
    SLICE_X26Y90         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.513     1.695    
    SLICE_X26Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.005    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.572     1.682    clk125_IBUF_BUFG
    SLICE_X27Y90         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.029    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X26Y90         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.842     2.209    storage_1_reg_0_15_0_5/WCLK
    SLICE_X26Y90         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.513     1.695    
    SLICE_X26Y90         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.005    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.572     1.682    clk125_IBUF_BUFG
    SLICE_X27Y90         FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     2.029    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X26Y90         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.842     2.209    storage_1_reg_0_15_0_5/WCLK
    SLICE_X26Y90         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.513     1.695    
    SLICE_X26Y90         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.005    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.021%)  route 0.120ns (45.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.572     1.682    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    SLICE_X55Y86         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/Q
                         net (fo=4, routed)           0.120     1.943    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[14]
    RAMB18_X3Y34         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.882     2.249    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    RAMB18_X3Y34         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.509     1.740    
    RAMB18_X3Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155     1.895    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_address_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.005%)  route 0.230ns (61.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.545     1.655    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_reg[22]/Q
                         net (fo=3, routed)           0.230     2.026    VexRiscv/dataCache_1__n_27
    SLICE_X49Y83         FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_address_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.817     2.184    VexRiscv/clk125_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_address_reg[22]/C
                         clock pessimism             -0.261     1.922    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.047     1.969    VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_address_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y18  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y34  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y34  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y38  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y38  VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y35  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y35  VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y30  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y31  VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y33  VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y94  storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y94  storage_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y90  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y91  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y91  storage_1_reg_0_15_6_9/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk125    | cpu_reset | FDRE    | -     |     0.535 (r) | FAST    |     1.732 (r) | SLOW    |          |
clk125    | serial_rx | FDRE    | -     |     0.950 (r) | FAST    |     1.170 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk125    | serial_tx | FDRE   | -     |     14.435 (r) | SLOW    |      4.899 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125 | clk125      |         7.503 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



