

================================================================
== Vitis HLS Report for 'fdtd_2d'
================================================================
* Date:           Mon May  5 03:27:09 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fdtd_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.583 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   571201|   571201|  2.856 ms|  2.856 ms|  571202|  571202|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                            |                                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75                  |fdtd_2d_Pipeline_VITIS_LOOP_12_2                  |       82|       82|   0.410 us|   0.410 us|    82|    82|       no|
        |grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82  |fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4  |     4739|     4739|  23.695 us|  23.695 us|  4739|  4739|       no|
        |grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90  |fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6  |     4759|     4759|  23.795 us|  23.795 us|  4759|  4759|       no|
        |grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98  |fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8  |     4690|     4690|  23.450 us|  23.450 us|  4690|  4690|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |   571200|   571200|     14280|          -|          -|    40|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    20|     4229|     3854|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      524|    -|
|Register             |        -|     -|       85|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    20|     4314|     4401|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U22                      |dadddsub_64ns_64ns_64_5_full_dsp_1                |        0|   3|   457|   698|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U23                           |dmul_64ns_64ns_64_5_max_dsp_1                     |        0|   8|   312|   109|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U21                          |dsub_64ns_64ns_64_5_full_dsp_1                    |        0|   3|   457|   698|    0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75                  |fdtd_2d_Pipeline_VITIS_LOOP_12_2                  |        0|   0|     9|    51|    0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82  |fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4  |        0|   0|   550|   275|    0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90  |fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6  |        0|   0|   550|   262|    0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98  |fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8  |        0|   6|  1894|  1761|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                       |                                                  |        0|  20|  4229|  3854|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_122_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln10_fu_116_p2  |      icmp|   0|  0|  10|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|          12|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         12|    1|         12|
    |ex_address0        |  14|          3|   13|         39|
    |ex_address1        |  14|          3|   13|         39|
    |ex_ce0             |  14|          3|    1|          3|
    |ex_ce1             |  14|          3|    1|          3|
    |ex_we0             |   9|          2|    1|          2|
    |ey_address0        |  20|          4|   13|         52|
    |ey_address1        |  14|          3|   13|         39|
    |ey_ce0             |  20|          4|    1|          4|
    |ey_ce1             |  14|          3|    1|          3|
    |ey_d0              |  14|          3|   64|        192|
    |ey_we0             |  14|          3|    1|          3|
    |grp_fu_158_ce      |  20|          4|    1|          4|
    |grp_fu_158_p0      |  20|          4|   64|        256|
    |grp_fu_158_p1      |  20|          4|   64|        256|
    |grp_fu_162_ce      |  20|          4|    1|          4|
    |grp_fu_162_opcode  |  20|          4|    2|          8|
    |grp_fu_162_p0      |  20|          4|   64|        256|
    |grp_fu_162_p1      |  20|          4|   64|        256|
    |grp_fu_166_ce      |  20|          4|    1|          4|
    |grp_fu_166_p0      |  20|          4|   64|        256|
    |grp_fu_166_p1      |  20|          4|   64|        256|
    |hz_address0        |  20|          4|   13|         52|
    |hz_address1        |  20|          4|   13|         52|
    |hz_ce0             |  20|          4|    1|          4|
    |hz_ce1             |  20|          4|    1|          4|
    |hz_we0             |   9|          2|    1|          2|
    |t_fu_58            |   9|          2|    6|         12|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 524|        106|  547|       2073|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  11|   0|   11|          0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg                  |   1|   0|    1|          0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg  |   1|   0|    1|          0|
    |grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |p_fict_s_load_reg_153                                                    |  64|   0|   64|          0|
    |t_fu_58                                                                  |   6|   0|    6|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  85|   0|   85|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       fdtd_2d|  return value|
|tmax               |   in|   32|     ap_none|          tmax|        scalar|
|nx                 |   in|   32|     ap_none|            nx|        scalar|
|ny                 |   in|   32|     ap_none|            ny|        scalar|
|ex_address0        |  out|   13|   ap_memory|            ex|         array|
|ex_ce0             |  out|    1|   ap_memory|            ex|         array|
|ex_we0             |  out|    1|   ap_memory|            ex|         array|
|ex_d0              |  out|   64|   ap_memory|            ex|         array|
|ex_q0              |   in|   64|   ap_memory|            ex|         array|
|ex_address1        |  out|   13|   ap_memory|            ex|         array|
|ex_ce1             |  out|    1|   ap_memory|            ex|         array|
|ex_q1              |   in|   64|   ap_memory|            ex|         array|
|ey_address0        |  out|   13|   ap_memory|            ey|         array|
|ey_ce0             |  out|    1|   ap_memory|            ey|         array|
|ey_we0             |  out|    1|   ap_memory|            ey|         array|
|ey_d0              |  out|   64|   ap_memory|            ey|         array|
|ey_q0              |   in|   64|   ap_memory|            ey|         array|
|ey_address1        |  out|   13|   ap_memory|            ey|         array|
|ey_ce1             |  out|    1|   ap_memory|            ey|         array|
|ey_q1              |   in|   64|   ap_memory|            ey|         array|
|hz_address0        |  out|   13|   ap_memory|            hz|         array|
|hz_ce0             |  out|    1|   ap_memory|            hz|         array|
|hz_we0             |  out|    1|   ap_memory|            hz|         array|
|hz_d0              |  out|   64|   ap_memory|            hz|         array|
|hz_q0              |   in|   64|   ap_memory|            hz|         array|
|hz_address1        |  out|   13|   ap_memory|            hz|         array|
|hz_ce1             |  out|    1|   ap_memory|            hz|         array|
|hz_q1              |   in|   64|   ap_memory|            hz|         array|
|p_fict_s_address0  |  out|    6|   ap_memory|      p_fict_s|         array|
|p_fict_s_ce0       |  out|    1|   ap_memory|      p_fict_s|         array|
|p_fict_s_q0        |   in|   64|   ap_memory|      p_fict_s|         array|
+-------------------+-----+-----+------------+--------------+--------------+

