// Seed: 3171711976
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout tri1 id_2;
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd73,
    parameter id_9 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire _id_9;
  input wire id_8;
  inout wire _id_7;
  input wire id_6;
  output supply0 id_5;
  module_0 modCall_1 (
      id_11,
      id_2,
      id_2,
      id_10
  );
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_15;
  assign id_5 = id_14 - id_15[1 : id_9] & id_4;
  wire id_16;
  logic [7:0][id_7 : -1] id_17;
  parameter id_18 = 1 - -1;
  assign id_12 = -1;
  assign id_17[1'b0] = id_9 != ((-1));
endmodule
