// Seed: 2479866253
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri id_5,
    output wand id_6,
    input wand id_7,
    id_11,
    input tri0 id_8,
    input supply1 id_9
);
  assign module_1.id_14 = 0;
  assign id_6 = id_2 || -1;
endmodule
module module_1 (
    output supply1 id_0,
    inout tri0 id_1,
    input tri0 id_2,
    output wand id_3,
    output tri0 id_4,
    input tri1 id_5 id_16,
    input tri0 id_6,
    input uwire void id_7,
    input tri1 id_8,
    input wire id_9,
    output tri id_10,
    output tri1 id_11,
    output tri id_12,
    input tri0 id_13,
    output wand id_14
);
  wire id_17;
  tri0 id_18;
  module_0 modCall_1 (
      id_16,
      id_2,
      id_6,
      id_2,
      id_2,
      id_13,
      id_4,
      id_7,
      id_6,
      id_5
  );
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22;
  supply0 id_23 = 1'b0, id_24;
  assign id_22 = -1;
  wire id_25;
  wire id_26;
  reg id_27, id_28, id_29;
  id_30(
      .id_0(1), .id_1(-1), .id_2(-1), .id_3(id_16), .id_4(id_6 >= id_18)
  );
  always if (-1) id_27 <= -1;
endmodule
