// Seed: 2297391328
module module_0 ();
  logic id_0;
  assign id_1 = id_0;
  logic id_2;
  reg   id_3;
  uwire id_4;
  reg   id_5;
  assign id_4[1 : 1] = id_3 - 1;
  assign id_1 = 1'b0;
  always id_3 <= id_5;
endmodule
