{"vcs1":{"timestamp_begin":1731173743.988057790, "rt":5.24, "ut":1.07, "st":0.21}}
{"vcselab":{"timestamp_begin":1731173749.306462120, "rt":2.69, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1731173752.173737232, "rt":0.77, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731173743.294926165}
{"VCS_COMP_START_TIME": 1731173743.294926165}
{"VCS_COMP_END_TIME": 1731173931.267916889}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 333884}}
{"stitch_vcselab": {"peak_mem": 231548}}
