module DIV_IP(	
             // inputs:
				input  csi_clk,
            input  csi_reset_n,
             // Avalon-MM Slave   
            input  avs_chipselect,
            input  avs_write,
            input  [CNT_WIDTH-1:0]avs_writedata,
				input  clk_in,
				output coe_clk_out
				 );
parameter CNT_WIDTH = 32;
reg [CNT_WIDTH-1:0]data;			 
reg [CNT_WIDTH-1:0]cnt;
reg out;
always @(posedge csi_clk or negedge csi_reset_n)
begin
	if (csi_reset_n == 0)
       data <= 32'b0;
	else if (avs_chipselect & avs_write) 
		 data<=avs_writedata;	
end
always @(posedge clk_in)
begin
	if(cnt==data) 
	begin
		cnt<=0;
		out<=~out;
	end
	 else
	 cnt<=cnt+1;
end
				 
assign coe_clk_out=out;
endmodule
