STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP5-1-i20190308_134335 STIL output";
   Date "Tue Apr 13 14:46:40 2021";
   Source "Minimal STIL for design `s5378_bench'";
   History {
      Ann {*  Incoming_Date "Mon Mar 12 19:43:39 2012"  *}
      Ann {*  Incoming_Src "DFT Compiler F-2011.09"  *}
      Ann {*    Collapsed Path_delay Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT         44 *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD          0 *}
      Ann {* ATPG untestable                  AU          2 *}
      Ann {* Not detected                     ND          4 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                                50 *}
      Ann {* test coverage                            88.00% *}
      Ann {* ATPG effectiveness                       92.00% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                           9 *}
      Ann {*     #fast_sequential patterns                9 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* N21   warning        1  unsupported UDP entry *}
      Ann {* V14   warning        1  missing state *}
      Ann {* P8    warning       50  capture later than path cycle time *}
      Ann {* P22   warning        2  off-path node values not satisfiable *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* blif_clk_net       0   master shift  *}
      Ann {* blif_reset_net     0   master set  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* test_se             0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = s5378_bench *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
      Ann {* internal_clock = blif_clk_net *}
   }
}
Signals {
   "blif_clk_net" In; "blif_reset_net" In; "n3065gat" In; "n3066gat" In; "n3067gat" In;
   "n3068gat" In; "n3069gat" In; "n3070gat" In; "n3071gat" In; "n3072gat" In; "n3073gat" In;
   "n3074gat" In; "n3075gat" In; "n3076gat" In; "n3077gat" In; "n3078gat" In; "n3079gat" In;
   "n3080gat" In; "n3081gat" In; "n3082gat" In; "n3083gat" In; "n3084gat" In; "n3085gat" In;
   "n3086gat" In; "n3087gat" In; "n3088gat" In; "n3089gat" In; "n3090gat" In; "n3091gat" In;
   "n3092gat" In; "n3093gat" In; "n3094gat" In; "n3095gat" In; "n3097gat" In; "n3098gat" In;
   "n3099gat" In; "n3100gat" In; "test_si1" In { ScanIn; } "test_si2" In { ScanIn;
   } "test_se" In; "n3104gat" Out; "n3105gat" Out; "n3106gat" Out; "n3107gat" Out;
   "n3108gat" Out; "n3109gat" Out; "n3110gat" Out; "n3111gat" Out; "n3112gat" Out;
   "n3113gat" Out; "n3114gat" Out; "n3115gat" Out; "n3116gat" Out; "n3117gat" Out;
   "n3118gat" Out; "n3119gat" Out; "n3120gat" Out; "n3121gat" Out; "n3122gat" Out;
   "n3123gat" Out; "n3124gat" Out; "n3125gat" Out; "n3126gat" Out; "n3127gat" Out;
   "n3128gat" Out; "n3129gat" Out; "n3130gat" Out; "n3131gat" Out; "n3132gat" Out;
   "n3133gat" Out; "n3134gat" Out; "n3135gat" Out; "n3136gat" Out; "n3137gat" Out;
   "n3138gat" Out; "n3139gat" Out; "n3140gat" Out; "n3141gat" Out; "n3142gat" Out;
   "n3143gat" Out; "n3144gat" Out; "n3145gat" Out; "n3146gat" Out; "n3147gat" Out;
   "n3148gat" Out; "n3149gat" Out; "n3150gat" Out; "n3151gat" Out; "n3152gat" Out;
   "test_so1" Out { ScanOut; } "test_so2" Out { ScanOut; }
}
SignalGroups {
   "_pi" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "_in" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "all_inputs" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "_po" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" + "n3108gat" +
   "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" + "n3114gat" +
   "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" + "n3120gat" +
   "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" + "n3126gat" +
   "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" + "n3132gat" +
   "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" + "n3138gat" +
   "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" + "n3144gat" +
   "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" + "n3150gat" +
   "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
   "_si" = '"test_si1" + "test_si2"' { ScanIn; } // #signals=2
   "all_outputs" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" +
   "n3108gat" + "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" +
   "n3114gat" + "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" +
   "n3120gat" + "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" +
   "n3126gat" + "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" +
   "n3132gat" + "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" +
   "n3138gat" + "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" +
   "n3144gat" + "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" +
   "n3150gat" + "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=91
   "_clk" = '"blif_clk_net" + "blif_reset_net"'; // #signals=2
   "_so" = '"test_so1" + "test_so2"' { ScanOut; } // #signals=2
   "_out" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" + "n3108gat" +
   "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" + "n3114gat" +
   "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" + "n3120gat" +
   "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" + "n3126gat" +
   "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" + "n3132gat" +
   "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" + "n3138gat" +
   "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" + "n3144gat" +
   "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" + "n3150gat" +
   "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 82;
      ScanIn "test_si1";
      ScanOut "test_so1";
      ScanInversion 0;
      ScanCells "s5378_bench.n148gat_reg.SI" "s5378_bench.n152gat_reg.SI" 
      "s5378_bench.n156gat_reg.SI" "s5378_bench.n160gat_reg.SI" "s5378_bench.n256gat_reg.SI" 
      "s5378_bench.n271gat_reg.SI" "s5378_bench.n314gat_reg.SI" "s5378_bench.n318gat_reg.SI" 
      "s5378_bench.n322gat_reg.SI" "s5378_bench.n327gat_reg.SI" "s5378_bench.n331gat_reg.SI" 
      "s5378_bench.n337gat_reg.SI" "s5378_bench.n341gat_reg.SI" "s5378_bench.n366gat_reg.SI" 
      "s5378_bench.n384gat_reg.SI" "s5378_bench.n388gat_reg.SI" "s5378_bench.n398gat_reg.SI" 
      "s5378_bench.n402gat_reg.SI" "s5378_bench.n463gat_reg.SI" "s5378_bench.n470gat_reg.SI" 
      "s5378_bench.n553gat_reg.SI" "s5378_bench.n561gat_reg.SI" "s5378_bench.n580gat_reg.SI" 
      "s5378_bench.n584gat_reg.SI" "s5378_bench.n614gat_reg.SI" "s5378_bench.n659gat_reg.SI" 
      "s5378_bench.n667gat_reg.SI" "s5378_bench.n673gat_reg.SI" "s5378_bench.n680gat_reg.SI" 
      "s5378_bench.n684gat_reg.SI" "s5378_bench.n699gat_reg.SI" "s5378_bench.n707gat_reg.SI" 
      "s5378_bench.n777gat_reg.SI" "s5378_bench.n816gat_reg.SI" "s5378_bench.n820gat_reg.SI" 
      "s5378_bench.n824gat_reg.SI" "s5378_bench.n830gat_reg.SI" "s5378_bench.n834gat_reg.SI" 
      "s5378_bench.n838gat_reg.SI" "s5378_bench.n842gat_reg.SI" "s5378_bench.n846gat_reg.SI" 
      "s5378_bench.n861gat_reg.SI" "s5378_bench.n865gat_reg.SI" "s5378_bench.n883gat_reg.SI" 
      "s5378_bench.n919gat_reg.SI" "s5378_bench.n931gat_reg.SI" "s5378_bench.n957gat_reg.SI" 
      "s5378_bench.n1035gat_reg.SI" "s5378_bench.n1045gat_reg.SI" "s5378_bench.n1068gat_reg.SI" 
      "s5378_bench.n1072gat_reg.SI" "s5378_bench.n1080gat_reg.SI" "s5378_bench.n1121gat_reg.SI" 
      "s5378_bench.n1135gat_reg.SI" "s5378_bench.n1148gat_reg.SI" "s5378_bench.n1197gat_reg.SI" 
      "s5378_bench.n1226gat_reg.SI" "s5378_bench.n1241gat_reg.SI" "s5378_bench.n1282gat_reg.SI" 
      "s5378_bench.n1294gat_reg.SI" "s5378_bench.n1312gat_reg.SI" "s5378_bench.n1316gat_reg.SI" 
      "s5378_bench.n1332gat_reg.SI" "s5378_bench.n1336gat_reg.SI" "s5378_bench.n1340gat_reg.SI" 
      "s5378_bench.n1363gat_reg.SI" "s5378_bench.n1389gat_reg.SI" "s5378_bench.n1394gat_reg.SI" 
      "s5378_bench.n1433gat_reg.SI" "s5378_bench.n1456gat_reg.SI" "s5378_bench.n1462gat_reg.SI" 
      "s5378_bench.n1496gat_reg.SI" "s5378_bench.n1508gat_reg.SI" "s5378_bench.n1525gat_reg.SI" 
      "s5378_bench.n1588gat_reg.SI" "s5378_bench.n1596gat_reg.SI" "s5378_bench.n1675gat_reg.SI" 
      "s5378_bench.n1678gat_reg.SI" "s5378_bench.n1740gat_reg.SI" "s5378_bench.n1748gat_reg.SI" 
      "s5378_bench.n1763gat_reg.SI" "s5378_bench.n1767gat_reg.SI" ;
      ScanMasterClock "blif_clk_net" ;
   }
   ScanChain "2" {
      ScanLength 81;
      ScanIn "test_si2";
      ScanOut "test_so2";
      ScanInversion 0;
      ScanCells "s5378_bench.n1771gat_reg.SI" "s5378_bench.n1775gat_reg.SI" 
      "s5378_bench.n1807gat_reg.SI" "s5378_bench.n1821gat_reg.SI" "s5378_bench.n1829gat_reg.SI" 
      "s5378_bench.n1834gat_reg.SI" "s5378_bench.n1850gat_reg.SI" "s5378_bench.n1871gat_reg.SI" 
      "s5378_bench.n1880gat_reg.SI" "s5378_bench.n1899gat_reg.SI" "s5378_bench.n1975gat_reg.SI" 
      "s5378_bench.n2021gat_reg.SI" "s5378_bench.n2025gat_reg.SI" "s5378_bench.n2029gat_reg.SI" 
      "s5378_bench.n2033gat_reg.SI" "s5378_bench.n2037gat_reg.SI" "s5378_bench.n2040gat_reg.SI" 
      "s5378_bench.n2044gat_reg.SI" "s5378_bench.n2061gat_reg.SI" "s5378_bench.n2084gat_reg.SI" 
      "s5378_bench.n2091gat_reg.SI" "s5378_bench.n2095gat_reg.SI" "s5378_bench.n2099gat_reg.SI" 
      "s5378_bench.n2102gat_reg.SI" "s5378_bench.n2110gat_reg.SI" "s5378_bench.n2117gat_reg.SI" 
      "s5378_bench.n2121gat_reg.SI" "s5378_bench.n2125gat_reg.SI" "s5378_bench.n2135gat_reg.SI" 
      "s5378_bench.n2139gat_reg.SI" "s5378_bench.n2143gat_reg.SI" "s5378_bench.n2155gat_reg.SI" 
      "s5378_bench.n2169gat_reg.SI" "s5378_bench.n2176gat_reg.SI" "s5378_bench.n2179gat_reg.SI" 
      "s5378_bench.n2182gat_reg.SI" "s5378_bench.n2190gat_reg.SI" "s5378_bench.n2203gat_reg.SI" 
      "s5378_bench.n2207gat_reg.SI" "s5378_bench.n2262gat_reg.SI" "s5378_bench.n2266gat_reg.SI" 
      "s5378_bench.n2270gat_reg.SI" "s5378_bench.n2319gat_reg.SI" "s5378_bench.n2339gat_reg.SI" 
      "s5378_bench.n2343gat_reg.SI" "s5378_bench.n2347gat_reg.SI" "s5378_bench.n2390gat_reg.SI" 
      "s5378_bench.n2394gat_reg.SI" "s5378_bench.n2399gat_reg.SI" "s5378_bench.n2403gat_reg.SI" 
      "s5378_bench.n2407gat_reg.SI" "s5378_bench.n2440gat_reg.SI" "s5378_bench.n2446gat_reg.SI" 
      "s5378_bench.n2450gat_reg.SI" "s5378_bench.n2454gat_reg.SI" "s5378_bench.n2458gat_reg.SI" 
      "s5378_bench.n2464gat_reg.SI" "s5378_bench.n2468gat_reg.SI" "s5378_bench.n2472gat_reg.SI" 
      "s5378_bench.n2476gat_reg.SI" "s5378_bench.n2490gat_reg.SI" "s5378_bench.n2495gat_reg.SI" 
      "s5378_bench.n2502gat_reg.SI" "s5378_bench.n2506gat_reg.SI" "s5378_bench.n2510gat_reg.SI" 
      "s5378_bench.n2514gat_reg.SI" "s5378_bench.n2518gat_reg.SI" "s5378_bench.n2522gat_reg.SI" 
      "s5378_bench.n2526gat_reg.SI" "s5378_bench.n2543gat_reg.SI" "s5378_bench.n2562gat_reg.SI" 
      "s5378_bench.n2588gat_reg.SI" "s5378_bench.n2592gat_reg.SI" "s5378_bench.n2599gat_reg.SI" 
      "s5378_bench.n2622gat_reg.SI" "s5378_bench.n2626gat_reg.SI" "s5378_bench.n2630gat_reg.SI" 
      "s5378_bench.n2634gat_reg.SI" "s5378_bench.n2640gat_reg.SI" "s5378_bench.n2644gat_reg.SI" 
      "s5378_bench.n2658gat_reg.SI" ;
      ScanMasterClock "blif_clk_net" ;
   }
}
PatternBurst "_burst_" {
   PatList { "_pattern_" {
   }
}}
PatternExec {
   PatternBurst "_burst_";
}
Procedures {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      "Internal_scan_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P0; "_si"=##; "_so"=##; }
      }
   }
}
MacroDefs {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r40 N ; "all_outputs"=\r51 X ; }
      V { "blif_clk_net"=0; "blif_reset_net"=0; }
      V { "test_se"=0; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r40 0 ; "_po"=\r51 X ; }
   Macro "test_setup";
   Ann {* fast_sequential *}
   "pattern 0": Call "load_unload" { 
      "test_si1"=0101101011001111100100110101001011010100010010000010001001000001001011101100010001; 
      "test_si2"=110011010100100100100101110010111100001000100100111101010101011101110011000101100; }
   Call "allclock_launch" { 
      "_pi"=P000011010010011100100100010100101001010; }
   Call "allclock_capture" { 
      "_pi"=P000010001001100001011110000000011001010; "_po"=HLLHHHHHHHHHHLLHLHLHHLHLLLLLLLLLLLLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 1": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLHLLLHLLLHLLHLHHLHHLHLHHHHHLLHLLHHHLLLHLLLLHHHLLLHHLHLLHLHHLLHHHHLHLLLH; 
      "test_so2"=LHHHLLLLHHLLHHLLHLHHLHLLLLLLLLHHLLLLLLHLHLLLLLHHHHHHHHLHHHLLHHHHHLHLHHLLLHLLHHLLL; 
      "test_si1"=1110001100010101101000111101000100000111100111000111010011000000000110101101010110; 
      "test_si2"=101101111000010010011011000110101001001000100110101111010101101001111101110110011; }
   Call "allclock_launch" { 
      "_pi"=P011111010011010011010001010110010101110; }
   Call "allclock_capture" { 
      "_pi"=P010011010010100000111000010111101101100; "_po"=LHHLHHHHHHHHHHHLHLHLHHLLLLLLLLLLLLLHHHHHHLLHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 2": Call "load_unload" { 
      "test_so1"=LLHHLLLLLLHLLLLLHLLLHLHHLHHHHHLHHHHLHLHHLHLLLHLLLHLHLLLHHLLLHHLLLHLHHHLLHHHHHHLHHL; 
      "test_so2"=HLHHLLLHHHLLLLLHLHLHLLLHHHLLHLHHLLLLLLHLHLLLLLHHHLHHLHLHHLHLHHHHHHLLHHHLLHLLLLLLL; 
      "test_si1"=0001101111011111001000001100110011110111011010111001010011000100001010011001000010; 
      "test_si2"=111001101000011010101110100111001110011011100001001000111010111000111000111111000; }
   Call "allclock_launch" { 
      "_pi"=P001101010000001000000010111100111010010; }
   Call "allclock_capture" { 
      "_pi"=P001110100110001101000010100101110101100; "_po"=LHHLHHHHHHHHHHHLHLHLHHHHHLLLLLLLLLLHHHHHHLLHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 3": Call "load_unload" { 
      "test_so1"=LLHHLLLLLLHLLLLLHLLLHLLLHLLHLLHLHLLHLLHHHLHLHLHHLHHHLLHHHLLLLHHHHLHLHHHHHHHHLLHHLH; 
      "test_so2"=LLHHLLLHHHLLLLLHHLLHLLLHHLHLHHHHLHLHLLHLLHLLHLHHLLHHHHHLLHLLHHHHHLLHHHLHLHHLHLLLL; 
      "test_si1"=1000010101011111110110110100000010001010110111010000100000101101000010010111010010; 
      "test_si2"=110011010110100110100000100001111100100011011011110100001101001011001110110101111; }
   Call "allclock_launch" { 
      "_pi"=P011101100101010101100011111100110101100; }
   Call "allclock_capture" { 
      "_pi"=P010101011110010101100011110011110010010; "_po"=HLHLHHHHHHHHHLHLHLLHHHLHLLLLLHLLHHLHHHHHHLLHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 4": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLHLLLHLLLHHHLHLLHLLHLHLLHLHHHLHHHHHLHLLLLHLHHHLLLHHLHLHLLHLLHLHHHHHHLHL; 
      "test_so2"=LLHHLLLHHHHLHLLLHHLHLLLHHHLLLLHHLHHLHLHLLLHLHHLLHHLLLLHLHLHLLHHHHHLHHHHLLHLLHLLLL; 
      "test_si1"=1111111000101001110100000101111110110010010101101110111001101010001110000100000100; 
      "test_si2"=011111000100110110010111010010101110110100010011101101010111110100011111110011111; }
   Call "allclock_launch" { 
      "_pi"=P001011011110010001011010000010011100110; }
   Call "allclock_capture" { 
      "_pi"=P001011001001101011110011010011000001000; "_po"=HLHLHHHHHHHHHLHLHLHLHHHHHLLLLLLLLLLHHHHHHLLHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 5": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLHLLHLLLLHLLLLLLHLLLLLLLLLHLHHLLHLHLLLHHHLLHLLHLLLLHLLHHHHHHLLHLHLLLHLL; 
      "test_so2"=LLHHLLLHHHLLLLLLHLLHLLLHHHLLHHHHLHLHLLHLLHLLHLHHHHHHHLLHLHHLHHHLHHHHHHLHLHHLHLLLL; 
      "test_si1"=0101000001110110011110000000111110101010010001111010001101011001000011001000011011; 
      "test_si2"=101010011001000101111100100010100000101101111000000011001111100001001110110100111; }
   Call "allclock_launch" { 
      "_pi"=P001011011100001111100111010111000111010; }
   Call "allclock_capture" { 
      "_pi"=P010011100100101001110011101111110101000; "_po"=HHHLHHHHHHHHHLHHHLLHHHHHLLLLLLLLLLLHHHHHHLLHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 6": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLHLLLHHLLHLLHLLHLHLLHLLLHLLHLLHLLLLHLHLHHHHLLLHLHHHLLHHLLHHHHHHLLHH; 
      "test_so2"=LHHHHHLLHHLHHLLHHLLLHLLLHHLLHLLHLLHHLLHHHLLLHLHLHHHLHLHHHHHLHHHHHHLHHHLLHHHLLHLLL; 
      "test_si1"=0010111111111110010110111010010001111101001001001111111100101010111111111100001010; 
      "test_si2"=011111001000010101010100100000010111111100111011100111101100101001001011100101010; }
   Call "allclock_launch" { 
      "_pi"=P001001000100011110001100111101101011100; }
   Call "allclock_capture" { 
      "_pi"=P000100101110110010111101100100110011000; "_po"=HLHLHHHHHHHHHHLLLLHLHHHHHLLLLLLLLLLLLHHHHHLHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 7": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLHLLHLLLHHHLHLLLLLLLHLLHLHLHLLHLLHLLLLHHHLLHHLLLHHHLHLHHLLLHHHLLLLHLHL; 
      "test_so2"=LLHHLLLHHHLLLHLHLLLHLHLHHHHLHHHHLHLHLLHLLHLLHLLHLHHHHLHHHHLLLHHLLHLHHHLHLHHHHLLLL; 
      "test_si1"=0011010010001111000011001010010001110101111100101111100110000000011010001111011101; 
      "test_si2"=011000011010110110100110110110101100101001000111001010010000001000101000011110100; }
   Call "allclock_launch" { 
      "_pi"=P010011000001010110000011111011111100100; }
   Call "allclock_capture" { 
      "_pi"=P000000111001110111111000001011011100110; "_po"=LLHLHHHHHHHHHLLHLLLHHHHHHLLLLLLLLLLLLHHHHHLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 8": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLHLLLHHHLHLLLLLHLLLLHLHLHHHLHLLHLLHHHHLHHLLLLHHLHHLLLHLLLHHHLLHLHLH; 
      "test_so2"=LLHHLHLLHHHLHHLHHLLHLHLLHLHLLHHHLHHHHLHLLHLHHLLLLLHHHHLLLLLLLHHLLHLLLHLHLLHHLLLLL; 
      "test_si1"=0001000010100100101001010111010011011110000111001011011001111100011000111100101111; 
      "test_si2"=001000001010001100000011011000111000000010101101010101100111110011001101011001000; }
   Call "allclock_launch" { 
      "_pi"=P010111001001101110000011110011111100100; }
   Call "allclock_capture" { 
      "_pi"=P001010010100010100110101000111101110110; "_po"=LLHLHHHHHHHHHHLHLHHHHHHHHLLLLLLLLLLLLHHHHHLHHHHLHLH; }
   Ann {* fast_sequential *}
   "end 8 unload": Call "load_unload" { 
      "test_so1"=HLLHLLLLLLHLLLLLHLLLHLHLHLLLLLLLLLLLLLHHHHHHHHLLLHHHLLLHLHLLHLLLLLHLLHHHHHLLLLLHHH; 
      "test_so2"=LLHHLHLLHHHLLHLHLLLHLHLLLLLLLHHHHHHHHLHLLHHLHLLLHHHHHLLHHLLLLHHHLHLHHHLHLHHLHLLLL; }
}

// Patterns reference 40 V statements, generating 850 test cycles
