###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         3084   # Number of WRITE/WRITEP commands
num_reads_done                 =       285342   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       246154   # Number of read row buffer hits
num_read_cmds                  =       285342   # Number of READ/READP commands
num_writes_done                =         3084   # Number of read requests issued
num_write_row_hits             =         1901   # Number of write row buffer hits
num_act_cmds                   =        40443   # Number of ACT commands
num_pre_cmds                   =        40415   # Number of PRE commands
num_ondemand_pres              =        22770   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8998870   # Cyles of rank active rank.0
rank_active_cycles.1           =      8446780   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1001130   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1553220   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       258795   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1832   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          484   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          659   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1237   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2541   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5149   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          946   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           74   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           95   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16614   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =           12   # Write cmd latency (cycles)
write_latency[80-99]           =           41   # Write cmd latency (cycles)
write_latency[100-119]         =           36   # Write cmd latency (cycles)
write_latency[120-139]         =           49   # Write cmd latency (cycles)
write_latency[140-159]         =           60   # Write cmd latency (cycles)
write_latency[160-179]         =           70   # Write cmd latency (cycles)
write_latency[180-199]         =           71   # Write cmd latency (cycles)
write_latency[200-]            =         2745   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       164198   # Read request latency (cycles)
read_latency[40-59]            =        50290   # Read request latency (cycles)
read_latency[60-79]            =        28417   # Read request latency (cycles)
read_latency[80-99]            =         7470   # Read request latency (cycles)
read_latency[100-119]          =         5819   # Read request latency (cycles)
read_latency[120-139]          =         4460   # Read request latency (cycles)
read_latency[140-159]          =         2544   # Read request latency (cycles)
read_latency[160-179]          =         2073   # Read request latency (cycles)
read_latency[180-199]          =         1746   # Read request latency (cycles)
read_latency[200-]             =        18325   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.53953e+07   # Write energy
read_energy                    =   1.1505e+09   # Read energy
act_energy                     =  1.10652e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.80542e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.45546e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.61529e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.27079e+09   # Active standby energy rank.1
average_read_latency           =      68.3757   # Average read request latency (cycles)
average_interarrival           =      34.6685   # Average request interarrival latency (cycles)
total_energy                   =  1.40934e+10   # Total energy (pJ)
average_power                  =      1409.34   # Average power (mW)
average_bandwidth              =      2.46124   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        12338   # Number of WRITE/WRITEP commands
num_reads_done                 =       342359   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       286423   # Number of read row buffer hits
num_read_cmds                  =       342359   # Number of READ/READP commands
num_writes_done                =        12338   # Number of read requests issued
num_write_row_hits             =         7489   # Number of write row buffer hits
num_act_cmds                   =        60916   # Number of ACT commands
num_pre_cmds                   =        60889   # Number of PRE commands
num_ondemand_pres              =        42005   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8731930   # Cyles of rank active rank.0
rank_active_cycles.1           =      8645248   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1268070   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1354752   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       325909   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1185   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          435   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          638   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1279   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2547   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5248   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          721   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           77   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           85   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16573   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           27   # Write cmd latency (cycles)
write_latency[80-99]           =           66   # Write cmd latency (cycles)
write_latency[100-119]         =          134   # Write cmd latency (cycles)
write_latency[120-139]         =          237   # Write cmd latency (cycles)
write_latency[140-159]         =          266   # Write cmd latency (cycles)
write_latency[160-179]         =          308   # Write cmd latency (cycles)
write_latency[180-199]         =          361   # Write cmd latency (cycles)
write_latency[200-]            =        10934   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       168994   # Read request latency (cycles)
read_latency[40-59]            =        59308   # Read request latency (cycles)
read_latency[60-79]            =        43138   # Read request latency (cycles)
read_latency[80-99]            =        13957   # Read request latency (cycles)
read_latency[100-119]          =        10140   # Read request latency (cycles)
read_latency[120-139]          =         7760   # Read request latency (cycles)
read_latency[140-159]          =         4488   # Read request latency (cycles)
read_latency[160-179]          =         3419   # Read request latency (cycles)
read_latency[180-199]          =         2746   # Read request latency (cycles)
read_latency[200-]             =        28409   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.15913e+07   # Write energy
read_energy                    =  1.38039e+09   # Read energy
act_energy                     =  1.66666e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.08674e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.50281e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.44872e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.39463e+09   # Active standby energy rank.1
average_read_latency           =      81.3829   # Average read request latency (cycles)
average_interarrival           =      28.1911   # Average request interarrival latency (cycles)
total_energy                   =  1.44156e+10   # Total energy (pJ)
average_power                  =      1441.56   # Average power (mW)
average_bandwidth              =      3.02675   # Average bandwidth
