#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Sat Dec  2 23:19:17 2023
# Process ID: 42792
# Current directory: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent61480 C:\Users\master\iCloudDrive\04. Logic Design Lab\FINAL_PROJ\snake_proj\snake_proj.xpr
# Log file: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/vivado.log
# Journal file: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj\vivado.jou
# Running On: DESKTOP-BG4TAG2, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 17092 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Work/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'clk_wiz_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'c_counter_binary_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'c_counter_binary_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'c_counter_binary_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'c_counter_binary_3_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Work/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_1' generated file not found 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1/c_counter_binary_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_1' generated file not found 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1/c_counter_binary_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_1' generated file not found 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1/c_counter_binary_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_1' generated file not found 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1/c_counter_binary_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_2' generated file not found 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2/c_counter_binary_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_2' generated file not found 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2/c_counter_binary_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_2' generated file not found 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2/c_counter_binary_2_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_3' generated file not found 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3/c_counter_binary_3_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_3' generated file not found 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3/c_counter_binary_3_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_3' generated file not found 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3/c_counter_binary_3_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'c_counter_binary_3' generated file not found 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3/c_counter_binary_3_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.441 ; gain = 350.191
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Sat Dec  2 23:19:44 2023] Launched clk_wiz_0_synth_1, c_counter_binary_0_synth_1, c_counter_binary_1_synth_1, c_counter_binary_2_synth_1, c_counter_binary_3_synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/clk_wiz_0_synth_1/runme.log
c_counter_binary_0_synth_1: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/c_counter_binary_0_synth_1/runme.log
c_counter_binary_1_synth_1: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/c_counter_binary_1_synth_1/runme.log
c_counter_binary_2_synth_1: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/c_counter_binary_2_synth_1/runme.log
c_counter_binary_3_synth_1: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/c_counter_binary_3_synth_1/runme.log
[Sat Dec  2 23:19:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Dec  2 23:21:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Sat Dec  2 23:22:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Dec  2 23:24:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'c_counter_binary_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'c_counter_binary_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'c_counter_binary_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'c_counter_binary_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'c_counter_binary_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'c_counter_binary_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'c_counter_binary_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'c_counter_binary_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}
INFO: [Project 1-386] Moving file 'C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
file delete -force {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0}
file delete -force {c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0}
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {217.614} \
  CONFIG.CLKOUT1_PHASE_ERROR {245.344} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {148.500} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {37.125} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.250} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs clk_wiz_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Sat Dec  2 23:25:49 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files} -ipstatic_source_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/modelsim} {questa=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/questa} {riviera=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Dec  2 23:25:54 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/clk_wiz_0_synth_1/runme.log
[Sat Dec  2 23:25:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Dec  2 23:27:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  2 23:30:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1.1
  **** Build date : Jun 16 2023 at 19:52:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Jun 01 2023-03:31:41
    **** Build number : 2023.1.1685557901
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Sat Dec  2 23:42:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Dec  2 23:43:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  2 23:45:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1.1
  **** Build date : Jun 16 2023 at 19:52:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Jun 01 2023-03:31:41
    **** Build number : 2023.1.1685557901
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Sun Dec  3 00:03:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
close_hw_manager
launch_runs impl_1 -jobs 8
[Sun Dec  3 00:04:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec  3 00:07:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1.1
  **** Build date : Jun 16 2023 at 19:52:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Jun 01 2023-03:31:41
    **** Build number : 2023.1.1685557901
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
close_hw_manager
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci}}] -no_script -reset -force -quiet
remove_files  -fileset c_counter_binary_1 {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci}}
INFO: [Project 1-386] Moving file 'C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci' from fileset 'c_counter_binary_1' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci}}] -no_script -reset -force -quiet
remove_files  -fileset c_counter_binary_2 {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci}}
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/c_counter_binary_2_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci' from fileset 'c_counter_binary_2' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci}}] -no_script -reset -force -quiet
remove_files  -fileset c_counter_binary_3 {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci}}
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/c_counter_binary_3_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci' from fileset 'c_counter_binary_3' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/top.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/display.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/vga_sync_generator.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/snake.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/fsm.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/turn.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/apple.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/score.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/seg.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/audio.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/vga_test.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/top.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/display.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/vga_sync_generator.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/snake.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/fsm.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/turn.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/apple.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/score.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/seg.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/audio.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/vga_test.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset c_counter_binary_0 {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci}}
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/c_counter_binary_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' from fileset 'c_counter_binary_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/clk_wiz_0_synth_1

INFO: [Project 1-386] Moving file 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/bcdto8segment_dataflow.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/imports/verilog/bcdto8segment_dataflow.v}}
add_files -norecurse {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/bcdto8segment_dataflow.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/top.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/fsm.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/display.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/snake.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/turn.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/vga_test.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/apple.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/vga_sync_generator.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/score.v} {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/seg.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {217.614} \
  CONFIG.CLKOUT1_PHASE_ERROR {245.344} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {148.5} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {37.125} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.250} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry bbd31902290c162d to dir: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/b/b/bbd31902290c162d/clk_wiz_0.dcp to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/b/b/bbd31902290c162d/clk_wiz_0_sim_netlist.v to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/b/b/bbd31902290c162d/clk_wiz_0_sim_netlist.vhdl to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/b/b/bbd31902290c162d/clk_wiz_0_stub.v to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/b/b/bbd31902290c162d/clk_wiz_0_stub.vhdl to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = bbd31902290c162d; cache size = 2.641 MB.
export_ip_user_files -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci'
export_simulation -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci}}] -directory {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files} -ipstatic_source_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/modelsim} {questa=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/questa} {riviera=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_0
set_property -dict [list \
  CONFIG.CE {true} \
  CONFIG.Final_Count_Value {9} \
  CONFIG.Output_Width {4} \
  CONFIG.Restrict_Count {true} \
  CONFIG.SCLR {true} \
  CONFIG.Sync_Threshold_Output {true} \
  CONFIG.Threshold_Value {9} \
] [get_ips c_counter_binary_0]
generate_target {instantiation_template} [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_0'...
generate_target all [get_files  {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_0'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: c_counter_binary_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62eb0f5e23cca902 to dir: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0.dcp to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_sim_netlist.v to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_sim_netlist.vhdl to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_stub.v to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_stub.vhdl to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c_counter_binary_0, cache-ID = 62eb0f5e23cca902; cache size = 2.641 MB.
export_ip_user_files -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci'
export_simulation -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci}}] -directory {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files} -ipstatic_source_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/modelsim} {questa=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/questa} {riviera=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_1
set_property -dict [list \
  CONFIG.CE {true} \
  CONFIG.Final_Count_Value {9} \
  CONFIG.Output_Width {4} \
  CONFIG.Restrict_Count {true} \
  CONFIG.SCLR {true} \
  CONFIG.Sync_Threshold_Output {true} \
  CONFIG.Threshold_Value {9} \
] [get_ips c_counter_binary_1]
generate_target {instantiation_template} [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_1'...
generate_target all [get_files  {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_1'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: c_counter_binary_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62eb0f5e23cca902 to dir: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0.dcp to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_sim_netlist.v to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_sim_netlist.vhdl to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_stub.v to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_stub.vhdl to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c_counter_binary_1, cache-ID = 62eb0f5e23cca902; cache size = 2.641 MB.
export_ip_user_files -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci'
export_simulation -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci}}] -directory {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files} -ipstatic_source_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/modelsim} {questa=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/questa} {riviera=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_2
set_property -dict [list \
  CONFIG.CE {true} \
  CONFIG.Final_Count_Value {9} \
  CONFIG.Output_Width {4} \
  CONFIG.Restrict_Count {true} \
  CONFIG.SCLR {true} \
  CONFIG.Sync_Threshold_Output {true} \
  CONFIG.Threshold_Value {9} \
] [get_ips c_counter_binary_2]
generate_target {instantiation_template} [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_2'...
generate_target all [get_files  {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_2'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: c_counter_binary_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62eb0f5e23cca902 to dir: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0.dcp to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_sim_netlist.v to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_sim_netlist.vhdl to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_stub.v to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_stub.vhdl to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c_counter_binary_2, cache-ID = 62eb0f5e23cca902; cache size = 2.641 MB.
export_ip_user_files -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci'
export_simulation -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci}}] -directory {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files} -ipstatic_source_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/modelsim} {questa=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/questa} {riviera=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_3
set_property -dict [list \
  CONFIG.CE {true} \
  CONFIG.Final_Count_Value {9} \
  CONFIG.Output_Width {4} \
  CONFIG.Restrict_Count {true} \
  CONFIG.SCLR {true} \
  CONFIG.Sync_Threshold_Output {true} \
  CONFIG.Threshold_Value {9} \
] [get_ips c_counter_binary_3]
generate_target {instantiation_template} [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_3'...
generate_target all [get_files  {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_3'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: c_counter_binary_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 62eb0f5e23cca902 to dir: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0.dcp to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_sim_netlist.v to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_sim_netlist.vhdl to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_stub.v to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/ip/2023.1.1/6/2/62eb0f5e23cca902/c_counter_binary_0_stub.vhdl to c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c_counter_binary_3, cache-ID = 62eb0f5e23cca902; cache size = 2.641 MB.
export_ip_user_files -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci'
export_simulation -of_objects [get_files {{c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci}}] -directory {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files} -ipstatic_source_dir {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/modelsim} {questa=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/questa} {riviera=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'posedge' [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v:57]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v:61]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v:65]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v:69]
CRITICAL WARNING: [HDL 9-3116] 'clock' is not a type [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v:57]
CRITICAL WARNING: [HDL 9-3116] 'hz_count' is not a type [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v:61]
CRITICAL WARNING: [HDL 9-3116] 'r_buzzer_out' is not a type [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v:62]
CRITICAL WARNING: [HDL 9-3116] 'hz_count' is not a type [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v:65]
CRITICAL WARNING: [HDL 9-3116] 'r_buzzer_out' is not a type [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v:66]
CRITICAL WARNING: [HDL 9-3116] 'hz_count' is not a type [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v:69]
CRITICAL WARNING: [HDL 9-3116] 'r_buzzer_out' is not a type [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/verilog/audio.v:70]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 00:13:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 00:14:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 00:16:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 00:18:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1.1
  **** Build date : Jun 16 2023 at 19:52:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Jun 01 2023-03:31:41
    **** Build number : 2023.1.1685557901
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 00:34:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 00:36:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 00:39:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1.1
  **** Build date : Jun 16 2023 at 19:52:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Jun 01 2023-03:31:41
    **** Build number : 2023.1.1685557901
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 00:46:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a75tfgg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'nolabel_line56'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.dcp' for cell 'nolabel_line119/nolabel_line31'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.dcp' for cell 'nolabel_line119/nolabel_line32'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.dcp' for cell 'nolabel_line119/nolabel_line33'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.dcp' for cell 'nolabel_line119/nolabel_line34'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2192.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, nolabel_line56/inst/clkin1_ibufg, from the path connected to top-level port: CLK100MHZ 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'nolabel_line56/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'nolabel_line56/inst'
Finished Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'nolabel_line56/inst'
Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'nolabel_line56/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'nolabel_line56/inst'
Parsing XDC File [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/constrs_1/imports/xdc/pin_mapped.xdc]
Finished Parsing XDC File [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/constrs_1/imports/xdc/pin_mapped.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2938.223 ; gain = 9.055
[Sun Dec  3 00:47:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 00:50:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1.1
  **** Build date : Jun 16 2023 at 19:52:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Jun 01 2023-03:31:41
    **** Build number : 2023.1.1685557901
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 01:02:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  3 01:03:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 01:05:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/constrs_1/imports/xdc/pin_mapped.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/constrs_1/imports/xdc/pin_mapped.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/xdc/pin_mapped.xdc}}
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 01:07:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  3 01:08:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 01:11:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1.1
  **** Build date : Jun 16 2023 at 19:52:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Jun 01 2023-03:31:41
    **** Build number : 2023.1.1685557901
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'nolabel_line57'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.dcp' for cell 'nolabel_line120/nolabel_line31'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.dcp' for cell 'nolabel_line120/nolabel_line32'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.dcp' for cell 'nolabel_line120/nolabel_line33'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.dcp' for cell 'nolabel_line120/nolabel_line34'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4474.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, nolabel_line57/inst/clkin1_ibufg, from the path connected to top-level port: CLK100MHZ 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'nolabel_line57/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'nolabel_line57/inst'
Finished Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'nolabel_line57/inst'
Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'nolabel_line57/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'nolabel_line57/inst'
Parsing XDC File [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/xdc/pin_mapped.xdc]
Finished Parsing XDC File [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/xdc/pin_mapped.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1

launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 01:17:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  3 01:18:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci' is already up-to-date
[Sun Dec  3 01:21:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1.1
  **** Build date : Jun 16 2023 at 19:52:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Jun 01 2023-03:31:41
    **** Build number : 2023.1.1685557901
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'nolabel_line61'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_0_1/c_counter_binary_0.dcp' for cell 'nolabel_line124/nolabel_line31'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_1_1/c_counter_binary_1.dcp' for cell 'nolabel_line124/nolabel_line32'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_2_1/c_counter_binary_2.dcp' for cell 'nolabel_line124/nolabel_line33'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/c_counter_binary_3_1/c_counter_binary_3.dcp' for cell 'nolabel_line124/nolabel_line34'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4474.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, nolabel_line61/inst/clkin1_ibufg, from the path connected to top-level port: CLK100MHZ 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'nolabel_line61/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'nolabel_line61/inst'
Finished Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'nolabel_line61/inst'
Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'nolabel_line61/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'nolabel_line61/inst'
Parsing XDC File [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/xdc/pin_mapped.xdc]
Finished Parsing XDC File [C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/src/xdc/pin_mapped.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1.1
  **** Build date : Jun 16 2023 at 19:52:37
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Jun 01 2023-03:31:41
    **** Build number : 2023.1.1685557901
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308B3A2C1
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/master/iCloudDrive/04. Logic Design Lab/FINAL_PROJ/snake_proj/snake_proj.runs/impl_1/top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 01:25:07 2023...
