`DEFINE_ZBA_INSTR(SH1ADD, R_FORMAT, ARITHMETIC, RV32ZBA);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zba_instr.sv,18|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zba_instr.sv line 18, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1556)
`DEFINE_ZBA_INSTR(SH2ADD, R_FORMAT, ARITHMETIC, RV32ZBA);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zba_instr.sv,19|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zba_instr.sv line 19, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1556)
`DEFINE_ZBA_INSTR(SH3ADD, R_FORMAT, ARITHMETIC, RV32ZBA);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zba_instr.sv,20|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zba_instr.sv line 20, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1556)
`DEFINE_ZBB_INSTR(ANDN,   R_FORMAT, LOGICAL,    RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,18|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 18, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(CLZ,    I_FORMAT, ARITHMETIC, RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,19|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 19, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(CPOP,   I_FORMAT, ARITHMETIC, RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,20|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 20, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(CTZ,    I_FORMAT, ARITHMETIC, RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,21|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 21, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(MAX,    R_FORMAT, ARITHMETIC, RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,22|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 22, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(MAXU,   R_FORMAT, ARITHMETIC, RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,23|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 23, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(MIN,    R_FORMAT, ARITHMETIC, RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,24|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 24, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(MINU,   R_FORMAT, ARITHMETIC, RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,25|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 25, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(ORC_B,  I_FORMAT, LOGICAL,    RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,26|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 26, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(ORN,    R_FORMAT, LOGICAL,    RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,27|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 27, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(REV8,   I_FORMAT, SHIFT,      RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,28|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 28, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(ROL,    R_FORMAT, SHIFT,      RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,29|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 29, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(ROR,    R_FORMAT, SHIFT,      RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,30|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 30, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(RORI,   I_FORMAT, SHIFT,      RV32ZBB, UIMM);
                                                              |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,31|62): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 31, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(SEXT_B, I_FORMAT, ARITHMETIC, RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,32|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 32, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(SEXT_H, I_FORMAT, ARITHMETIC, RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,33|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 33, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(XNOR,   R_FORMAT, LOGICAL,    RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,34|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 34, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBB_INSTR(ZEXT_H, R_FORMAT, ARITHMETIC, RV32ZBB);
                                                        |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv,35|56): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv32zbb_instr.sv line 35, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1557)
`DEFINE_ZBA_INSTR(ADD_UW,    R_FORMAT, ARITHMETIC, RV64ZBA);
                                                           |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zba_instr.sv,18|59): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zba_instr.sv line 18, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1563)
`DEFINE_ZBA_INSTR(SH1ADD_UW, R_FORMAT, ARITHMETIC, RV64ZBA);
                                                           |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zba_instr.sv,19|59): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zba_instr.sv line 19, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1563)
`DEFINE_ZBA_INSTR(SH2ADD_UW, R_FORMAT, ARITHMETIC, RV64ZBA);
                                                           |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zba_instr.sv,20|59): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zba_instr.sv line 20, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1563)
`DEFINE_ZBA_INSTR(SH3ADD_UW, R_FORMAT, ARITHMETIC, RV64ZBA);
                                                           |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zba_instr.sv,21|59): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zba_instr.sv line 21, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1563)
`DEFINE_ZBA_INSTR(SLLI_UW,   I_FORMAT, SHIFT,      RV64ZBA, UIMM);
                                                                 |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zba_instr.sv,22|65): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zba_instr.sv line 22, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1563)
`DEFINE_ZBB_INSTR(CLZW,  I_FORMAT, ARITHMETIC, RV64ZBB);
                                                       |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv,18|55): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv line 18, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1564)
`DEFINE_ZBB_INSTR(CPOPW, I_FORMAT, ARITHMETIC, RV64ZBB);
                                                       |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv,19|55): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv line 19, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1564)
`DEFINE_ZBB_INSTR(CTZW,  I_FORMAT, ARITHMETIC, RV64ZBB);
                                                       |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv,20|55): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv line 20, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1564)
`DEFINE_ZBB_INSTR(ROLW,  R_FORMAT, SHIFT,      RV64ZBB);
                                                       |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv,21|55): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv line 21, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1564)
`DEFINE_ZBB_INSTR(RORW,  R_FORMAT, SHIFT,      RV64ZBB);
                                                       |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv,22|55): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv line 22, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1564)
`DEFINE_ZBB_INSTR(RORIW, I_FORMAT, SHIFT,      RV64ZBB, UIMM);
                                                             |
ncvlog: *W,UEXPSC (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv,23|61): Ignored unexpected semicolon following SystemVerilog description keyword (endclass).
(`include file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/rv64zbb_instr.sv line 23, file: /home/simam/abdur_rehman_serv/riscv-dv-master/src/riscv_instr_pkg.sv line 1564)
        include_write_reg.push_back(initial_csrs[r]);
                                               |
ncvlog: *W,ENUMERR (/home/simam/abdur_rehman_serv/riscv-dv-master/src/isa/riscv_csr_instr.sv,117|47): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		riscv_signature_pkg
		riscv_instr_pkg
		riscv_instr_test_pkg
		riscv_instr_gen_tb_top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
        include_write_reg.push_back(initial_csrs[r]);
                                               |
ncelab: *W,ENUMERR (./src/isa/riscv_csr_instr.sv,117|47): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
