# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:19:51 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 14:19:51 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:19:51 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 14:19:52 on Oct 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do run.do
# vsim -voptargs="+acc" work.fifo_tb 
# Start time: 14:23:26 on Oct 09,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
# ** Error: (vsim-7065) Illegal assignment to class work.synchronous_fifo_pkg::coverage from class sv_std.std::mailbox #(class work.synchronous_fifo_pkg::item)
#    Time: 0 ns  Iteration: 0  Instance: /fifo_tb File: fifo_tb.sv Line: 37
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:24:31 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 14:24:31 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:24:31 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 14:24:31 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do run.do
# vsim -voptargs="+acc" work.fifo_tb 
# Start time: 14:23:26 on Oct 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: (vopt-31) Unable to unlink file "F:/ic_design/repos/systemverilog_revision/fifo/work/@_opt3/_data/exemptrb6w68".
# Permission denied. (errno = EACCES)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/systemverilog_revision/fifo/work/@_opt3/_data/exemptrb6w68".
# Access is denied. (GetLastError() = 5)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/systemverilog_revision/fifo/work/@_opt3/_data".
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/systemverilog_revision/fifo/work/@_opt3".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=3.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
quit -sim
# End time: 14:24:40 on Oct 09,2024, Elapsed time: 0:01:14
# Errors: 2, Warnings: 3
do run.do
# vsim -voptargs="+acc" work.fifo_tb 
# Start time: 14:24:45 on Oct 09,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run -a;;
# resetn: 0, w_en: 0, r_en: 0, d_in: 0
# TIME: 10 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 28623
# TIME: 20 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 34845
# TIME: 30 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 13876
# ENTERING WRITE
# TIME: 40 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 47643
# ENTERING WRITE
# TIME: 50 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 12072
# ENTERING WRITE
# TIME: 60 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 45654
# ENTERING READ
# TIME: 70 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 9574
# ENTERING READ
# TIME: 80 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 13564
# ENTERING WRITE
# TIME: 90 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 9894
# ENTERING WRITE
# TIME: 100 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 416
# ENTERING READ
# TIME: 110 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 49002
# ENTERING READ
# TIME: 120 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 5780
# ENTERING WRITE
# TIME: 130 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 40835
# ENTERING READ
# TIME: 140 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 29895
# ENTERING WRITE
# TIME: 150 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 13074
# ENTERING WRITE
# TIME: 160 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 52866
# ENTERING WRITE
# TIME: 170 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 44367
# ENTERING WRITE
# TIME: 180 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 27671
# ENTERING READ
# TIME: 190 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 19168
# ENTERING READ
# TIME: 200 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 19752
# ENTERING WRITE
# TIME: 210 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 28357
# ENTERING WRITE
# TIME: 220 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 33081
# ENTERING WRITE
# TIME: 230 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 40857
# ENTERING READ
# TIME: 240 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 52025
# ENTERING READ
# TIME: 250 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 24738
# ENTERING WRITE
# TIME: 260 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 14166
# ENTERING WRITE
# TIME: 270 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 41762
# ENTERING READ
# TIME: 280 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 13998
# ENTERING WRITE
# TIME: 290 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 4238
# ENTERING READ
# TIME: 300 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 21240
# ENTERING READ
# TIME: 310 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 17240
# ENTERING READ
# TIME: 320 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 15317
# ENTERING WRITE
# TIME: 330 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 39094
# ENTERING READ
# TIME: 340 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 15326
# ENTERING WRITE
# TIME: 350 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 16357
# ENTERING READ
# TIME: 360 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 15310
# ENTERING READ
# TIME: 370 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 55171
# ENTERING WRITE
# TIME: 380 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 42521
# ENTERING WRITE
# TIME: 390 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 50954
# ENTERING READ
# TIME: 400 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 7026
# ENTERING WRITE
# TIME: 410 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 46762
# ENTERING READ
# TIME: 420 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 64450
# ENTERING WRITE
# TIME: 430 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 28067
# ENTERING READ
# TIME: 440 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 8517
# ENTERING WRITE
# TIME: 450 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 10965
# ENTERING WRITE
# TIME: 460 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 32707
# ENTERING READ
# TIME: 470 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 35072
# ENTERING WRITE
# TIME: 480 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 33189
# ENTERING READ
# TIME: 490 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 24406
# ENTERING WRITE
# TIME: 500 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 4791
# ENTERING READ
# TIME: 510 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 8253
# ENTERING READ
# TIME: 520 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 20331
# ENTERING WRITE
# TIME: 530 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 37812
# ENTERING WRITE
# TIME: 540 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 10630
# ENTERING WRITE
# TIME: 550 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 31088
# ENTERING READ
# TIME: 560 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 28331
# ENTERING WRITE
# TIME: 570 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 58545
# ENTERING READ
# TIME: 580 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 63478
# ENTERING READ
# TIME: 590 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 65188
# ENTERING WRITE
# TIME: 600 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 21067
# ENTERING WRITE
# TIME: 610 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 54022
# ENTERING WRITE
# TIME: 620 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 16954
# ENTERING READ
# TIME: 630 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 56101
# ENTERING READ
# TIME: 640 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 34270
# ENTERING READ
# TIME: 650 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 11288
# ENTERING WRITE
# TIME: 660 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 54431
# ENTERING READ
# TIME: 670 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 34163
# ENTERING WRITE
# TIME: 680 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 59867
# ENTERING WRITE
# TIME: 690 SCOREBOARD PASS
# OPERATION_T = RESET
# resetn: 0, w_en: 0, r_en: 0, d_in: 8119
# TIME: 700 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 31524
# ENTERING WRITE
# TIME: 710 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 20806
# ENTERING READ
# TIME: 720 SCOREBOARD PASS
# OPERATION_T = RESET
# resetn: 0, w_en: 1, r_en: 0, d_in: 44203
# TIME: 730 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 13210
# ENTERING WRITE
# TIME: 740 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 58539
# ENTERING WRITE
# TIME: 750 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 54374
# ENTERING READ
# TIME: 760 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 27325
# ENTERING WRITE
# TIME: 770 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 53576
# ENTERING READ
# TIME: 780 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 6211
# ENTERING WRITE
# TIME: 790 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 29073
# ENTERING WRITE
# TIME: 800 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 38180
# ENTERING WRITE
# TIME: 810 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 38237
# ENTERING READ
# TIME: 820 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 5529
# ENTERING WRITE
# TIME: 830 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 24009
# ENTERING READ
# TIME: 840 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 53482
# ENTERING WRITE
# TIME: 850 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 5188
# ENTERING WRITE
# TIME: 860 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 32012
# ENTERING WRITE
# TIME: 870 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 9880
# ENTERING READ
# TIME: 880 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 28580
# ENTERING WRITE
# TIME: 890 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 12145
# ENTERING READ
# TIME: 900 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 44553
# ENTERING READ
# TIME: 910 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 44556
# ENTERING WRITE
# TIME: 920 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 39944
# ENTERING WRITE
# TIME: 930 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 9315
# ENTERING READ
# TIME: 940 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 1166
# ENTERING READ
# TIME: 950 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 56320
# ENTERING WRITE
# TIME: 960 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 9580
# ENTERING WRITE
# TIME: 970 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 40950
# ENTERING WRITE
# TIME: 980 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 35807
# ENTERING WRITE
# TIME: 990 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 38036
# ENTERING WRITE
# TIME: 1000 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 41891
# ENTERING READ
# TIME: 1010 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 25490
# ENTERING READ
# TIME: 1020 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 36190
# ENTERING WRITE
# TIME: 1030 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 1, w_en: 1, r_en: 0, d_in: 12940
# ENTERING WRITE
# TIME: 1040 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 12664
# ENTERING READ
# TIME: 1050 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 45779
# ENTERING READ
# TIME: 1060 SCOREBOARD PASS
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:33:13 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 14:33:13 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:33:14 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 14:33:14 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run -all
# resetn: x, w_en: 0, r_en: 0, d_in: 0


run -all
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run 30
# resetn: x, w_en: 0, r_en: 0, d_in: 0
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:34:18 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 14:34:18 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:34:18 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 14:34:19 on Oct 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'try_put' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /synchronous_fifo_pkg File: test.svh Line: 43
run -all
# resetn: x, w_en: 0, r_en: 0, d_in: 0
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:34:39 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 14:34:39 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:34:39 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 14:34:39 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run -all
# resetn: x, w_en: 0, r_en: 0, d_in: 0
quit -sim
# End time: 14:35:07 on Oct 09,2024, Elapsed time: 0:10:22
# Errors: 0, Warnings: 0
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:35:45 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 14:35:45 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:35:45 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 14:35:45 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do run.do
# vsim -voptargs="+acc" work.fifo_tb 
# Start time: 14:35:47 on Oct 09,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run -all
# resetn: x, w_en: 0, r_en: 0, d_in: 0
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:40:09 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 14:40:09 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:40:09 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 14:40:09 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run -all
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 10 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 28623
# TIME: 20 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 34845
# ENTERING WRITE
# TIME: 30 SCOREBOARD PASS
# OPERATION_T = RESET
# resetn: 0, w_en: 1, r_en: 1, d_in: 13876
# TIME: 40 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 47643
# TIME: 50 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 12072
# ENTERING WRITE
# TIME: 60 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 45654
# ENTERING READ
# TIME: 70 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 9574
# TIME: 80 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 13564
# ENTERING WRITE
# TIME: 90 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 9894
# ENTERING WRITE
# TIME: 100 SCOREBOARD FAIL d_out_expected = 12072 & d_out = 13564
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 416
# TIME: 110 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 49002
# ENTERING WRITE
# TIME: 120 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 5780
# TIME: 130 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 40835
# TIME: 140 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 29895
# ENTERING READ
# TIME: 150 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 13074
# ENTERING WRITE
# TIME: 160 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 52866
# ENTERING WRITE
# TIME: 170 SCOREBOARD FAIL d_out_expected = 0 & d_out = 13074
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 44367
# TIME: 180 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 27671
# ENTERING WRITE
# TIME: 190 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 19168
# TIME: 200 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 19752
# ENTERING READ
# TIME: 210 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 28357
# ENTERING WRITE
# TIME: 220 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 33081
# TIME: 230 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 40857
# TIME: 240 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 52025
# ENTERING WRITE
# TIME: 250 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 24738
# TIME: 260 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 14166
# TIME: 270 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 41762
# TIME: 280 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 13998
# TIME: 290 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 4238
# ENTERING READ
# TIME: 300 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 21240
# ENTERING WRITE
# TIME: 310 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 17240
# TIME: 320 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 15317
# TIME: 330 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 39094
# TIME: 340 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 15326
# TIME: 350 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 16357
# TIME: 360 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 15310
# TIME: 370 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 55171
# TIME: 380 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 42521
# ENTERING WRITE
# TIME: 390 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 50954
# ENTERING WRITE
# TIME: 400 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 7026
# ENTERING WRITE
# TIME: 410 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 46762
# ENTERING WRITE
# TIME: 420 SCOREBOARD FAIL d_out_expected = 0 & d_out = 42521
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 64450
# TIME: 430 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 28067
# ENTERING READ
# TIME: 440 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 8517
# TIME: 450 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 10965
# TIME: 460 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 32707
# ENTERING WRITE
# TIME: 470 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 35072
# ENTERING WRITE
# TIME: 480 SCOREBOARD FAIL d_out_expected = 0 & d_out = 32707
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 33189
# ENTERING READ
# TIME: 490 SCOREBOARD FAIL d_out_expected = 32707 & d_out = 35072
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 24406
# TIME: 500 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 4791
# TIME: 510 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 8253
# TIME: 520 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 20331
# TIME: 530 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 37812
# ENTERING READ
# TIME: 540 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 10630
# TIME: 550 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 31088
# TIME: 560 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 28331
# ENTERING WRITE
# TIME: 570 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 58545
# ENTERING READ
# TIME: 580 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 63478
# ENTERING READ
# TIME: 590 SCOREBOARD FAIL d_out_expected = 0 & d_out = 28331
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 65188
# ENTERING READ
# TIME: 600 SCOREBOARD FAIL d_out_expected = 0 & d_out = 28331
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 21067
# TIME: 610 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 54022
# TIME: 620 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 16954
# ENTERING WRITE
# TIME: 630 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 56101
# ENTERING READ
# TIME: 640 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 34270
# TIME: 650 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 11288
# TIME: 660 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 54431
# ENTERING WRITE
# TIME: 670 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 34163
# ENTERING READ
# TIME: 680 SCOREBOARD PASS
# OPERATION_T = RESET
# resetn: 0, w_en: 0, r_en: 1, d_in: 59867
# TIME: 690 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 8119
# ENTERING WRITE
# TIME: 700 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 31524
# TIME: 710 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 20806
# TIME: 720 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 44203
# TIME: 730 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 13210
# TIME: 740 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 58539
# TIME: 750 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 54374
# ENTERING WRITE
# TIME: 760 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 27325
# ENTERING WRITE
# TIME: 770 SCOREBOARD FAIL d_out_expected = 0 & d_out = 54374
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 53576
# TIME: 780 SCOREBOARD FAIL d_out_expected = 0 & d_out = 54374
# OPERATION_T = RESET
# resetn: 0, w_en: 1, r_en: 1, d_in: 6211
# TIME: 790 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 29073
# TIME: 800 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 38180
# TIME: 810 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 38237
# TIME: 820 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 5529
# ENTERING READ
# TIME: 830 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 24009
# TIME: 840 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 53482
# ENTERING READ
# TIME: 850 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 5188
# TIME: 860 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 32012
# TIME: 870 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 9880
# ENTERING READ
# TIME: 880 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 28580
# TIME: 890 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 12145
# TIME: 900 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 44553
# TIME: 910 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 44556
# ENTERING WRITE
# TIME: 920 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 39944
# TIME: 930 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 9315
# TIME: 940 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 1166
# TIME: 950 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 56320
# ENTERING WRITE
# TIME: 960 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 9580
# TIME: 970 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 40950
# TIME: 980 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 35807
# TIME: 990 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 38036
# ENTERING WRITE
# TIME: 1000 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 41891
# TIME: 1010 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 25490
# ENTERING WRITE
# TIME: 1020 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 36190
# ENTERING WRITE
# TIME: 1030 SCOREBOARD FAIL d_out_expected = 0 & d_out = 25490
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 12940
# TIME: 1040 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 12664
# TIME: 1050 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 45779
# ENTERING WRITE
# TIME: 1060 SCOREBOARD PASS
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:41:12 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 14:41:12 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:41:12 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 14:41:12 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'try_put' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /synchronous_fifo_pkg File: test.svh Line: 59
# ** Warning: (vsim-3764) Stand-alone call to function 'try_put' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /synchronous_fifo_pkg File: test.svh Line: 72
# ** Warning: (vsim-3764) Stand-alone call to function 'try_put' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /synchronous_fifo_pkg File: test.svh Line: 86
# ** Warning: (vsim-3764) Stand-alone call to function 'try_put' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /synchronous_fifo_pkg File: test.svh Line: 100
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:42:05 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 14:42:05 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:42:06 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 14:42:06 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run -all
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 10 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 28623
# TIME: 20 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 34845
# ENTERING WRITE
# TIME: 30 SCOREBOARD PASS
# OPERATION_T = RESET
# resetn: 0, w_en: 1, r_en: 1, d_in: 13876
# TIME: 40 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 47643
# TIME: 50 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 12072
# ENTERING WRITE
# TIME: 60 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 45654
# ENTERING READ
# TIME: 70 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 9574
# TIME: 80 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 13564
# ENTERING WRITE
# TIME: 90 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 9894
# ENTERING WRITE
# TIME: 100 SCOREBOARD FAIL d_out_expected = 12072 & d_out = 13564
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 416
# TIME: 110 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 49002
# ENTERING WRITE
# TIME: 120 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 5780
# TIME: 130 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 40835
# TIME: 140 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 29895
# ENTERING READ
# TIME: 150 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 13074
# ENTERING WRITE
# TIME: 160 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 52866
# ENTERING WRITE
# TIME: 170 SCOREBOARD FAIL d_out_expected = 0 & d_out = 13074
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 44367
# TIME: 180 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 27671
# ENTERING WRITE
# TIME: 190 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 19168
# TIME: 200 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 19752
# ENTERING READ
# TIME: 210 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 28357
# ENTERING WRITE
# TIME: 220 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 33081
# TIME: 230 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 40857
# TIME: 240 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 52025
# ENTERING WRITE
# TIME: 250 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 24738
# TIME: 260 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 14166
# TIME: 270 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 41762
# TIME: 280 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 13998
# TIME: 290 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 4238
# ENTERING READ
# TIME: 300 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 21240
# ENTERING WRITE
# TIME: 310 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 17240
# TIME: 320 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 15317
# TIME: 330 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 39094
# TIME: 340 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 15326
# TIME: 350 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 16357
# TIME: 360 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 15310
# TIME: 370 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 55171
# TIME: 380 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 42521
# ENTERING WRITE
# TIME: 390 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 50954
# ENTERING WRITE
# TIME: 400 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 7026
# ENTERING WRITE
# TIME: 410 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 46762
# ENTERING WRITE
# TIME: 420 SCOREBOARD FAIL d_out_expected = 0 & d_out = 42521
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 64450
# TIME: 430 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 28067
# ENTERING READ
# TIME: 440 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 8517
# TIME: 450 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 10965
# TIME: 460 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 32707
# ENTERING WRITE
# TIME: 470 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 35072
# ENTERING WRITE
# TIME: 480 SCOREBOARD FAIL d_out_expected = 0 & d_out = 32707
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 33189
# ENTERING READ
# TIME: 490 SCOREBOARD FAIL d_out_expected = 32707 & d_out = 35072
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 24406
# TIME: 500 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 4791
# TIME: 510 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 8253
# TIME: 520 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 20331
# TIME: 530 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 37812
# ENTERING READ
# TIME: 540 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 10630
# TIME: 550 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 31088
# TIME: 560 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 28331
# ENTERING WRITE
# TIME: 570 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 58545
# ENTERING READ
# TIME: 580 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 63478
# ENTERING READ
# TIME: 590 SCOREBOARD FAIL d_out_expected = 0 & d_out = 28331
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 65188
# ENTERING READ
# TIME: 600 SCOREBOARD FAIL d_out_expected = 0 & d_out = 28331
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 21067
# TIME: 610 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 54022
# TIME: 620 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 16954
# ENTERING WRITE
# TIME: 630 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 56101
# ENTERING READ
# TIME: 640 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 34270
# TIME: 650 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 11288
# TIME: 660 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 54431
# ENTERING WRITE
# TIME: 670 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 34163
# ENTERING READ
# TIME: 680 SCOREBOARD PASS
# OPERATION_T = RESET
# resetn: 0, w_en: 0, r_en: 1, d_in: 59867
# TIME: 690 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 8119
# ENTERING WRITE
# TIME: 700 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 31524
# TIME: 710 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 20806
# TIME: 720 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 44203
# TIME: 730 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 13210
# TIME: 740 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 58539
# TIME: 750 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 54374
# ENTERING WRITE
# TIME: 760 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 27325
# ENTERING WRITE
# TIME: 770 SCOREBOARD FAIL d_out_expected = 0 & d_out = 54374
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 53576
# TIME: 780 SCOREBOARD FAIL d_out_expected = 0 & d_out = 54374
# OPERATION_T = RESET
# resetn: 0, w_en: 1, r_en: 1, d_in: 6211
# TIME: 790 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 29073
# TIME: 800 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 38180
# TIME: 810 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 38237
# TIME: 820 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 5529
# ENTERING READ
# TIME: 830 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 24009
# TIME: 840 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 53482
# ENTERING READ
# TIME: 850 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 5188
# TIME: 860 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 32012
# TIME: 870 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 1, d_in: 9880
# ENTERING READ
# TIME: 880 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 28580
# TIME: 890 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 12145
# TIME: 900 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 44553
# TIME: 910 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 44556
# ENTERING WRITE
# TIME: 920 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 39944
# TIME: 930 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 0, r_en: 0, d_in: 9315
# TIME: 940 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 1166
# TIME: 950 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 56320
# ENTERING WRITE
# TIME: 960 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 9580
# TIME: 970 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 0, d_in: 40950
# TIME: 980 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 1, r_en: 1, d_in: 35807
# TIME: 990 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 38036
# ENTERING WRITE
# TIME: 1000 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 41891
# TIME: 1010 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 0, d_in: 25490
# ENTERING WRITE
# TIME: 1020 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 36190
# ENTERING WRITE
# TIME: 1030 SCOREBOARD FAIL d_out_expected = 0 & d_out = 25490
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 12940
# TIME: 1040 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 0, d_in: 12664
# TIME: 1050 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 1, w_en: 1, r_en: 1, d_in: 45779
# ENTERING WRITE
# TIME: 1060 SCOREBOARD PASS
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:43:14 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 14:43:14 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:43:14 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 14:43:14 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run -all
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 10 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 28623
# TIME: 20 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 34845
# TIME: 30 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13876
# TIME: 40 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 47643
# TIME: 50 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 12072
# TIME: 60 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 45654
# TIME: 70 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 9574
# TIME: 80 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13564
# TIME: 90 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 9894
# TIME: 100 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 416
# TIME: 110 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 49002
# TIME: 120 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 5780
# TIME: 130 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 40835
# TIME: 140 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 29895
# TIME: 150 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13074
# TIME: 160 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 52866
# TIME: 170 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 44367
# TIME: 180 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 27671
# TIME: 190 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 19168
# TIME: 200 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 19752
# TIME: 210 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28357
# TIME: 220 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 33081
# TIME: 230 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 40857
# TIME: 240 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 52025
# TIME: 250 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 24738
# TIME: 260 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 14166
# TIME: 270 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 41762
# TIME: 280 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 13998
# TIME: 290 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 4238
# TIME: 300 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 21240
# TIME: 310 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 17240
# TIME: 320 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 15317
# TIME: 330 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 39094
# TIME: 340 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 15326
# TIME: 350 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 16357
# TIME: 360 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 15310
# TIME: 370 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 55171
# TIME: 380 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 42521
# TIME: 390 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 50954
# TIME: 400 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 7026
# TIME: 410 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 46762
# TIME: 420 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 64450
# TIME: 430 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28067
# TIME: 440 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 8517
# TIME: 450 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 10965
# TIME: 460 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 32707
# TIME: 470 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 35072
# TIME: 480 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 33189
# TIME: 490 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 24406
# TIME: 500 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 4791
# TIME: 510 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 8253
# TIME: 520 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 20331
# TIME: 530 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 37812
# TIME: 540 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 10630
# TIME: 550 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 31088
# TIME: 560 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28331
# TIME: 570 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 58545
# TIME: 580 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 63478
# TIME: 590 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 65188
# TIME: 600 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 21067
# TIME: 610 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 54022
# TIME: 620 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 16954
# TIME: 630 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 56101
# TIME: 640 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 34270
# TIME: 650 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 11288
# TIME: 660 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 54431
# TIME: 670 SCOREBOARD PASS
# OPERATION_T = RESET
# resetn: 0, w_en: 0, r_en: 0, d_in: 34163
# TIME: 680 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 59867
# TIME: 690 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 8119
# TIME: 700 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 31524
# TIME: 710 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 20806
# TIME: 720 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 44203
# TIME: 730 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 13210
# TIME: 740 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 58539
# TIME: 750 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 54374
# TIME: 760 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 27325
# TIME: 770 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 53576
# TIME: 780 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 6211
# TIME: 790 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 29073
# TIME: 800 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 38180
# TIME: 810 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 38237
# TIME: 820 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 5529
# TIME: 830 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 24009
# TIME: 840 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 53482
# TIME: 850 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 5188
# TIME: 860 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 32012
# TIME: 870 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 9880
# TIME: 880 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28580
# TIME: 890 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 12145
# TIME: 900 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 44553
# TIME: 910 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 44556
# TIME: 920 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 39944
# TIME: 930 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 9315
# TIME: 940 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 1166
# TIME: 950 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 56320
# TIME: 960 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 9580
# TIME: 970 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 40950
# TIME: 980 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 35807
# TIME: 990 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 38036
# TIME: 1000 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 41891
# TIME: 1010 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 25490
# TIME: 1020 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 36190
# TIME: 1030 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 12940
# TIME: 1040 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 12664
# TIME: 1050 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 45779
# TIME: 1060 SCOREBOARD PASS
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:21:21 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 15:21:21 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:21:21 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 15:21:22 on Oct 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run -all
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 10 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 10 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 10 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 20 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 20 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 20 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 30 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 30 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 30 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 40 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 40 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 40 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 50 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 50 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 50 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 60 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 60 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 60 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 70 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 70 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 70 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 80 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 80 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 80 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 90 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 90 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 90 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 100 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 100 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 100 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 110 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 110 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 110 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 120 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 120 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 120 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 130 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 130 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 130 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 140 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 140 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 140 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 150 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 150 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 150 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 160 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 160 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 160 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 170 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 170 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 170 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 180 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 180 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 180 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 190 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 190 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 190 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 200 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 200 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 200 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 210 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 210 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 210 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 220 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 220 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 220 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 230 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 230 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 230 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 240 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 240 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 240 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 250 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 250 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 250 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 260 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 260 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 260 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 270 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 270 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 270 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 280 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 280 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 280 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 290 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 290 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 290 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 300 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 300 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 300 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 310 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 310 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 310 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 320 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 320 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 320 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 330 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 330 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 330 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 340 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 340 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 340 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 350 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 350 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 350 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 360 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 360 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 360 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 370 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 370 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 370 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 380 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 380 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 380 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 390 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 390 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 390 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 400 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 400 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 400 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 410 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 410 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 410 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 420 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 420 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 420 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 430 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 430 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 430 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 440 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 440 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 440 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 450 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 450 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 450 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 460 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 460 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 460 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 470 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 470 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 470 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 480 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 480 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 480 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 490 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 490 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 490 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 500 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 500 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 500 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 510 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 510 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 510 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 520 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 520 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 520 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 530 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 530 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 530 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 540 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 540 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 540 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 550 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 550 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 550 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 560 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 560 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 560 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 570 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 570 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 570 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 580 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 580 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 580 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 590 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 590 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 590 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 600 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 600 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 600 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 610 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 610 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 610 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 620 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 620 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 620 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 630 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 630 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 630 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 640 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 640 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 640 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 650 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 650 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 650 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 660 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 660 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 660 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 670 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 670 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 670 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 680 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 680 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 680 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 690 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 690 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 690 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 700 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 700 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 700 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 710 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 710 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 710 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 720 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 720 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 720 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 730 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 730 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 730 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 740 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 740 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 740 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 750 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 750 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 750 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 760 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 760 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 760 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 770 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 770 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 770 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 780 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 780 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 780 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 790 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 790 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 790 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 800 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 800 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 800 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 810 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 810 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 810 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 820 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 820 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 820 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 830 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 830 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 830 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 840 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 840 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 840 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 850 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 850 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 850 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 860 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 860 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 860 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 870 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 870 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 870 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 880 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 880 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 880 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 890 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 890 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 890 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 900 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 900 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 900 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 910 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 910 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 910 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 920 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 920 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 920 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 930 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 930 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 930 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 940 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 940 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 940 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 950 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 950 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 950 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 960 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 960 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 960 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 970 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 970 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 970 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 980 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 980 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 980 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 990 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 990 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 990 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 1000 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 1 us  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 1 us  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 1010 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 1010 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 1010 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 1020 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 1020 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 1020 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 1030 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 1030 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 1040 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 1040 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 1040 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 1050 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# test.svh(41): randomize() failed due to conflicts between the following constraints:
# 	item.svh(11): operation_t_constraint { operation_t dist { 0:=1, 1:=30, 2:=30, 4:=50 }; }
# 	item.svh(18): operation_t_inputs { (operation_t == RANDOM); }
# Where:
# 	operation_t = RANDOM /* random  */
# ** Note: (vsim-7130) Enabling enhanced debug (-solvefaildebug=2) may generate a more descriptive constraint contradiction report.
# ** Note: (vsim-7106) Use vsim option '-solvefailtestcase[=filename]' to generate a simplified testcase that will reproduce the failure.
# ** Warning: (vsim-7084) No solutions exist which satisfy the specified constraints; randomize() failed.
# 
#    Time: 1050 ns  Iteration: 2  Process: /fifo_tb/#FORK#47_4f646970 File: test.svh Line: 41
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: synchronous_fifo_pkg.test.test_decider File: test.svh Line: 41
# OPERATION_T = RESET
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 1060 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:22:16 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 15:22:16 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:22:16 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 15:22:16 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run -all
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 10 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 28623
# TIME: 20 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 34845
# TIME: 30 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13876
# TIME: 40 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 47643
# TIME: 50 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 12072
# TIME: 60 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 45654
# TIME: 70 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 9574
# TIME: 80 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13564
# TIME: 90 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 9894
# TIME: 100 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 416
# TIME: 110 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 49002
# TIME: 120 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 5780
# TIME: 130 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 40835
# TIME: 140 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 29895
# TIME: 150 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13074
# TIME: 160 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 52866
# TIME: 170 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 44367
# TIME: 180 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 27671
# TIME: 190 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 19168
# TIME: 200 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 19752
# TIME: 210 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28357
# TIME: 220 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 33081
# TIME: 230 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 40857
# TIME: 240 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 52025
# TIME: 250 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 24738
# TIME: 260 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 14166
# TIME: 270 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 41762
# TIME: 280 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 13998
# TIME: 290 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 4238
# TIME: 300 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 21240
# TIME: 310 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 17240
# TIME: 320 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 15317
# TIME: 330 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 39094
# TIME: 340 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 15326
# TIME: 350 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 16357
# TIME: 360 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 15310
# TIME: 370 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 55171
# TIME: 380 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 42521
# TIME: 390 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 50954
# TIME: 400 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 7026
# TIME: 410 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 46762
# TIME: 420 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 64450
# TIME: 430 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28067
# TIME: 440 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 8517
# TIME: 450 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 10965
# TIME: 460 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 32707
# TIME: 470 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 35072
# TIME: 480 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 33189
# TIME: 490 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 24406
# TIME: 500 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 4791
# TIME: 510 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 8253
# TIME: 520 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 20331
# TIME: 530 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 37812
# TIME: 540 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 10630
# TIME: 550 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 31088
# TIME: 560 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28331
# TIME: 570 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 58545
# TIME: 580 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 63478
# TIME: 590 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 65188
# TIME: 600 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 21067
# TIME: 610 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 54022
# TIME: 620 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 16954
# TIME: 630 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 56101
# TIME: 640 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 34270
# TIME: 650 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 11288
# TIME: 660 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 54431
# TIME: 670 SCOREBOARD PASS
# OPERATION_T = RESET
# resetn: 0, w_en: 0, r_en: 0, d_in: 34163
# TIME: 680 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 59867
# TIME: 690 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 8119
# TIME: 700 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 31524
# TIME: 710 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 20806
# TIME: 720 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 44203
# TIME: 730 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 13210
# TIME: 740 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 58539
# TIME: 750 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 54374
# TIME: 760 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 27325
# TIME: 770 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 53576
# TIME: 780 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 6211
# TIME: 790 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 29073
# TIME: 800 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 38180
# TIME: 810 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 38237
# TIME: 820 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 5529
# TIME: 830 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 24009
# TIME: 840 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 53482
# TIME: 850 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 5188
# TIME: 860 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 32012
# TIME: 870 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 9880
# TIME: 880 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28580
# TIME: 890 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 12145
# TIME: 900 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 44553
# TIME: 910 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 44556
# TIME: 920 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 39944
# TIME: 930 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 9315
# TIME: 940 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 1166
# TIME: 950 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 56320
# TIME: 960 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 9580
# TIME: 970 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 40950
# TIME: 980 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 35807
# TIME: 990 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 38036
# TIME: 1000 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 41891
# TIME: 1010 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 25490
# TIME: 1020 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 36190
# TIME: 1030 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 12940
# TIME: 1040 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 12664
# TIME: 1050 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 45779
# TIME: 1060 SCOREBOARD PASS
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:24:13 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 15:24:13 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:24:13 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 15:24:13 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run -all
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 10 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 0, d_in: 28623
# TIME: 20 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 34845
# TIME: 30 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13876
# TIME: 40 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 47643
# TIME: 50 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 12072
# TIME: 60 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 45654
# TIME: 70 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 9574
# TIME: 80 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13564
# TIME: 90 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 9894
# ENTERING WRITE
# TIME: 100 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 416
# TIME: 110 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 49002
# ENTERING WRITE
# TIME: 120 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 5780
# TIME: 130 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 40835
# TIME: 140 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 29895
# ENTERING WRITE
# TIME: 150 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13074
# TIME: 160 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 52866
# TIME: 170 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 44367
# TIME: 180 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 27671
# ENTERING WRITE
# TIME: 190 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 19168
# TIME: 200 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 19752
# TIME: 210 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 1, d_in: 28357
# ENTERING WRITE
# TIME: 220 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 33081
# TIME: 230 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 0, d_in: 40857
# TIME: 240 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 1, d_in: 52025
# ENTERING WRITE
# TIME: 250 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 24738
# TIME: 260 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 14166
# TIME: 270 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 0, d_in: 41762
# TIME: 280 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 13998
# TIME: 290 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 4238
# ENTERING WRITE
# TIME: 300 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 21240
# ENTERING WRITE
# TIME: 310 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 17240
# TIME: 320 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 15317
# TIME: 330 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 39094
# TIME: 340 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 15326
# TIME: 350 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 16357
# TIME: 360 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 15310
# TIME: 370 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 55171
# TIME: 380 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 42521
# TIME: 390 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 50954
# TIME: 400 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 7026
# TIME: 410 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 46762
# TIME: 420 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 64450
# TIME: 430 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28067
# TIME: 440 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 0, d_in: 8517
# TIME: 450 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 10965
# TIME: 460 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 32707
# TIME: 470 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 35072
# TIME: 480 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 33189
# TIME: 490 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 24406
# TIME: 500 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 1, d_in: 4791
# ENTERING WRITE
# TIME: 510 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 8253
# TIME: 520 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 20331
# TIME: 530 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 37812
# TIME: 540 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 0, d_in: 10630
# TIME: 550 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 31088
# TIME: 560 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28331
# TIME: 570 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 1, d_in: 58545
# ENTERING WRITE
# TIME: 580 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 63478
# TIME: 590 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 65188
# TIME: 600 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 21067
# TIME: 610 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 54022
# TIME: 620 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 16954
# ENTERING WRITE
# TIME: 630 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 56101
# TIME: 640 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 34270
# TIME: 650 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 11288
# TIME: 660 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 54431
# TIME: 670 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 34163
# TIME: 680 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 0, d_in: 59867
# TIME: 690 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 0, d_in: 8119
# TIME: 700 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 31524
# TIME: 710 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 20806
# TIME: 720 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 44203
# TIME: 730 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 13210
# TIME: 740 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 58539
# TIME: 750 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 54374
# TIME: 760 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 1, d_in: 27325
# ENTERING WRITE
# TIME: 770 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 53576
# TIME: 780 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 1, d_in: 6211
# ENTERING READ
# TIME: 790 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 1, d_in: 29073
# ENTERING READ
# TIME: 800 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 38180
# TIME: 810 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 38237
# TIME: 820 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 5529
# TIME: 830 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 1, d_in: 24009
# ENTERING READ
# TIME: 840 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 53482
# TIME: 850 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 5188
# TIME: 860 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 32012
# ENTERING WRITE
# TIME: 870 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 9880
# TIME: 880 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28580
# TIME: 890 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 12145
# TIME: 900 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 44553
# TIME: 910 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 1, d_in: 44556
# ENTERING READ
# TIME: 920 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 39944
# TIME: 930 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 9315
# TIME: 940 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 1166
# TIME: 950 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 56320
# ENTERING WRITE
# TIME: 960 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 9580
# ENTERING WRITE
# TIME: 970 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 40950
# TIME: 980 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 35807
# TIME: 990 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 1, d_in: 38036
# ENTERING READ
# TIME: 1000 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 41891
# TIME: 1010 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 25490
# TIME: 1020 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 36190
# TIME: 1030 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 12940
# TIME: 1040 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 12664
# TIME: 1050 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 45779
# TIME: 1060 SCOREBOARD PASS
do log.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:29:23 on Oct 09,2024
# vlog -reportprogress 300 -f dut.f 
# -- Compiling module synchronous_fifo
# 
# Top level modules:
# 	synchronous_fifo
# End time: 15:29:23 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:29:23 on Oct 09,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package synchronous_fifo_pkg
# -- Compiling interface inf
# -- Importing package synchronous_fifo_pkg
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 15:29:23 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.inf(fast)
# Loading work.synchronous_fifo_pkg(fast)
# Loading work.fifo_tb(fast)
# Loading work.inf(fast__2)
# Loading work.synchronous_fifo(fast)
run -all
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# COVVVVVVVVVVVVVVVVVVV
# resetn: x, w_en: 0, r_en: 0, d_in: 0
# TIME: 10 SCOREBOARD FAIL d_out_expected = 0 & d_out = x
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 0, d_in: 28623
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 0, d_in: 28623
# TIME: 20 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 34845
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 34845
# TIME: 30 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13876
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 13876
# TIME: 40 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 47643
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 47643
# TIME: 50 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 12072
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 12072
# TIME: 60 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 45654
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 45654
# TIME: 70 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 9574
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 9574
# TIME: 80 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13564
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 13564
# TIME: 90 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 9894
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 0, d_in: 9894
# ENTERING WRITE
# TIME: 100 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 416
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 416
# TIME: 110 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 49002
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 0, d_in: 49002
# ENTERING WRITE
# TIME: 120 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 5780
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 5780
# TIME: 130 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 40835
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 40835
# TIME: 140 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 29895
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 0, d_in: 29895
# ENTERING WRITE
# TIME: 150 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 13074
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 13074
# TIME: 160 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 52866
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 52866
# TIME: 170 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 44367
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 1, d_in: 44367
# TIME: 180 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 27671
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 0, d_in: 27671
# ENTERING WRITE
# TIME: 190 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 19168
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 19168
# TIME: 200 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 19752
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 19752
# TIME: 210 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 1, d_in: 28357
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 1, d_in: 28357
# ENTERING WRITE
# TIME: 220 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 33081
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 33081
# TIME: 230 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 0, d_in: 40857
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 0, d_in: 40857
# TIME: 240 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 1, d_in: 52025
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 1, d_in: 52025
# ENTERING WRITE
# TIME: 250 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 24738
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 24738
# TIME: 260 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 14166
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 14166
# TIME: 270 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 0, d_in: 41762
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 0, d_in: 41762
# TIME: 280 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 13998
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 1, d_in: 13998
# TIME: 290 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 4238
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 0, d_in: 4238
# ENTERING WRITE
# TIME: 300 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 21240
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 0, d_in: 21240
# ENTERING WRITE
# TIME: 310 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 17240
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 17240
# TIME: 320 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 15317
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 15317
# TIME: 330 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 39094
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 39094
# TIME: 340 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 15326
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 15326
# TIME: 350 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 16357
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 1, d_in: 16357
# TIME: 360 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 15310
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 15310
# TIME: 370 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 55171
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 55171
# TIME: 380 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 42521
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 42521
# TIME: 390 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 50954
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 50954
# TIME: 400 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 7026
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 7026
# TIME: 410 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 46762
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 46762
# TIME: 420 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 64450
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 64450
# TIME: 430 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28067
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 28067
# TIME: 440 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 0, d_in: 8517
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 0, d_in: 8517
# TIME: 450 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 10965
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 10965
# TIME: 460 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 32707
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 32707
# TIME: 470 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 35072
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 35072
# TIME: 480 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 33189
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 33189
# TIME: 490 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 24406
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 0, r_en: 0, d_in: 24406
# TIME: 500 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 1, d_in: 4791
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 1, d_in: 4791
# ENTERING WRITE
# TIME: 510 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 8253
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 8253
# TIME: 520 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 20331
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 20331
# TIME: 530 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 37812
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 37812
# TIME: 540 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 0, d_in: 10630
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 10630
# TIME: 550 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 31088
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 0, r_en: 0, d_in: 31088
# TIME: 560 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28331
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 28331
# TIME: 570 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 1, d_in: 58545
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 1, d_in: 58545
# ENTERING WRITE
# TIME: 580 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 63478
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 63478
# TIME: 590 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 65188
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 65188
# TIME: 600 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 21067
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 21067
# TIME: 610 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 54022
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 54022
# TIME: 620 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 16954
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 0, d_in: 16954
# ENTERING WRITE
# TIME: 630 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 56101
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 56101
# TIME: 640 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 34270
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 34270
# TIME: 650 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 11288
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 11288
# TIME: 660 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 54431
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 54431
# TIME: 670 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 34163
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 34163
# TIME: 680 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 0, d_in: 59867
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 59867
# TIME: 690 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 0, d_in: 8119
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 0, d_in: 8119
# TIME: 700 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 31524
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 31524
# TIME: 710 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 20806
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 20806
# TIME: 720 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 44203
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 44203
# TIME: 730 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 13210
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 13210
# TIME: 740 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 58539
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 0, r_en: 0, d_in: 58539
# TIME: 750 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 54374
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 54374
# TIME: 760 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 1, d_in: 27325
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 1, d_in: 27325
# ENTERING WRITE
# TIME: 770 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 53576
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 1, d_in: 53576
# TIME: 780 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 1, d_in: 6211
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 0, r_en: 1, d_in: 6211
# ENTERING READ
# TIME: 790 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 1, d_in: 29073
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 0, r_en: 1, d_in: 29073
# ENTERING READ
# TIME: 800 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 38180
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 1, d_in: 38180
# TIME: 810 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 38237
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 0, r_en: 0, d_in: 38237
# TIME: 820 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 5529
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 0, r_en: 0, d_in: 5529
# TIME: 830 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 1, d_in: 24009
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 0, r_en: 1, d_in: 24009
# ENTERING READ
# TIME: 840 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 53482
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 53482
# TIME: 850 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 0, d_in: 5188
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 0, r_en: 0, d_in: 5188
# TIME: 860 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 32012
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 0, d_in: 32012
# ENTERING WRITE
# TIME: 870 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 9880
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 1, d_in: 9880
# TIME: 880 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 28580
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 28580
# TIME: 890 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 12145
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 12145
# TIME: 900 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 44553
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 44553
# TIME: 910 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 1, d_in: 44556
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 0, r_en: 1, d_in: 44556
# ENTERING READ
# TIME: 920 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 39944
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 39944
# TIME: 930 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 9315
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 9315
# TIME: 940 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 1166
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 1166
# TIME: 950 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 56320
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 0, d_in: 56320
# ENTERING WRITE
# TIME: 960 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 1, r_en: 0, d_in: 9580
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 1, r_en: 0, d_in: 9580
# ENTERING WRITE
# TIME: 970 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 40950
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 40950
# TIME: 980 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 35807
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 35807
# TIME: 990 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 1, w_en: 0, r_en: 1, d_in: 38036
# COVVVVVVVVVVVVVVVVVVV
# resetn: 1, w_en: 0, r_en: 1, d_in: 38036
# ENTERING READ
# TIME: 1000 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 41891
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 1, d_in: 41891
# TIME: 1010 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 25490
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 25490
# TIME: 1020 SCOREBOARD PASS
# OPERATION_T = READ
# resetn: 0, w_en: 0, r_en: 1, d_in: 36190
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 36190
# TIME: 1030 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 0, r_en: 1, d_in: 12940
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 0, r_en: 1, d_in: 12940
# TIME: 1040 SCOREBOARD PASS
# OPERATION_T = WRITE
# resetn: 0, w_en: 1, r_en: 0, d_in: 12664
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 0, d_in: 12664
# TIME: 1050 SCOREBOARD PASS
# OPERATION_T = RANDOM
# resetn: 0, w_en: 1, r_en: 1, d_in: 45779
# COVVVVVVVVVVVVVVVVVVV
# resetn: 0, w_en: 1, r_en: 1, d_in: 45779
# TIME: 1060 SCOREBOARD PASS
# End time: 15:49:10 on Oct 09,2024, Elapsed time: 1:13:23
# Errors: 0, Warnings: 0
