# Homework 3: VHDL Synchronizer

## Overview
Created and simulated a synchronizer process in VHDL. This process emulates two d-flip-flops in series with a shared clock.

## Deliverables
![Simulation Waveform](/../sim/synchronizer/synchronizer-waveform.png)
![Simulation Transcript](/../sim/synchronizer/synchronizer-transcript.png)

### Questions 
N/A

