{
  "Top": "conv2D",
  "RtlTop": "conv2D",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_pipeline initializeBuffer\/Initialize_Buffer_Inner_Loop ",
      "set_directive_pipeline calculateConvolution\/Cal_Inner_Loop ",
      "set_directive_pipeline updateBuffer\/Update_Buffer_Inner_Loop ",
      "set_directive_pipeline conv2D\/Output_Col ",
      "set_directive_array_partition conv2D "
    ],
    "DirectiveInfo": [
      "pipeline initializeBuffer\/Initialize_Buffer_Inner_Loop {} {}",
      "pipeline calculateConvolution\/Cal_Inner_Loop {} {}",
      "pipeline updateBuffer\/Update_Buffer_Inner_Loop {} {}",
      "pipeline conv2D\/Output_Col {} {}",
      "array_partition conv2D {{partition positionBooleanCmd} {variable positionBooleanTextRequiredbuffer} {complete positionBoolean0type} {dim 1}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "22",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv2D",
    "Version": "1.0",
    "DisplayName": "Conv2d",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/conv2D.c"],
    "Vhdl": [
      "impl\/vhdl\/conv2D_ama_addmuleOg.vhd",
      "impl\/vhdl\/conv2D_mac_muladdbkb.vhd",
      "impl\/vhdl\/conv2D_mac_muladdfYi.vhd",
      "impl\/vhdl\/conv2D_mac_muladdg8j.vhd",
      "impl\/vhdl\/conv2D_mux_255_32cud.vhd",
      "impl\/vhdl\/conv2D_mux_255_32cud_x.vhd",
      "impl\/vhdl\/conv2D_mux_325_32dEe.vhd",
      "impl\/vhdl\/initializeBuffer.vhd",
      "impl\/vhdl\/updateBuffer.vhd",
      "impl\/vhdl\/conv2D.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv2D_ama_addmuleOg.v",
      "impl\/verilog\/conv2D_mac_muladdbkb.v",
      "impl\/verilog\/conv2D_mac_muladdfYi.v",
      "impl\/verilog\/conv2D_mac_muladdg8j.v",
      "impl\/verilog\/conv2D_mux_255_32cud.v",
      "impl\/verilog\/conv2D_mux_255_32cud_x.v",
      "impl\/verilog\/conv2D_mux_325_32dEe.v",
      "impl\/verilog\/initializeBuffer.v",
      "impl\/verilog\/updateBuffer.v",
      "impl\/verilog\/conv2D.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/linhh\/Desktop\/Conv2D\/conv2D.prj\/solution5\/.autopilot\/db\/conv2D.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "col_in": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "in_data_address0": {
      "type": "data",
      "dir": "out",
      "width": "14",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "14"
        }}
    },
    "in_data_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "kernel_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }}
    },
    "kernel_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "kernel_size_col": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "kernel_size_row": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "out_data_address0": {
      "type": "data",
      "dir": "out",
      "width": "14",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "14"
        }}
    },
    "out_data_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "row_in": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_data_address0": {
      "dir": "out",
      "width": "14"
    },
    "in_data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "in_data_q0": {
      "dir": "in",
      "width": "32"
    },
    "out_data_address0": {
      "dir": "out",
      "width": "14"
    },
    "out_data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_data_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_data_d0": {
      "dir": "out",
      "width": "32"
    },
    "row_in": {
      "dir": "in",
      "width": "32"
    },
    "col_in": {
      "dir": "in",
      "width": "32"
    },
    "kernel_address0": {
      "dir": "out",
      "width": "10"
    },
    "kernel_ce0": {
      "dir": "out",
      "width": "1"
    },
    "kernel_q0": {
      "dir": "in",
      "width": "32"
    },
    "kernel_size_row": {
      "dir": "in",
      "width": "32"
    },
    "kernel_size_col": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "in_data_q0": {
      "interfaceRef": "in_data_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "10000",
      "handshakeRef": "ap_none"
    },
    "out_data_d0": {
      "interfaceRef": "out_data_d0",
      "dir": "out",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "10000",
      "handshakeRef": "ap_none"
    },
    "row_in": {
      "interfaceRef": "row_in",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "col_in": {
      "interfaceRef": "col_in",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "kernel_q0": {
      "interfaceRef": "kernel_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "1000",
      "handshakeRef": "ap_none"
    },
    "kernel_size_row": {
      "interfaceRef": "kernel_size_row",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "kernel_size_col": {
      "interfaceRef": "kernel_size_col",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv2D",
      "Instances": [
        {
          "ModuleName": "updateBuffer",
          "InstanceName": "grp_updateBuffer_fu_307"
        },
        {
          "ModuleName": "initializeBuffer",
          "InstanceName": "grp_initializeBuffer_fu_345"
        }
      ]
    },
    "Metrics": {
      "initializeBuffer": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "28",
          "LatencyWorst": "103",
          "PipelineIIMin": "4",
          "PipelineIIMax": "103",
          "PipelineII": "4 ~ 103",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "Initialize_Buffer_Outer_Loop_Initialize_Buffer_Inner_Loop",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "101",
            "Latency": "2 ~ 101",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "5",
          "FF": "1188",
          "LUT": "1402",
          "BRAM_18K": "0"
        }
      },
      "updateBuffer": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "66",
          "LatencyWorst": "231",
          "PipelineIIMin": "6",
          "PipelineIIMax": "231",
          "PipelineII": "6 ~ 231",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "Update_Buffer_Outer_Loop",
            "TripCount": "",
            "LatencyMin": "5",
            "LatencyMax": "230",
            "Latency": "5 ~ 230",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "23",
            "PipelineDepth": "5 ~ 23",
            "Loops": [{
                "Name": "Update_Buffer_Inner_Loop",
                "TripCount": "",
                "LatencyMin": "2",
                "LatencyMax": "20",
                "Latency": "2 ~ 20",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "DSP48E": "1",
          "FF": "3461",
          "LUT": "7313",
          "BRAM_18K": "0"
        }
      },
      "conv2D": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "2606",
          "LatencyWorst": "34861",
          "PipelineIIMin": "23",
          "PipelineIIMax": "34862",
          "PipelineII": "23 ~ 34862",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "Output_Row",
            "TripCount": "",
            "LatencyMin": "21",
            "LatencyMax": "34860",
            "Latency": "21 ~ 34860",
            "PipelineII": "",
            "PipelineDepthMin": "21",
            "PipelineDepthMax": "3486",
            "PipelineDepth": "21 ~ 3486",
            "Loops": [{
                "Name": "Output_Col",
                "TripCount": "",
                "LatencyMin": "14",
                "LatencyMax": "3380",
                "Latency": "14 ~ 3380",
                "PipelineII": "",
                "PipelineDepthMin": "14",
                "PipelineDepthMax": "338",
                "PipelineDepth": "14 ~ 338",
                "Loops": [{
                    "Name": "Cal_Outer_Loop_Cal_Inner_Loop",
                    "TripCount": "",
                    "LatencyMin": "4",
                    "LatencyMax": "103",
                    "Latency": "4 ~ 103",
                    "PipelineII": "1",
                    "PipelineDepth": "5"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "16",
          "FF": "6998",
          "LUT": "9891"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "conv2D",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-12-19 06:41:47 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
