library ieee;
use ieee.std_logic_1164.all;

entity Moore is port(
	X, CLK, RST: in std_logic;
	Z: out std_logic;
	);
end Moore;


	