Release 13.1 - par O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Thu Nov 15 09:55:40 2012

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   switches<10>_IBUF
   switches<11>_IBUF
   switches<12>_IBUF


