# SystemVerilog-Examples

This repository contains SystemVerilog code example files and Aplan translation result files.