{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541396906195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541396906210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 21:48:26 2018 " "Processing started: Sun Nov 04 21:48:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541396906210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541396906210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8_quartus -c lab7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8_quartus -c lab7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541396906210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1541396906601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/cshan/Desktop/lab 8/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 regfile.v(9) " "Verilog HDL Declaration information at regfile.v(9): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 regfile.v(9) " "Verilog HDL Declaration information at regfile.v(9): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 regfile.v(9) " "Verilog HDL Declaration information at regfile.v(9): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 regfile.v(9) " "Verilog HDL Declaration information at regfile.v(9): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 regfile.v(9) " "Verilog HDL Declaration information at regfile.v(9): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 regfile.v(9) " "Verilog HDL Declaration information at regfile.v(9): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 regfile.v(9) " "Verilog HDL Declaration information at regfile.v(9): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 regfile.v(9) " "Verilog HDL Declaration information at regfile.v(9): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/cshan/Desktop/lab 8/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/cshan/Desktop/lab 8/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913524 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab7_top.v(151) " "Verilog HDL warning at lab7_top.v(151): extended using \"x\" or \"z\"" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1541396913539 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab7_top.v(164) " "Verilog HDL warning at lab7_top.v(164): extended using \"x\" or \"z\"" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1541396913539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.v 6 6 " "Found 6 design units, including 6 entities, in source file lab7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_top " "Found entity 1: lab7_top" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "2 sseg " "Found entity 2: sseg" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "3 determine_write " "Found entity 3: determine_write" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "4 determine_dout " "Found entity 4: determine_dout" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "5 determine_switches " "Found entity 5: determine_switches" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "6 determine_LED " "Found entity 6: determine_LED" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_modules.v 8 8 " "Found 8 design units, including 8 entities, in source file generic_modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec " "Found entity 1: Dec" {  } { { "generic_modules.v" "" { Text "C:/Users/cshan/Desktop/lab 8/generic_modules.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "generic_modules.v" "" { Text "C:/Users/cshan/Desktop/lab 8/generic_modules.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux8 " "Found entity 3: Mux8" {  } { { "generic_modules.v" "" { Text "C:/Users/cshan/Desktop/lab 8/generic_modules.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux4 " "Found entity 4: Mux4" {  } { { "generic_modules.v" "" { Text "C:/Users/cshan/Desktop/lab 8/generic_modules.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux3 " "Found entity 5: Mux3" {  } { { "generic_modules.v" "" { Text "C:/Users/cshan/Desktop/lab 8/generic_modules.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "6 signextend5 " "Found entity 6: signextend5" {  } { { "generic_modules.v" "" { Text "C:/Users/cshan/Desktop/lab 8/generic_modules.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "7 signextend8 " "Found entity 7: signextend8" {  } { { "generic_modules.v" "" { Text "C:/Users/cshan/Desktop/lab 8/generic_modules.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""} { "Info" "ISGN_ENTITY_NAME" "8 vDFF " "Found entity 8: vDFF" {  } { { "generic_modules.v" "" { Text "C:/Users/cshan/Desktop/lab 8/generic_modules.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_address.v 1 1 " "Found 1 design units, including 1 entities, in source file data_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_address " "Found entity 1: data_address" {  } { { "data_address.v" "" { Text "C:/Users/cshan/Desktop/lab 8/data_address.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/cshan/Desktop/lab 8/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/cshan/Desktop/lab 8/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/cshan/Desktop/lab 8/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 3 3 " "Found 3 design units, including 3 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/cshan/Desktop/lab 8/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913555 ""} { "Info" "ISGN_ENTITY_NAME" "2 AddSub " "Found entity 2: AddSub" {  } { { "alu.v" "" { Text "C:/Users/cshan/Desktop/lab 8/alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913555 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder1 " "Found entity 3: Adder1" {  } { { "alu.v" "" { Text "C:/Users/cshan/Desktop/lab 8/alu.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396913555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396913555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_top " "Elaborating entity \"lab7_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541396913586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:MEM " "Elaborating entity \"ram\" for hierarchy \"ram:MEM\"" {  } { { "lab7_top.v" "MEM" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determine_write determine_write:DW " "Elaborating entity \"determine_write\" for hierarchy \"determine_write:DW\"" {  } { { "lab7_top.v" "DW" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determine_dout determine_dout:DD " "Elaborating entity \"determine_dout\" for hierarchy \"determine_dout:DD\"" {  } { { "lab7_top.v" "DD" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determine_switches determine_switches:DS " "Elaborating entity \"determine_switches\" for hierarchy \"determine_switches:DS\"" {  } { { "lab7_top.v" "DS" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determine_LED determine_LED:DL " "Elaborating entity \"determine_LED\" for hierarchy \"determine_LED:DL\"" {  } { { "lab7_top.v" "DL" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF determine_LED:DL\|vDFF:U0 " "Elaborating entity \"vDFF\" for hierarchy \"determine_LED:DL\|vDFF:U0\"" {  } { { "lab7_top.v" "U0" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab7_top.v" "CPU" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register cpu:CPU\|instruction_register:IR " "Elaborating entity \"instruction_register\" for hierarchy \"cpu:CPU\|instruction_register:IR\"" {  } { { "cpu.v" "IR" { Text "C:/Users/cshan/Desktop/lab 8/cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder cpu:CPU\|instruction_decoder:ID " "Elaborating entity \"instruction_decoder\" for hierarchy \"cpu:CPU\|instruction_decoder:ID\"" {  } { { "cpu.v" "ID" { Text "C:/Users/cshan/Desktop/lab 8/cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 cpu:CPU\|instruction_decoder:ID\|Mux3:m3a " "Elaborating entity \"Mux3\" for hierarchy \"cpu:CPU\|instruction_decoder:ID\|Mux3:m3a\"" {  } { { "instruction_decoder.v" "m3a" { Text "C:/Users/cshan/Desktop/lab 8/instruction_decoder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend5 cpu:CPU\|instruction_decoder:ID\|signextend5:sx5 " "Elaborating entity \"signextend5\" for hierarchy \"cpu:CPU\|instruction_decoder:ID\|signextend5:sx5\"" {  } { { "instruction_decoder.v" "sx5" { Text "C:/Users/cshan/Desktop/lab 8/instruction_decoder.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend8 cpu:CPU\|instruction_decoder:ID\|signextend8:sx8 " "Elaborating entity \"signextend8\" for hierarchy \"cpu:CPU\|instruction_decoder:ID\|signextend8:sx8\"" {  } { { "instruction_decoder.v" "sx8" { Text "C:/Users/cshan/Desktop/lab 8/instruction_decoder.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller cpu:CPU\|controller:Control " "Elaborating entity \"controller\" for hierarchy \"cpu:CPU\|controller:Control\"" {  } { { "cpu.v" "Control" { Text "C:/Users/cshan/Desktop/lab 8/cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF cpu:CPU\|controller:Control\|vDFF:STATE " "Elaborating entity \"vDFF\" for hierarchy \"cpu:CPU\|controller:Control\|vDFF:STATE\"" {  } { { "controller.v" "STATE" { Text "C:/Users/cshan/Desktop/lab 8/controller.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.v" "DP" { Text "C:/Users/cshan/Desktop/lab 8/cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 cpu:CPU\|datapath:DP\|Mux4:MUX_DATA_IN " "Elaborating entity \"Mux4\" for hierarchy \"cpu:CPU\|datapath:DP\|Mux4:MUX_DATA_IN\"" {  } { { "datapath.v" "MUX_DATA_IN" { Text "C:/Users/cshan/Desktop/lab 8/datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "C:/Users/cshan/Desktop/lab 8/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec cpu:CPU\|datapath:DP\|regfile:REGFILE\|Dec:writedec " "Elaborating entity \"Dec\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|Dec:writedec\"" {  } { { "regfile.v" "writedec" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 generic_modules.v(8) " "Verilog HDL assignment warning at generic_modules.v(8): truncated value with size 32 to match size of target (8)" {  } { { "generic_modules.v" "" { Text "C:/Users/cshan/Desktop/lab 8/generic_modules.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541396913649 "|lab7_top|cpu:CPU|datapath:DP|regfile:REGFILE|Dec:writedec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|datapath:DP\|regfile:REGFILE\|register:r0 " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|register:r0\"" {  } { { "regfile.v" "r0" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 cpu:CPU\|datapath:DP\|regfile:REGFILE\|Mux8:mux " "Elaborating entity \"Mux8\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|Mux8:mux\"" {  } { { "regfile.v" "mux" { Text "C:/Users/cshan/Desktop/lab 8/regfile.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:U1 " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:U1\"" {  } { { "datapath.v" "U1" { Text "C:/Users/cshan/Desktop/lab 8/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:U2 " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:U2\"" {  } { { "datapath.v" "U2" { Text "C:/Users/cshan/Desktop/lab 8/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub cpu:CPU\|datapath:DP\|ALU:U2\|AddSub:OVERFLOW_CHECK " "Elaborating entity \"AddSub\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:U2\|AddSub:OVERFLOW_CHECK\"" {  } { { "alu.v" "OVERFLOW_CHECK" { Text "C:/Users/cshan/Desktop/lab 8/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 cpu:CPU\|datapath:DP\|ALU:U2\|AddSub:OVERFLOW_CHECK\|Adder1:ai " "Elaborating entity \"Adder1\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:U2\|AddSub:OVERFLOW_CHECK\|Adder1:ai\"" {  } { { "alu.v" "ai" { Text "C:/Users/cshan/Desktop/lab 8/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 cpu:CPU\|datapath:DP\|ALU:U2\|AddSub:OVERFLOW_CHECK\|Adder1:as " "Elaborating entity \"Adder1\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:U2\|AddSub:OVERFLOW_CHECK\|Adder1:as\"" {  } { { "alu.v" "as" { Text "C:/Users/cshan/Desktop/lab 8/alu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|datapath:DP\|register:status " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|datapath:DP\|register:status\"" {  } { { "datapath.v" "status" { Text "C:/Users/cshan/Desktop/lab 8/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_address cpu:CPU\|data_address:DA " "Elaborating entity \"data_address\" for hierarchy \"cpu:CPU\|data_address:DA\"" {  } { { "cpu.v" "DA" { Text "C:/Users/cshan/Desktop/lab 8/cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|data_address:DA\|register:r1 " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|data_address:DA\|register:r1\"" {  } { { "data_address.v" "r1" { Text "C:/Users/cshan/Desktop/lab 8/data_address.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter cpu:CPU\|program_counter:CPU " "Elaborating entity \"program_counter\" for hierarchy \"cpu:CPU\|program_counter:CPU\"" {  } { { "cpu.v" "CPU" { Text "C:/Users/cshan/Desktop/lab 8/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "lab7_top.v" "H0" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396913664 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[15\]\" " "Converted tri-state node \"read_data\[15\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[14\]\" " "Converted tri-state node \"read_data\[14\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[13\]\" " "Converted tri-state node \"read_data\[13\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[12\]\" " "Converted tri-state node \"read_data\[12\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[11\]\" " "Converted tri-state node \"read_data\[11\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[10\]\" " "Converted tri-state node \"read_data\[10\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[9\]\" " "Converted tri-state node \"read_data\[9\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[8\]\" " "Converted tri-state node \"read_data\[8\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[7\]\" " "Converted tri-state node \"read_data\[7\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[6\]\" " "Converted tri-state node \"read_data\[6\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[5\]\" " "Converted tri-state node \"read_data\[5\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[4\]\" " "Converted tri-state node \"read_data\[4\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[3\]\" " "Converted tri-state node \"read_data\[3\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[2\]\" " "Converted tri-state node \"read_data\[2\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[1\]\" " "Converted tri-state node \"read_data\[1\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[0\]\" " "Converted tri-state node \"read_data\[0\]\" into a selector" {  } { { "instruction_register.v" "" { Text "C:/Users/cshan/Desktop/lab 8/instruction_register.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1541396914070 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1541396914070 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:MEM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:MEM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541396914164 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541396914164 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541396914164 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541396914164 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541396914164 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541396914164 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541396914164 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541396914164 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541396914164 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab7_top.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/lab7_top.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1541396914164 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1541396914164 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1541396914164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:MEM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:MEM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396914305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:MEM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:MEM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396914305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396914305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396914305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396914305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396914305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396914305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396914305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396914305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396914305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab7_top.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab7_top.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541396914305 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541396914305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blc1 " "Found entity 1: altsyncram_blc1" {  } { { "db/altsyncram_blc1.tdf" "" { Text "C:/Users/cshan/Desktop/lab 8/db/altsyncram_blc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396914352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396914352 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541396914586 "|lab7_top|HEX5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541396914586 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1541396914664 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cshan/Desktop/lab 8/output_files/lab7_top.map.smsg " "Generated suppressed messages file C:/Users/cshan/Desktop/lab 8/output_files/lab7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1541396915054 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541396915195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396915195 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396915336 "|lab7_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396915336 "|lab7_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396915336 "|lab7_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7_top.v" "" { Text "C:/Users/cshan/Desktop/lab 8/lab7_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396915336 "|lab7_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1541396915336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "487 " "Implemented 487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541396915336 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541396915336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "405 " "Implemented 405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541396915336 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1541396915336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541396915336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541396915367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 21:48:35 2018 " "Processing ended: Sun Nov 04 21:48:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541396915367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541396915367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541396915367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541396915367 ""}
