// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/24/2017 16:12:45"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	CLOCK_50,
	KEY,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	enderecoReg1Test,
	enderecoReg2Test,
	instrucaoTest,
	entraAULATest,
	entraBULATest);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[8:0] LEDG;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[4:0] enderecoReg1Test;
output 	[4:0] enderecoReg2Test;
output 	[31:0] instrucaoTest;
output 	[31:0] entraAULATest;
output 	[31:0] entraBULATest;

// Design Ports Information
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// enderecoReg1Test[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg1Test[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg1Test[2]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg1Test[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg1Test[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg2Test[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg2Test[1]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg2Test[2]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg2Test[3]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg2Test[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[0]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[1]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[2]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[3]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[5]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[6]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[7]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[8]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[9]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[10]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[11]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[12]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[13]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[14]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[15]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[16]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[17]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[18]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[19]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[20]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[21]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[22]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[23]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[24]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[25]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[26]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[27]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[28]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[29]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[30]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[31]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[0]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[5]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[6]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[7]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[8]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[9]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[10]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[12]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[13]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[14]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[16]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[17]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[18]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[19]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[20]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[21]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[22]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[23]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[24]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[25]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[26]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[27]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[28]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[29]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[30]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[31]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[1]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[2]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[3]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[5]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[6]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[7]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[8]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[9]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[10]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[11]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[12]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[13]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[14]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[15]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[16]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[17]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[18]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[19]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[20]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[21]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[22]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[23]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[24]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[25]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[26]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[27]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[28]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[29]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[30]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[31]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS_QuartusPrimeProject_v.sdo");
// synopsys translate_on

wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \enderecoReg1Test[0]~output_o ;
wire \enderecoReg1Test[1]~output_o ;
wire \enderecoReg1Test[2]~output_o ;
wire \enderecoReg1Test[3]~output_o ;
wire \enderecoReg1Test[4]~output_o ;
wire \enderecoReg2Test[0]~output_o ;
wire \enderecoReg2Test[1]~output_o ;
wire \enderecoReg2Test[2]~output_o ;
wire \enderecoReg2Test[3]~output_o ;
wire \enderecoReg2Test[4]~output_o ;
wire \instrucaoTest[0]~output_o ;
wire \instrucaoTest[1]~output_o ;
wire \instrucaoTest[2]~output_o ;
wire \instrucaoTest[3]~output_o ;
wire \instrucaoTest[4]~output_o ;
wire \instrucaoTest[5]~output_o ;
wire \instrucaoTest[6]~output_o ;
wire \instrucaoTest[7]~output_o ;
wire \instrucaoTest[8]~output_o ;
wire \instrucaoTest[9]~output_o ;
wire \instrucaoTest[10]~output_o ;
wire \instrucaoTest[11]~output_o ;
wire \instrucaoTest[12]~output_o ;
wire \instrucaoTest[13]~output_o ;
wire \instrucaoTest[14]~output_o ;
wire \instrucaoTest[15]~output_o ;
wire \instrucaoTest[16]~output_o ;
wire \instrucaoTest[17]~output_o ;
wire \instrucaoTest[18]~output_o ;
wire \instrucaoTest[19]~output_o ;
wire \instrucaoTest[20]~output_o ;
wire \instrucaoTest[21]~output_o ;
wire \instrucaoTest[22]~output_o ;
wire \instrucaoTest[23]~output_o ;
wire \instrucaoTest[24]~output_o ;
wire \instrucaoTest[25]~output_o ;
wire \instrucaoTest[26]~output_o ;
wire \instrucaoTest[27]~output_o ;
wire \instrucaoTest[28]~output_o ;
wire \instrucaoTest[29]~output_o ;
wire \instrucaoTest[30]~output_o ;
wire \instrucaoTest[31]~output_o ;
wire \entraAULATest[0]~output_o ;
wire \entraAULATest[1]~output_o ;
wire \entraAULATest[2]~output_o ;
wire \entraAULATest[3]~output_o ;
wire \entraAULATest[4]~output_o ;
wire \entraAULATest[5]~output_o ;
wire \entraAULATest[6]~output_o ;
wire \entraAULATest[7]~output_o ;
wire \entraAULATest[8]~output_o ;
wire \entraAULATest[9]~output_o ;
wire \entraAULATest[10]~output_o ;
wire \entraAULATest[11]~output_o ;
wire \entraAULATest[12]~output_o ;
wire \entraAULATest[13]~output_o ;
wire \entraAULATest[14]~output_o ;
wire \entraAULATest[15]~output_o ;
wire \entraAULATest[16]~output_o ;
wire \entraAULATest[17]~output_o ;
wire \entraAULATest[18]~output_o ;
wire \entraAULATest[19]~output_o ;
wire \entraAULATest[20]~output_o ;
wire \entraAULATest[21]~output_o ;
wire \entraAULATest[22]~output_o ;
wire \entraAULATest[23]~output_o ;
wire \entraAULATest[24]~output_o ;
wire \entraAULATest[25]~output_o ;
wire \entraAULATest[26]~output_o ;
wire \entraAULATest[27]~output_o ;
wire \entraAULATest[28]~output_o ;
wire \entraAULATest[29]~output_o ;
wire \entraAULATest[30]~output_o ;
wire \entraAULATest[31]~output_o ;
wire \entraBULATest[0]~output_o ;
wire \entraBULATest[1]~output_o ;
wire \entraBULATest[2]~output_o ;
wire \entraBULATest[3]~output_o ;
wire \entraBULATest[4]~output_o ;
wire \entraBULATest[5]~output_o ;
wire \entraBULATest[6]~output_o ;
wire \entraBULATest[7]~output_o ;
wire \entraBULATest[8]~output_o ;
wire \entraBULATest[9]~output_o ;
wire \entraBULATest[10]~output_o ;
wire \entraBULATest[11]~output_o ;
wire \entraBULATest[12]~output_o ;
wire \entraBULATest[13]~output_o ;
wire \entraBULATest[14]~output_o ;
wire \entraBULATest[15]~output_o ;
wire \entraBULATest[16]~output_o ;
wire \entraBULATest[17]~output_o ;
wire \entraBULATest[18]~output_o ;
wire \entraBULATest[19]~output_o ;
wire \entraBULATest[20]~output_o ;
wire \entraBULATest[21]~output_o ;
wire \entraBULATest[22]~output_o ;
wire \entraBULATest[23]~output_o ;
wire \entraBULATest[24]~output_o ;
wire \entraBULATest[25]~output_o ;
wire \entraBULATest[26]~output_o ;
wire \entraBULATest[27]~output_o ;
wire \entraBULATest[28]~output_o ;
wire \entraBULATest[29]~output_o ;
wire \entraBULATest[30]~output_o ;
wire \entraBULATest[31]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \BTN_RST|Add0~0_combout ;
wire \BTN_RST|temp~8_combout ;
wire \KEY[0]~input_o ;
wire \BTN_RST|Add0~1 ;
wire \BTN_RST|Add0~2_combout ;
wire \BTN_RST|Add0~3 ;
wire \BTN_RST|Add0~4_combout ;
wire \BTN_RST|Add0~5 ;
wire \BTN_RST|Add0~6_combout ;
wire \BTN_RST|Add0~7 ;
wire \BTN_RST|Add0~8_combout ;
wire \BTN_RST|Add0~9 ;
wire \BTN_RST|Add0~10_combout ;
wire \BTN_RST|Add0~11 ;
wire \BTN_RST|Add0~12_combout ;
wire \BTN_RST|Add0~13 ;
wire \BTN_RST|Add0~15 ;
wire \BTN_RST|Add0~16_combout ;
wire \BTN_RST|Add0~17 ;
wire \BTN_RST|Add0~18_combout ;
wire \BTN_RST|temp~1_combout ;
wire \BTN_RST|Add0~19 ;
wire \BTN_RST|Add0~21 ;
wire \BTN_RST|Add0~22_combout ;
wire \BTN_RST|Add0~23 ;
wire \BTN_RST|Add0~24_combout ;
wire \BTN_RST|temp~3_combout ;
wire \BTN_RST|Add0~25 ;
wire \BTN_RST|Add0~26_combout ;
wire \BTN_RST|Add0~27 ;
wire \BTN_RST|Add0~28_combout ;
wire \BTN_RST|temp[11]~feeder_combout ;
wire \BTN_RST|Add0~29 ;
wire \BTN_RST|Add0~30_combout ;
wire \BTN_RST|temp~4_combout ;
wire \BTN_RST|Add0~31 ;
wire \BTN_RST|Add0~32_combout ;
wire \BTN_RST|Add0~33 ;
wire \BTN_RST|Add0~34_combout ;
wire \BTN_RST|Add0~35 ;
wire \BTN_RST|Add0~36_combout ;
wire \BTN_RST|Add0~37 ;
wire \BTN_RST|Add0~38_combout ;
wire \BTN_RST|temp~5_combout ;
wire \BTN_RST|Add0~39 ;
wire \BTN_RST|Add0~41 ;
wire \BTN_RST|Add0~42_combout ;
wire \BTN_RST|Add0~43 ;
wire \BTN_RST|Add0~44_combout ;
wire \BTN_RST|Add0~45 ;
wire \BTN_RST|Add0~46_combout ;
wire \BTN_RST|temp~7_combout ;
wire \BTN_RST|Add0~47 ;
wire \BTN_RST|Add0~48_combout ;
wire \BTN_RST|Add0~49 ;
wire \BTN_RST|Add0~50_combout ;
wire \BTN_RST|Equal0~3_combout ;
wire \BTN_RST|Equal0~2_combout ;
wire \BTN_RST|Equal0~1_combout ;
wire \BTN_RST|Equal0~0_combout ;
wire \BTN_RST|Equal0~4_combout ;
wire \BTN_RST|Equal0~5_combout ;
wire \BTN_RST|Add0~14_combout ;
wire \BTN_RST|temp~0_combout ;
wire \BTN_RST|Equal0~6_combout ;
wire \BTN_RST|Add0~40_combout ;
wire \BTN_RST|temp~6_combout ;
wire \BTN_RST|Equal0~7_combout ;
wire \BTN_RST|Add0~20_combout ;
wire \BTN_RST|temp~2_combout ;
wire \BTN_RST|Equal1~0_combout ;
wire \BTN_RST|Equal1~1_combout ;
wire \BTN_RST|output[0]~_Duplicate_1_q ;
wire \BTN_RST|output~0_combout ;
wire \BTN_RST|output~1_combout ;
wire \BTN_CLK|Add0~0_combout ;
wire \BTN_CLK|temp~2_combout ;
wire \KEY[1]~input_o ;
wire \BTN_CLK|Add0~1 ;
wire \BTN_CLK|Add0~2_combout ;
wire \BTN_CLK|Add0~3 ;
wire \BTN_CLK|Add0~4_combout ;
wire \BTN_CLK|Add0~5 ;
wire \BTN_CLK|Add0~6_combout ;
wire \BTN_CLK|Add0~7 ;
wire \BTN_CLK|Add0~8_combout ;
wire \BTN_CLK|Add0~9 ;
wire \BTN_CLK|Add0~10_combout ;
wire \BTN_CLK|Add0~11 ;
wire \BTN_CLK|Add0~12_combout ;
wire \BTN_CLK|Add0~13 ;
wire \BTN_CLK|Add0~14_combout ;
wire \BTN_CLK|temp~3_combout ;
wire \BTN_CLK|Add0~15 ;
wire \BTN_CLK|Add0~16_combout ;
wire \BTN_CLK|Add0~17 ;
wire \BTN_CLK|Add0~19 ;
wire \BTN_CLK|Add0~20_combout ;
wire \BTN_CLK|temp~5_combout ;
wire \BTN_CLK|Add0~21 ;
wire \BTN_CLK|Add0~22_combout ;
wire \BTN_CLK|Add0~23 ;
wire \BTN_CLK|Add0~24_combout ;
wire \BTN_CLK|temp~6_combout ;
wire \BTN_CLK|Add0~25 ;
wire \BTN_CLK|Add0~26_combout ;
wire \BTN_CLK|Add0~27 ;
wire \BTN_CLK|Add0~28_combout ;
wire \BTN_CLK|Add0~29 ;
wire \BTN_CLK|Add0~30_combout ;
wire \BTN_CLK|temp~7_combout ;
wire \BTN_CLK|Add0~31 ;
wire \BTN_CLK|Add0~32_combout ;
wire \BTN_CLK|Add0~33 ;
wire \BTN_CLK|Add0~34_combout ;
wire \BTN_CLK|Add0~35 ;
wire \BTN_CLK|Add0~36_combout ;
wire \BTN_CLK|Add0~37 ;
wire \BTN_CLK|Add0~38_combout ;
wire \BTN_CLK|temp~8_combout ;
wire \BTN_CLK|Add0~39 ;
wire \BTN_CLK|Add0~40_combout ;
wire \BTN_CLK|temp~9_combout ;
wire \BTN_CLK|Equal0~7_combout ;
wire \BTN_CLK|Equal0~6_combout ;
wire \BTN_CLK|Equal0~0_combout ;
wire \BTN_CLK|Equal0~1_combout ;
wire \BTN_CLK|Add0~41 ;
wire \BTN_CLK|Add0~42_combout ;
wire \BTN_CLK|Add0~43 ;
wire \BTN_CLK|Add0~44_combout ;
wire \BTN_CLK|Equal0~3_combout ;
wire \BTN_CLK|Equal0~2_combout ;
wire \BTN_CLK|Equal0~4_combout ;
wire \BTN_CLK|Equal0~5_combout ;
wire \BTN_CLK|Add0~45 ;
wire \BTN_CLK|Add0~46_combout ;
wire \BTN_CLK|temp~10_combout ;
wire \BTN_CLK|Add0~47 ;
wire \BTN_CLK|Add0~48_combout ;
wire \BTN_CLK|Add0~49 ;
wire \BTN_CLK|Add0~50_combout ;
wire \BTN_CLK|Equal0~8_combout ;
wire \BTN_CLK|Equal0~9_combout ;
wire \BTN_CLK|Add0~18_combout ;
wire \BTN_CLK|temp~4_combout ;
wire \BTN_CLK|Equal1~0_combout ;
wire \BTN_CLK|Equal1~1_combout ;
wire \BTN_CLK|Equal1~2_combout ;
wire \BTN_CLK|output~0_combout ;
wire \BTN_CLK|output[0]~feeder_combout ;
wire \BTN_CLK|output[0]~clkctrl_outclk ;
wire \FD|PC|DOUT[2]~6_combout ;
wire \FD|PC|DOUT[2]~7 ;
wire \FD|PC|DOUT[3]~8_combout ;
wire \FD|PC|DOUT[3]~9 ;
wire \FD|PC|DOUT[4]~10_combout ;
wire \FD|PC|DOUT[4]~11 ;
wire \FD|PC|DOUT[5]~12_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ;
wire \FD|UC_ULA|ULActrl[1]~4_combout ;
wire \FD|Banco_Regis|registers~1067_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao~1_combout ;
wire \FD|ALU|Bnot|Add0~0_combout ;
wire \FD|UC_ULA|Equal0~0_combout ;
wire \FD|ALU|Bnot|Add0~1_combout ;
wire \FD|ALU|somaSub[0]~0_combout ;
wire \FD|ALU|Add0~1_combout ;
wire \FD|Banco_Regis|registers~1096_combout ;
wire \FD|Banco_Regis|registers~358_q ;
wire \FD|Banco_Regis|registers~1095_combout ;
wire \FD|ALU|Add0~31_combout ;
wire \FD|Banco_Regis|registers~389_q ;
wire \FD|Banco_Regis|registers~1094_combout ;
wire \FD|Banco_Regis|registers~1066_combout ;
wire \FD|ALU|Bnot|Add0~2 ;
wire \FD|ALU|Bnot|Add0~3_combout ;
wire \FD|ALU|somaSub[0]~1 ;
wire \FD|ALU|somaSub[1]~2_combout ;
wire \FD|ALU|Add0~2_combout ;
wire \FD|Banco_Regis|registers~359_q ;
wire \FD|Banco_Regis|registers~1062_combout ;
wire \FD|ALU|Bnot|Add0~4 ;
wire \FD|ALU|Bnot|Add0~5_combout ;
wire \FD|ALU|somaSub[1]~3 ;
wire \FD|ALU|somaSub[2]~4_combout ;
wire \FD|ALU|Add0~3_combout ;
wire \FD|Banco_Regis|registers~360_q ;
wire \FD|Banco_Regis|registers~1065_combout ;
wire \FD|ALU|Bnot|Add0~6 ;
wire \FD|ALU|Bnot|Add0~7_combout ;
wire \FD|ALU|somaSub[2]~5 ;
wire \FD|ALU|somaSub[3]~6_combout ;
wire \FD|ALU|Add0~4_combout ;
wire \FD|Banco_Regis|registers~361_q ;
wire \FD|Banco_Regis|registers~1064_combout ;
wire \FD|ALU|Bnot|Add0~8 ;
wire \FD|ALU|Bnot|Add0~9_combout ;
wire \FD|ALU|somaSub[3]~7 ;
wire \FD|ALU|somaSub[4]~8_combout ;
wire \FD|ALU|Add0~0_combout ;
wire \FD|Banco_Regis|registers~362_q ;
wire \FD|Banco_Regis|registers~1063_combout ;
wire \FD|ALU|Bnot|Add0~10 ;
wire \FD|ALU|Bnot|Add0~11_combout ;
wire \FD|ALU|somaSub[4]~9 ;
wire \FD|ALU|somaSub[5]~10_combout ;
wire \FD|ALU|Add0~5_combout ;
wire \FD|Banco_Regis|registers~363_q ;
wire \FD|Banco_Regis|registers~1068_combout ;
wire \FD|ALU|Bnot|Add0~12 ;
wire \FD|ALU|Bnot|Add0~13_combout ;
wire \FD|ALU|somaSub[5]~11 ;
wire \FD|ALU|somaSub[6]~12_combout ;
wire \FD|ALU|Add0~6_combout ;
wire \FD|Banco_Regis|registers~364feeder_combout ;
wire \FD|Banco_Regis|registers~364_q ;
wire \FD|Banco_Regis|registers~1069_combout ;
wire \FD|ALU|Bnot|Add0~14 ;
wire \FD|ALU|Bnot|Add0~15_combout ;
wire \FD|ALU|somaSub[6]~13 ;
wire \FD|ALU|somaSub[7]~14_combout ;
wire \FD|ALU|Add0~7_combout ;
wire \FD|Banco_Regis|registers~365feeder_combout ;
wire \FD|Banco_Regis|registers~365_q ;
wire \FD|Banco_Regis|registers~1070_combout ;
wire \FD|ALU|Bnot|Add0~16 ;
wire \FD|ALU|Bnot|Add0~17_combout ;
wire \FD|ALU|somaSub[7]~15 ;
wire \FD|ALU|somaSub[8]~16_combout ;
wire \FD|ALU|Add0~8_combout ;
wire \FD|Banco_Regis|registers~366feeder_combout ;
wire \FD|Banco_Regis|registers~366_q ;
wire \FD|Banco_Regis|registers~1071_combout ;
wire \FD|ALU|Bnot|Add0~18 ;
wire \FD|ALU|Bnot|Add0~19_combout ;
wire \FD|ALU|somaSub[8]~17 ;
wire \FD|ALU|somaSub[9]~18_combout ;
wire \FD|ALU|Add0~9_combout ;
wire \FD|Banco_Regis|registers~367feeder_combout ;
wire \FD|Banco_Regis|registers~367_q ;
wire \FD|Banco_Regis|registers~1072_combout ;
wire \FD|ALU|Bnot|Add0~20 ;
wire \FD|ALU|Bnot|Add0~21_combout ;
wire \FD|ALU|somaSub[9]~19 ;
wire \FD|ALU|somaSub[10]~20_combout ;
wire \FD|ALU|Add0~10_combout ;
wire \FD|Banco_Regis|registers~368_q ;
wire \FD|Banco_Regis|registers~1073_combout ;
wire \FD|ALU|Bnot|Add0~22 ;
wire \FD|ALU|Bnot|Add0~23_combout ;
wire \FD|ALU|somaSub[10]~21 ;
wire \FD|ALU|somaSub[11]~22_combout ;
wire \FD|ALU|Add0~11_combout ;
wire \FD|Banco_Regis|registers~369_q ;
wire \FD|Banco_Regis|registers~1074_combout ;
wire \FD|ALU|Bnot|Add0~24 ;
wire \FD|ALU|Bnot|Add0~25_combout ;
wire \FD|ALU|somaSub[11]~23 ;
wire \FD|ALU|somaSub[12]~24_combout ;
wire \FD|ALU|Add0~12_combout ;
wire \FD|Banco_Regis|registers~370_q ;
wire \FD|Banco_Regis|registers~1075_combout ;
wire \FD|ALU|Bnot|Add0~26 ;
wire \FD|ALU|Bnot|Add0~27_combout ;
wire \FD|ALU|somaSub[12]~25 ;
wire \FD|ALU|somaSub[13]~26_combout ;
wire \FD|ALU|Add0~13_combout ;
wire \FD|Banco_Regis|registers~371_q ;
wire \FD|Banco_Regis|registers~1076_combout ;
wire \FD|ALU|Bnot|Add0~28 ;
wire \FD|ALU|Bnot|Add0~29_combout ;
wire \FD|ALU|somaSub[13]~27 ;
wire \FD|ALU|somaSub[14]~28_combout ;
wire \FD|ALU|Add0~18_combout ;
wire \FD|Banco_Regis|registers~372_q ;
wire \FD|Banco_Regis|registers~1093_combout ;
wire \FD|ALU|Bnot|Add0~30 ;
wire \FD|ALU|Bnot|Add0~31_combout ;
wire \FD|ALU|somaSub[14]~29 ;
wire \FD|ALU|somaSub[15]~30_combout ;
wire \FD|ALU|Add0~19_combout ;
wire \FD|Banco_Regis|registers~373_q ;
wire \FD|Banco_Regis|registers~1092_combout ;
wire \FD|ALU|Bnot|Add0~32 ;
wire \FD|ALU|Bnot|Add0~33_combout ;
wire \FD|ALU|somaSub[15]~31 ;
wire \FD|ALU|somaSub[16]~32_combout ;
wire \FD|ALU|Add0~20_combout ;
wire \FD|Banco_Regis|registers~374feeder_combout ;
wire \FD|Banco_Regis|registers~374_q ;
wire \FD|Banco_Regis|registers~1091_combout ;
wire \FD|ALU|Bnot|Add0~34 ;
wire \FD|ALU|Bnot|Add0~35_combout ;
wire \FD|ALU|somaSub[16]~33 ;
wire \FD|ALU|somaSub[17]~34_combout ;
wire \FD|ALU|Add0~21_combout ;
wire \FD|Banco_Regis|registers~375feeder_combout ;
wire \FD|Banco_Regis|registers~375_q ;
wire \FD|Banco_Regis|registers~1090_combout ;
wire \FD|ALU|Bnot|Add0~36 ;
wire \FD|ALU|Bnot|Add0~37_combout ;
wire \FD|ALU|somaSub[17]~35 ;
wire \FD|ALU|somaSub[18]~36_combout ;
wire \FD|ALU|Add0~17_combout ;
wire \FD|Banco_Regis|registers~376_q ;
wire \FD|Banco_Regis|registers~1089_combout ;
wire \FD|ALU|Bnot|Add0~38 ;
wire \FD|ALU|Bnot|Add0~39_combout ;
wire \FD|ALU|somaSub[18]~37 ;
wire \FD|ALU|somaSub[19]~38_combout ;
wire \FD|ALU|Add0~14_combout ;
wire \FD|Banco_Regis|registers~377feeder_combout ;
wire \FD|Banco_Regis|registers~377_q ;
wire \FD|Banco_Regis|registers~1088_combout ;
wire \FD|ALU|Bnot|Add0~40 ;
wire \FD|ALU|Bnot|Add0~41_combout ;
wire \FD|ALU|somaSub[19]~39 ;
wire \FD|ALU|somaSub[20]~40_combout ;
wire \FD|ALU|Add0~15_combout ;
wire \FD|Banco_Regis|registers~378feeder_combout ;
wire \FD|Banco_Regis|registers~378_q ;
wire \FD|Banco_Regis|registers~1087_combout ;
wire \FD|ALU|Bnot|Add0~42 ;
wire \FD|ALU|Bnot|Add0~43_combout ;
wire \FD|ALU|somaSub[20]~41 ;
wire \FD|ALU|somaSub[21]~42_combout ;
wire \FD|ALU|Add0~16_combout ;
wire \FD|Banco_Regis|registers~379feeder_combout ;
wire \FD|Banco_Regis|registers~379_q ;
wire \FD|Banco_Regis|registers~1086_combout ;
wire \FD|ALU|Bnot|Add0~44 ;
wire \FD|ALU|Bnot|Add0~45_combout ;
wire \FD|ALU|somaSub[21]~43 ;
wire \FD|ALU|somaSub[22]~44_combout ;
wire \FD|ALU|Add0~24_combout ;
wire \FD|Banco_Regis|registers~380_q ;
wire \FD|Banco_Regis|registers~1085_combout ;
wire \FD|ALU|Bnot|Add0~46 ;
wire \FD|ALU|Bnot|Add0~47_combout ;
wire \FD|ALU|somaSub[22]~45 ;
wire \FD|ALU|somaSub[23]~46_combout ;
wire \FD|ALU|Add0~25_combout ;
wire \FD|Banco_Regis|registers~381_q ;
wire \FD|Banco_Regis|registers~1084_combout ;
wire \FD|ALU|Bnot|Add0~48 ;
wire \FD|ALU|Bnot|Add0~49_combout ;
wire \FD|ALU|somaSub[23]~47 ;
wire \FD|ALU|somaSub[24]~48_combout ;
wire \FD|ALU|Add0~26_combout ;
wire \FD|Banco_Regis|registers~382_q ;
wire \FD|Banco_Regis|registers~1083_combout ;
wire \FD|ALU|Bnot|Add0~50 ;
wire \FD|ALU|Bnot|Add0~51_combout ;
wire \FD|ALU|somaSub[24]~49 ;
wire \FD|ALU|somaSub[25]~50_combout ;
wire \FD|ALU|Add0~23_combout ;
wire \FD|Banco_Regis|registers~383feeder_combout ;
wire \FD|Banco_Regis|registers~383_q ;
wire \FD|Banco_Regis|registers~1082_combout ;
wire \FD|ALU|Bnot|Add0~52 ;
wire \FD|ALU|Bnot|Add0~53_combout ;
wire \FD|ALU|somaSub[25]~51 ;
wire \FD|ALU|somaSub[26]~52_combout ;
wire \FD|ALU|Add0~30_combout ;
wire \FD|Banco_Regis|registers~384_q ;
wire \FD|Banco_Regis|registers~1081_combout ;
wire \FD|ALU|Bnot|Add0~54 ;
wire \FD|ALU|Bnot|Add0~55_combout ;
wire \FD|ALU|somaSub[26]~53 ;
wire \FD|ALU|somaSub[27]~54_combout ;
wire \FD|ALU|Add0~29_combout ;
wire \FD|Banco_Regis|registers~385_q ;
wire \FD|Banco_Regis|registers~1080_combout ;
wire \FD|ALU|Bnot|Add0~56 ;
wire \FD|ALU|Bnot|Add0~57_combout ;
wire \FD|ALU|somaSub[27]~55 ;
wire \FD|ALU|somaSub[28]~56_combout ;
wire \FD|ALU|Add0~22_combout ;
wire \FD|Banco_Regis|registers~386feeder_combout ;
wire \FD|Banco_Regis|registers~386_q ;
wire \FD|Banco_Regis|registers~1079_combout ;
wire \FD|ALU|Bnot|Add0~58 ;
wire \FD|ALU|Bnot|Add0~59_combout ;
wire \FD|ALU|somaSub[28]~57 ;
wire \FD|ALU|somaSub[29]~58_combout ;
wire \FD|ALU|Add0~28_combout ;
wire \FD|Banco_Regis|registers~387_q ;
wire \FD|Banco_Regis|registers~1078_combout ;
wire \FD|ALU|Bnot|Add0~60 ;
wire \FD|ALU|Bnot|Add0~61_combout ;
wire \FD|ALU|somaSub[29]~59 ;
wire \FD|ALU|somaSub[30]~60_combout ;
wire \FD|ALU|Add0~27_combout ;
wire \FD|Banco_Regis|registers~388_q ;
wire \FD|Banco_Regis|registers~1077_combout ;
wire \FD|ALU|Bnot|Add0~62 ;
wire \FD|ALU|Bnot|Add0~63_combout ;
wire \FD|ALU|somaSub[30]~61 ;
wire \FD|ALU|somaSub[31]~62_combout ;
wire \FD|comparadorDisplay|Equal0~37_combout ;
wire \FD|comparadorDisplay|Equal0~32_combout ;
wire \FD|comparadorDisplay|Equal0~34_combout ;
wire \FD|comparadorDisplay|Equal0~35_combout ;
wire \FD|comparadorDisplay|Equal0~33_combout ;
wire \FD|comparadorDisplay|Equal0~36_combout ;
wire \FD|comparadorDisplay|Equal0~44_combout ;
wire \FD|comparadorDisplay|Equal0~40_combout ;
wire \FD|comparadorDisplay|Equal0~41_combout ;
wire \FD|comparadorDisplay|Equal0~38_combout ;
wire \FD|comparadorDisplay|Equal0~43_combout ;
wire \FD|comparadorDisplay|Equal0~39_combout ;
wire \FD|comparadorDisplay|Equal0~42_combout ;
wire \display0|rascSaida7seg[0]~0_combout ;
wire \display0|rascSaida7seg[0]~1_combout ;
wire \display0|rascSaida7seg[1]~2_combout ;
wire \display0|rascSaida7seg[1]~3_combout ;
wire \display0|rascSaida7seg[2]~4_combout ;
wire \display0|rascSaida7seg[2]~5_combout ;
wire \display0|rascSaida7seg[3]~6_combout ;
wire \display0|rascSaida7seg[3]~7_combout ;
wire \display0|rascSaida7seg[4]~8_combout ;
wire \display0|rascSaida7seg[4]~9_combout ;
wire \display0|rascSaida7seg[5]~10_combout ;
wire \display0|rascSaida7seg[5]~11_combout ;
wire \display0|rascSaida7seg[6]~12_combout ;
wire \display0|rascSaida7seg[6]~13_combout ;
wire \display1|rascSaida7seg[0]~0_combout ;
wire \display1|rascSaida7seg[0]~1_combout ;
wire \display1|rascSaida7seg[1]~2_combout ;
wire \display1|rascSaida7seg[1]~3_combout ;
wire \display1|rascSaida7seg[2]~4_combout ;
wire \display1|rascSaida7seg[2]~5_combout ;
wire \display1|rascSaida7seg[3]~6_combout ;
wire \display1|rascSaida7seg[3]~7_combout ;
wire \display1|rascSaida7seg[4]~8_combout ;
wire \display1|rascSaida7seg[4]~9_combout ;
wire \display1|rascSaida7seg[5]~10_combout ;
wire \display1|rascSaida7seg[5]~11_combout ;
wire \display1|rascSaida7seg[6]~12_combout ;
wire \display1|rascSaida7seg[6]~13_combout ;
wire \display2|rascSaida7seg[0]~0_combout ;
wire \display2|rascSaida7seg[0]~1_combout ;
wire \display2|rascSaida7seg[1]~2_combout ;
wire \display2|rascSaida7seg[1]~3_combout ;
wire \display2|rascSaida7seg[2]~4_combout ;
wire \display2|rascSaida7seg[2]~5_combout ;
wire \display2|rascSaida7seg[3]~6_combout ;
wire \display2|rascSaida7seg[3]~7_combout ;
wire \display2|rascSaida7seg[4]~8_combout ;
wire \display2|rascSaida7seg[4]~9_combout ;
wire \display2|rascSaida7seg[5]~10_combout ;
wire \display2|rascSaida7seg[5]~11_combout ;
wire \display2|rascSaida7seg[6]~12_combout ;
wire \display2|rascSaida7seg[6]~13_combout ;
wire \display3|rascSaida7seg[0]~0_combout ;
wire \display3|rascSaida7seg[0]~1_combout ;
wire \display3|rascSaida7seg[1]~2_combout ;
wire \display3|rascSaida7seg[1]~3_combout ;
wire \display3|rascSaida7seg[2]~4_combout ;
wire \display3|rascSaida7seg[2]~5_combout ;
wire \display3|rascSaida7seg[3]~6_combout ;
wire \display3|rascSaida7seg[3]~7_combout ;
wire \display3|rascSaida7seg[4]~8_combout ;
wire \display3|rascSaida7seg[4]~9_combout ;
wire \display3|rascSaida7seg[5]~10_combout ;
wire \display3|rascSaida7seg[5]~11_combout ;
wire \display3|rascSaida7seg[6]~12_combout ;
wire \display3|rascSaida7seg[6]~13_combout ;
wire \display4|rascSaida7seg[0]~0_combout ;
wire \display4|rascSaida7seg[0]~1_combout ;
wire \display4|rascSaida7seg[1]~2_combout ;
wire \display4|rascSaida7seg[1]~3_combout ;
wire \display4|rascSaida7seg[2]~4_combout ;
wire \display4|rascSaida7seg[2]~5_combout ;
wire \display4|rascSaida7seg[3]~6_combout ;
wire \display4|rascSaida7seg[3]~7_combout ;
wire \display4|rascSaida7seg[4]~8_combout ;
wire \display4|rascSaida7seg[4]~9_combout ;
wire \display4|rascSaida7seg[5]~10_combout ;
wire \display4|rascSaida7seg[5]~11_combout ;
wire \display4|rascSaida7seg[6]~12_combout ;
wire \display4|rascSaida7seg[6]~13_combout ;
wire \display5|rascSaida7seg[0]~0_combout ;
wire \display5|rascSaida7seg[0]~1_combout ;
wire \display5|rascSaida7seg[1]~2_combout ;
wire \display5|rascSaida7seg[1]~3_combout ;
wire \display5|rascSaida7seg[2]~4_combout ;
wire \display5|rascSaida7seg[2]~5_combout ;
wire \display5|rascSaida7seg[3]~6_combout ;
wire \display5|rascSaida7seg[3]~7_combout ;
wire \display5|rascSaida7seg[4]~8_combout ;
wire \display5|rascSaida7seg[4]~9_combout ;
wire \display5|rascSaida7seg[5]~10_combout ;
wire \display5|rascSaida7seg[5]~11_combout ;
wire \display5|rascSaida7seg[6]~12_combout ;
wire \display5|rascSaida7seg[6]~13_combout ;
wire \display6|rascSaida7seg[0]~0_combout ;
wire \display6|rascSaida7seg[1]~1_combout ;
wire \display6|rascSaida7seg[6]~2_combout ;
wire \FD|PC|DOUT[5]~13 ;
wire \FD|PC|DOUT[6]~14_combout ;
wire \FD|PC|DOUT[6]~15 ;
wire \FD|PC|DOUT[7]~16_combout ;
wire \display7|rascSaida7seg[0]~0_combout ;
wire \display7|rascSaida7seg[1]~1_combout ;
wire \display7|rascSaida7seg[2]~2_combout ;
wire \display7|rascSaida7seg[3]~3_combout ;
wire \display7|rascSaida7seg[4]~4_combout ;
wire \display7|rascSaida7seg[5]~5_combout ;
wire \display7|rascSaida7seg[6]~6_combout ;
wire [3:0] \BTN_RST|output ;
wire [3:0] \BTN_CLK|output ;
wire [0:25] \BTN_RST|temp ;
wire [31:0] \registradosDisplay|DOUT ;
wire [0:25] \BTN_CLK|temp ;
wire [31:0] \FD|PC|DOUT ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(\BTN_RST|output [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\display0|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\display0|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\display0|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\display0|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\display0|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\display0|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\display0|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\display1|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\display1|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\display1|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\display1|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\display1|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\display1|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\display1|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\display2|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\display2|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\display2|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\display2|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\display2|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\display2|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\display2|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\display3|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\display3|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\display3|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\display3|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\display3|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\display3|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\display3|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\display4|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\display4|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\display4|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\display4|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\display4|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\display4|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\display4|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\display5|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\display5|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\display5|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\display5|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\display5|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\display5|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\display5|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\display6|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\display6|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\display6|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\display6|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\display6|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\display6|rascSaida7seg[6]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\display7|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\display7|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\display7|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\display7|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\display7|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\display7|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\display7|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \enderecoReg1Test[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg1Test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg1Test[0]~output .bus_hold = "false";
defparam \enderecoReg1Test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \enderecoReg1Test[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg1Test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg1Test[1]~output .bus_hold = "false";
defparam \enderecoReg1Test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \enderecoReg1Test[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg1Test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg1Test[2]~output .bus_hold = "false";
defparam \enderecoReg1Test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \enderecoReg1Test[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg1Test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg1Test[3]~output .bus_hold = "false";
defparam \enderecoReg1Test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \enderecoReg1Test[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg1Test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg1Test[4]~output .bus_hold = "false";
defparam \enderecoReg1Test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \enderecoReg2Test[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg2Test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg2Test[0]~output .bus_hold = "false";
defparam \enderecoReg2Test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \enderecoReg2Test[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg2Test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg2Test[1]~output .bus_hold = "false";
defparam \enderecoReg2Test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \enderecoReg2Test[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg2Test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg2Test[2]~output .bus_hold = "false";
defparam \enderecoReg2Test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \enderecoReg2Test[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg2Test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg2Test[3]~output .bus_hold = "false";
defparam \enderecoReg2Test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \enderecoReg2Test[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg2Test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg2Test[4]~output .bus_hold = "false";
defparam \enderecoReg2Test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \instrucaoTest[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[0]~output .bus_hold = "false";
defparam \instrucaoTest[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \instrucaoTest[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[1]~output .bus_hold = "false";
defparam \instrucaoTest[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \instrucaoTest[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[2]~output .bus_hold = "false";
defparam \instrucaoTest[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \instrucaoTest[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[3]~output .bus_hold = "false";
defparam \instrucaoTest[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \instrucaoTest[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[4]~output .bus_hold = "false";
defparam \instrucaoTest[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \instrucaoTest[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[5]~output .bus_hold = "false";
defparam \instrucaoTest[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \instrucaoTest[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[6]~output .bus_hold = "false";
defparam \instrucaoTest[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \instrucaoTest[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[7]~output .bus_hold = "false";
defparam \instrucaoTest[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \instrucaoTest[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[8]~output .bus_hold = "false";
defparam \instrucaoTest[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \instrucaoTest[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[9]~output .bus_hold = "false";
defparam \instrucaoTest[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \instrucaoTest[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[10]~output .bus_hold = "false";
defparam \instrucaoTest[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \instrucaoTest[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[11]~output .bus_hold = "false";
defparam \instrucaoTest[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \instrucaoTest[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[12]~output .bus_hold = "false";
defparam \instrucaoTest[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \instrucaoTest[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[13]~output .bus_hold = "false";
defparam \instrucaoTest[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \instrucaoTest[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[14]~output .bus_hold = "false";
defparam \instrucaoTest[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \instrucaoTest[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[15]~output .bus_hold = "false";
defparam \instrucaoTest[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \instrucaoTest[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[16]~output .bus_hold = "false";
defparam \instrucaoTest[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \instrucaoTest[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[17]~output .bus_hold = "false";
defparam \instrucaoTest[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \instrucaoTest[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[18]~output .bus_hold = "false";
defparam \instrucaoTest[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \instrucaoTest[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[19]~output .bus_hold = "false";
defparam \instrucaoTest[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \instrucaoTest[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[20]~output .bus_hold = "false";
defparam \instrucaoTest[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \instrucaoTest[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[21]~output .bus_hold = "false";
defparam \instrucaoTest[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \instrucaoTest[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[22]~output .bus_hold = "false";
defparam \instrucaoTest[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \instrucaoTest[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[23]~output .bus_hold = "false";
defparam \instrucaoTest[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \instrucaoTest[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[24]~output .bus_hold = "false";
defparam \instrucaoTest[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \instrucaoTest[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[25]~output .bus_hold = "false";
defparam \instrucaoTest[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \instrucaoTest[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[26]~output .bus_hold = "false";
defparam \instrucaoTest[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \instrucaoTest[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[27]~output .bus_hold = "false";
defparam \instrucaoTest[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \instrucaoTest[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[28]~output .bus_hold = "false";
defparam \instrucaoTest[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \instrucaoTest[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[29]~output .bus_hold = "false";
defparam \instrucaoTest[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \instrucaoTest[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[30]~output .bus_hold = "false";
defparam \instrucaoTest[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \instrucaoTest[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[31]~output .bus_hold = "false";
defparam \instrucaoTest[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \entraAULATest[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[0]~output .bus_hold = "false";
defparam \entraAULATest[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \entraAULATest[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[1]~output .bus_hold = "false";
defparam \entraAULATest[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \entraAULATest[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[2]~output .bus_hold = "false";
defparam \entraAULATest[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \entraAULATest[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[3]~output .bus_hold = "false";
defparam \entraAULATest[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \entraAULATest[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[4]~output .bus_hold = "false";
defparam \entraAULATest[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \entraAULATest[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[5]~output .bus_hold = "false";
defparam \entraAULATest[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \entraAULATest[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[6]~output .bus_hold = "false";
defparam \entraAULATest[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \entraAULATest[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[7]~output .bus_hold = "false";
defparam \entraAULATest[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \entraAULATest[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[8]~output .bus_hold = "false";
defparam \entraAULATest[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \entraAULATest[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[9]~output .bus_hold = "false";
defparam \entraAULATest[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \entraAULATest[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[10]~output .bus_hold = "false";
defparam \entraAULATest[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \entraAULATest[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[11]~output .bus_hold = "false";
defparam \entraAULATest[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \entraAULATest[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[12]~output .bus_hold = "false";
defparam \entraAULATest[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \entraAULATest[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[13]~output .bus_hold = "false";
defparam \entraAULATest[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \entraAULATest[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[14]~output .bus_hold = "false";
defparam \entraAULATest[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \entraAULATest[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[15]~output .bus_hold = "false";
defparam \entraAULATest[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \entraAULATest[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[16]~output .bus_hold = "false";
defparam \entraAULATest[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \entraAULATest[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[17]~output .bus_hold = "false";
defparam \entraAULATest[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \entraAULATest[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[18]~output .bus_hold = "false";
defparam \entraAULATest[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \entraAULATest[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[19]~output .bus_hold = "false";
defparam \entraAULATest[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \entraAULATest[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[20]~output .bus_hold = "false";
defparam \entraAULATest[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \entraAULATest[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[21]~output .bus_hold = "false";
defparam \entraAULATest[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \entraAULATest[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[22]~output .bus_hold = "false";
defparam \entraAULATest[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \entraAULATest[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[23]~output .bus_hold = "false";
defparam \entraAULATest[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \entraAULATest[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[24]~output .bus_hold = "false";
defparam \entraAULATest[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \entraAULATest[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[25]~output .bus_hold = "false";
defparam \entraAULATest[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \entraAULATest[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[26]~output .bus_hold = "false";
defparam \entraAULATest[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \entraAULATest[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[27]~output .bus_hold = "false";
defparam \entraAULATest[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \entraAULATest[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[28]~output .bus_hold = "false";
defparam \entraAULATest[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \entraAULATest[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[29]~output .bus_hold = "false";
defparam \entraAULATest[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \entraAULATest[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[30]~output .bus_hold = "false";
defparam \entraAULATest[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \entraAULATest[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[31]~output .bus_hold = "false";
defparam \entraAULATest[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \entraBULATest[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[0]~output .bus_hold = "false";
defparam \entraBULATest[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \entraBULATest[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[1]~output .bus_hold = "false";
defparam \entraBULATest[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \entraBULATest[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[2]~output .bus_hold = "false";
defparam \entraBULATest[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \entraBULATest[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[3]~output .bus_hold = "false";
defparam \entraBULATest[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \entraBULATest[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[4]~output .bus_hold = "false";
defparam \entraBULATest[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \entraBULATest[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[5]~output .bus_hold = "false";
defparam \entraBULATest[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \entraBULATest[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[6]~output .bus_hold = "false";
defparam \entraBULATest[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \entraBULATest[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[7]~output .bus_hold = "false";
defparam \entraBULATest[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \entraBULATest[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[8]~output .bus_hold = "false";
defparam \entraBULATest[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \entraBULATest[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[9]~output .bus_hold = "false";
defparam \entraBULATest[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \entraBULATest[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[10]~output .bus_hold = "false";
defparam \entraBULATest[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \entraBULATest[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[11]~output .bus_hold = "false";
defparam \entraBULATest[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \entraBULATest[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[12]~output .bus_hold = "false";
defparam \entraBULATest[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \entraBULATest[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[13]~output .bus_hold = "false";
defparam \entraBULATest[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \entraBULATest[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[14]~output .bus_hold = "false";
defparam \entraBULATest[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \entraBULATest[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[15]~output .bus_hold = "false";
defparam \entraBULATest[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \entraBULATest[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[16]~output .bus_hold = "false";
defparam \entraBULATest[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \entraBULATest[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[17]~output .bus_hold = "false";
defparam \entraBULATest[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \entraBULATest[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[18]~output .bus_hold = "false";
defparam \entraBULATest[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \entraBULATest[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[19]~output .bus_hold = "false";
defparam \entraBULATest[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \entraBULATest[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[20]~output .bus_hold = "false";
defparam \entraBULATest[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \entraBULATest[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[21]~output .bus_hold = "false";
defparam \entraBULATest[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \entraBULATest[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[22]~output .bus_hold = "false";
defparam \entraBULATest[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \entraBULATest[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[23]~output .bus_hold = "false";
defparam \entraBULATest[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \entraBULATest[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[24]~output .bus_hold = "false";
defparam \entraBULATest[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \entraBULATest[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[25]~output .bus_hold = "false";
defparam \entraBULATest[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \entraBULATest[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[26]~output .bus_hold = "false";
defparam \entraBULATest[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \entraBULATest[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[27]~output .bus_hold = "false";
defparam \entraBULATest[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \entraBULATest[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[28]~output .bus_hold = "false";
defparam \entraBULATest[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \entraBULATest[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[29]~output .bus_hold = "false";
defparam \entraBULATest[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \entraBULATest[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[30]~output .bus_hold = "false";
defparam \entraBULATest[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \entraBULATest[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[31]~output .bus_hold = "false";
defparam \entraBULATest[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N6
cycloneive_lcell_comb \BTN_RST|Add0~0 (
// Equation(s):
// \BTN_RST|Add0~0_combout  = \BTN_RST|temp [25] $ (VCC)
// \BTN_RST|Add0~1  = CARRY(\BTN_RST|temp [25])

	.dataa(gnd),
	.datab(\BTN_RST|temp [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTN_RST|Add0~0_combout ),
	.cout(\BTN_RST|Add0~1 ));
// synopsys translate_off
defparam \BTN_RST|Add0~0 .lut_mask = 16'h33CC;
defparam \BTN_RST|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N4
cycloneive_lcell_comb \BTN_RST|temp~8 (
// Equation(s):
// \BTN_RST|temp~8_combout  = (\BTN_RST|Add0~0_combout  & (((!\BTN_RST|Equal0~6_combout ) # (!\BTN_RST|Equal0~7_combout )) # (!\BTN_RST|Equal0~5_combout )))

	.dataa(\BTN_RST|Add0~0_combout ),
	.datab(\BTN_RST|Equal0~5_combout ),
	.datac(\BTN_RST|Equal0~7_combout ),
	.datad(\BTN_RST|Equal0~6_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~8 .lut_mask = 16'h2AAA;
defparam \BTN_RST|temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y27_N5
dffeas \BTN_RST|temp[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~8_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [25]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[25] .is_wysiwyg = "true";
defparam \BTN_RST|temp[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N8
cycloneive_lcell_comb \BTN_RST|Add0~2 (
// Equation(s):
// \BTN_RST|Add0~2_combout  = (\BTN_RST|temp [24] & (!\BTN_RST|Add0~1 )) # (!\BTN_RST|temp [24] & ((\BTN_RST|Add0~1 ) # (GND)))
// \BTN_RST|Add0~3  = CARRY((!\BTN_RST|Add0~1 ) # (!\BTN_RST|temp [24]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~1 ),
	.combout(\BTN_RST|Add0~2_combout ),
	.cout(\BTN_RST|Add0~3 ));
// synopsys translate_off
defparam \BTN_RST|Add0~2 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y27_N9
dffeas \BTN_RST|temp[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [24]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[24] .is_wysiwyg = "true";
defparam \BTN_RST|temp[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N10
cycloneive_lcell_comb \BTN_RST|Add0~4 (
// Equation(s):
// \BTN_RST|Add0~4_combout  = (\BTN_RST|temp [23] & (\BTN_RST|Add0~3  $ (GND))) # (!\BTN_RST|temp [23] & (!\BTN_RST|Add0~3  & VCC))
// \BTN_RST|Add0~5  = CARRY((\BTN_RST|temp [23] & !\BTN_RST|Add0~3 ))

	.dataa(\BTN_RST|temp [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~3 ),
	.combout(\BTN_RST|Add0~4_combout ),
	.cout(\BTN_RST|Add0~5 ));
// synopsys translate_off
defparam \BTN_RST|Add0~4 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y27_N11
dffeas \BTN_RST|temp[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [23]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[23] .is_wysiwyg = "true";
defparam \BTN_RST|temp[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N12
cycloneive_lcell_comb \BTN_RST|Add0~6 (
// Equation(s):
// \BTN_RST|Add0~6_combout  = (\BTN_RST|temp [22] & (!\BTN_RST|Add0~5 )) # (!\BTN_RST|temp [22] & ((\BTN_RST|Add0~5 ) # (GND)))
// \BTN_RST|Add0~7  = CARRY((!\BTN_RST|Add0~5 ) # (!\BTN_RST|temp [22]))

	.dataa(\BTN_RST|temp [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~5 ),
	.combout(\BTN_RST|Add0~6_combout ),
	.cout(\BTN_RST|Add0~7 ));
// synopsys translate_off
defparam \BTN_RST|Add0~6 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y27_N13
dffeas \BTN_RST|temp[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [22]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[22] .is_wysiwyg = "true";
defparam \BTN_RST|temp[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N14
cycloneive_lcell_comb \BTN_RST|Add0~8 (
// Equation(s):
// \BTN_RST|Add0~8_combout  = (\BTN_RST|temp [21] & (\BTN_RST|Add0~7  $ (GND))) # (!\BTN_RST|temp [21] & (!\BTN_RST|Add0~7  & VCC))
// \BTN_RST|Add0~9  = CARRY((\BTN_RST|temp [21] & !\BTN_RST|Add0~7 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~7 ),
	.combout(\BTN_RST|Add0~8_combout ),
	.cout(\BTN_RST|Add0~9 ));
// synopsys translate_off
defparam \BTN_RST|Add0~8 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y27_N15
dffeas \BTN_RST|temp[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [21]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[21] .is_wysiwyg = "true";
defparam \BTN_RST|temp[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N16
cycloneive_lcell_comb \BTN_RST|Add0~10 (
// Equation(s):
// \BTN_RST|Add0~10_combout  = (\BTN_RST|temp [20] & (!\BTN_RST|Add0~9 )) # (!\BTN_RST|temp [20] & ((\BTN_RST|Add0~9 ) # (GND)))
// \BTN_RST|Add0~11  = CARRY((!\BTN_RST|Add0~9 ) # (!\BTN_RST|temp [20]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~9 ),
	.combout(\BTN_RST|Add0~10_combout ),
	.cout(\BTN_RST|Add0~11 ));
// synopsys translate_off
defparam \BTN_RST|Add0~10 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y27_N17
dffeas \BTN_RST|temp[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [20]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[20] .is_wysiwyg = "true";
defparam \BTN_RST|temp[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N18
cycloneive_lcell_comb \BTN_RST|Add0~12 (
// Equation(s):
// \BTN_RST|Add0~12_combout  = (\BTN_RST|temp [19] & (\BTN_RST|Add0~11  $ (GND))) # (!\BTN_RST|temp [19] & (!\BTN_RST|Add0~11  & VCC))
// \BTN_RST|Add0~13  = CARRY((\BTN_RST|temp [19] & !\BTN_RST|Add0~11 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~11 ),
	.combout(\BTN_RST|Add0~12_combout ),
	.cout(\BTN_RST|Add0~13 ));
// synopsys translate_off
defparam \BTN_RST|Add0~12 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y27_N19
dffeas \BTN_RST|temp[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[19] .is_wysiwyg = "true";
defparam \BTN_RST|temp[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N20
cycloneive_lcell_comb \BTN_RST|Add0~14 (
// Equation(s):
// \BTN_RST|Add0~14_combout  = (\BTN_RST|temp [18] & (!\BTN_RST|Add0~13 )) # (!\BTN_RST|temp [18] & ((\BTN_RST|Add0~13 ) # (GND)))
// \BTN_RST|Add0~15  = CARRY((!\BTN_RST|Add0~13 ) # (!\BTN_RST|temp [18]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~13 ),
	.combout(\BTN_RST|Add0~14_combout ),
	.cout(\BTN_RST|Add0~15 ));
// synopsys translate_off
defparam \BTN_RST|Add0~14 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N22
cycloneive_lcell_comb \BTN_RST|Add0~16 (
// Equation(s):
// \BTN_RST|Add0~16_combout  = (\BTN_RST|temp [17] & (\BTN_RST|Add0~15  $ (GND))) # (!\BTN_RST|temp [17] & (!\BTN_RST|Add0~15  & VCC))
// \BTN_RST|Add0~17  = CARRY((\BTN_RST|temp [17] & !\BTN_RST|Add0~15 ))

	.dataa(\BTN_RST|temp [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~15 ),
	.combout(\BTN_RST|Add0~16_combout ),
	.cout(\BTN_RST|Add0~17 ));
// synopsys translate_off
defparam \BTN_RST|Add0~16 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y27_N23
dffeas \BTN_RST|temp[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[17] .is_wysiwyg = "true";
defparam \BTN_RST|temp[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N24
cycloneive_lcell_comb \BTN_RST|Add0~18 (
// Equation(s):
// \BTN_RST|Add0~18_combout  = (\BTN_RST|temp [16] & (!\BTN_RST|Add0~17 )) # (!\BTN_RST|temp [16] & ((\BTN_RST|Add0~17 ) # (GND)))
// \BTN_RST|Add0~19  = CARRY((!\BTN_RST|Add0~17 ) # (!\BTN_RST|temp [16]))

	.dataa(\BTN_RST|temp [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~17 ),
	.combout(\BTN_RST|Add0~18_combout ),
	.cout(\BTN_RST|Add0~19 ));
// synopsys translate_off
defparam \BTN_RST|Add0~18 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N0
cycloneive_lcell_comb \BTN_RST|temp~1 (
// Equation(s):
// \BTN_RST|temp~1_combout  = (\BTN_RST|Add0~18_combout  & (((!\BTN_RST|Equal0~6_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Add0~18_combout ),
	.datac(\BTN_RST|Equal0~5_combout ),
	.datad(\BTN_RST|Equal0~6_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~1 .lut_mask = 16'h4CCC;
defparam \BTN_RST|temp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y27_N1
dffeas \BTN_RST|temp[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~1_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[16] .is_wysiwyg = "true";
defparam \BTN_RST|temp[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N26
cycloneive_lcell_comb \BTN_RST|Add0~20 (
// Equation(s):
// \BTN_RST|Add0~20_combout  = (\BTN_RST|temp [15] & (\BTN_RST|Add0~19  $ (GND))) # (!\BTN_RST|temp [15] & (!\BTN_RST|Add0~19  & VCC))
// \BTN_RST|Add0~21  = CARRY((\BTN_RST|temp [15] & !\BTN_RST|Add0~19 ))

	.dataa(\BTN_RST|temp [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~19 ),
	.combout(\BTN_RST|Add0~20_combout ),
	.cout(\BTN_RST|Add0~21 ));
// synopsys translate_off
defparam \BTN_RST|Add0~20 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N28
cycloneive_lcell_comb \BTN_RST|Add0~22 (
// Equation(s):
// \BTN_RST|Add0~22_combout  = (\BTN_RST|temp [14] & (!\BTN_RST|Add0~21 )) # (!\BTN_RST|temp [14] & ((\BTN_RST|Add0~21 ) # (GND)))
// \BTN_RST|Add0~23  = CARRY((!\BTN_RST|Add0~21 ) # (!\BTN_RST|temp [14]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~21 ),
	.combout(\BTN_RST|Add0~22_combout ),
	.cout(\BTN_RST|Add0~23 ));
// synopsys translate_off
defparam \BTN_RST|Add0~22 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y27_N29
dffeas \BTN_RST|temp[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[14] .is_wysiwyg = "true";
defparam \BTN_RST|temp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N30
cycloneive_lcell_comb \BTN_RST|Add0~24 (
// Equation(s):
// \BTN_RST|Add0~24_combout  = (\BTN_RST|temp [13] & (\BTN_RST|Add0~23  $ (GND))) # (!\BTN_RST|temp [13] & (!\BTN_RST|Add0~23  & VCC))
// \BTN_RST|Add0~25  = CARRY((\BTN_RST|temp [13] & !\BTN_RST|Add0~23 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~23 ),
	.combout(\BTN_RST|Add0~24_combout ),
	.cout(\BTN_RST|Add0~25 ));
// synopsys translate_off
defparam \BTN_RST|Add0~24 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N16
cycloneive_lcell_comb \BTN_RST|temp~3 (
// Equation(s):
// \BTN_RST|temp~3_combout  = (\BTN_RST|Add0~24_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~6_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~6_combout ),
	.datac(\BTN_RST|Add0~24_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~3 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y27_N17
dffeas \BTN_RST|temp[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~3_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[13] .is_wysiwyg = "true";
defparam \BTN_RST|temp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N0
cycloneive_lcell_comb \BTN_RST|Add0~26 (
// Equation(s):
// \BTN_RST|Add0~26_combout  = (\BTN_RST|temp [12] & (!\BTN_RST|Add0~25 )) # (!\BTN_RST|temp [12] & ((\BTN_RST|Add0~25 ) # (GND)))
// \BTN_RST|Add0~27  = CARRY((!\BTN_RST|Add0~25 ) # (!\BTN_RST|temp [12]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~25 ),
	.combout(\BTN_RST|Add0~26_combout ),
	.cout(\BTN_RST|Add0~27 ));
// synopsys translate_off
defparam \BTN_RST|Add0~26 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y27_N25
dffeas \BTN_RST|temp[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BTN_RST|Add0~26_combout ),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[12] .is_wysiwyg = "true";
defparam \BTN_RST|temp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N2
cycloneive_lcell_comb \BTN_RST|Add0~28 (
// Equation(s):
// \BTN_RST|Add0~28_combout  = (\BTN_RST|temp [11] & (\BTN_RST|Add0~27  $ (GND))) # (!\BTN_RST|temp [11] & (!\BTN_RST|Add0~27  & VCC))
// \BTN_RST|Add0~29  = CARRY((\BTN_RST|temp [11] & !\BTN_RST|Add0~27 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~27 ),
	.combout(\BTN_RST|Add0~28_combout ),
	.cout(\BTN_RST|Add0~29 ));
// synopsys translate_off
defparam \BTN_RST|Add0~28 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N30
cycloneive_lcell_comb \BTN_RST|temp[11]~feeder (
// Equation(s):
// \BTN_RST|temp[11]~feeder_combout  = \BTN_RST|Add0~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_RST|Add0~28_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp[11]~feeder .lut_mask = 16'hFF00;
defparam \BTN_RST|temp[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y27_N31
dffeas \BTN_RST|temp[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[11] .is_wysiwyg = "true";
defparam \BTN_RST|temp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N4
cycloneive_lcell_comb \BTN_RST|Add0~30 (
// Equation(s):
// \BTN_RST|Add0~30_combout  = (\BTN_RST|temp [10] & (!\BTN_RST|Add0~29 )) # (!\BTN_RST|temp [10] & ((\BTN_RST|Add0~29 ) # (GND)))
// \BTN_RST|Add0~31  = CARRY((!\BTN_RST|Add0~29 ) # (!\BTN_RST|temp [10]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~29 ),
	.combout(\BTN_RST|Add0~30_combout ),
	.cout(\BTN_RST|Add0~31 ));
// synopsys translate_off
defparam \BTN_RST|Add0~30 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N12
cycloneive_lcell_comb \BTN_RST|temp~4 (
// Equation(s):
// \BTN_RST|temp~4_combout  = (\BTN_RST|Add0~30_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~6_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~6_combout ),
	.datac(\BTN_RST|Add0~30_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~4 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y27_N13
dffeas \BTN_RST|temp[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~4_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[10] .is_wysiwyg = "true";
defparam \BTN_RST|temp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N6
cycloneive_lcell_comb \BTN_RST|Add0~32 (
// Equation(s):
// \BTN_RST|Add0~32_combout  = (\BTN_RST|temp [9] & (\BTN_RST|Add0~31  $ (GND))) # (!\BTN_RST|temp [9] & (!\BTN_RST|Add0~31  & VCC))
// \BTN_RST|Add0~33  = CARRY((\BTN_RST|temp [9] & !\BTN_RST|Add0~31 ))

	.dataa(\BTN_RST|temp [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~31 ),
	.combout(\BTN_RST|Add0~32_combout ),
	.cout(\BTN_RST|Add0~33 ));
// synopsys translate_off
defparam \BTN_RST|Add0~32 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y27_N29
dffeas \BTN_RST|temp[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BTN_RST|Add0~32_combout ),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[9] .is_wysiwyg = "true";
defparam \BTN_RST|temp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N8
cycloneive_lcell_comb \BTN_RST|Add0~34 (
// Equation(s):
// \BTN_RST|Add0~34_combout  = (\BTN_RST|temp [8] & (!\BTN_RST|Add0~33 )) # (!\BTN_RST|temp [8] & ((\BTN_RST|Add0~33 ) # (GND)))
// \BTN_RST|Add0~35  = CARRY((!\BTN_RST|Add0~33 ) # (!\BTN_RST|temp [8]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~33 ),
	.combout(\BTN_RST|Add0~34_combout ),
	.cout(\BTN_RST|Add0~35 ));
// synopsys translate_off
defparam \BTN_RST|Add0~34 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y27_N11
dffeas \BTN_RST|temp[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BTN_RST|Add0~34_combout ),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[8] .is_wysiwyg = "true";
defparam \BTN_RST|temp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N10
cycloneive_lcell_comb \BTN_RST|Add0~36 (
// Equation(s):
// \BTN_RST|Add0~36_combout  = (\BTN_RST|temp [7] & (\BTN_RST|Add0~35  $ (GND))) # (!\BTN_RST|temp [7] & (!\BTN_RST|Add0~35  & VCC))
// \BTN_RST|Add0~37  = CARRY((\BTN_RST|temp [7] & !\BTN_RST|Add0~35 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~35 ),
	.combout(\BTN_RST|Add0~36_combout ),
	.cout(\BTN_RST|Add0~37 ));
// synopsys translate_off
defparam \BTN_RST|Add0~36 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y27_N7
dffeas \BTN_RST|temp[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BTN_RST|Add0~36_combout ),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[7] .is_wysiwyg = "true";
defparam \BTN_RST|temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N12
cycloneive_lcell_comb \BTN_RST|Add0~38 (
// Equation(s):
// \BTN_RST|Add0~38_combout  = (\BTN_RST|temp [6] & (!\BTN_RST|Add0~37 )) # (!\BTN_RST|temp [6] & ((\BTN_RST|Add0~37 ) # (GND)))
// \BTN_RST|Add0~39  = CARRY((!\BTN_RST|Add0~37 ) # (!\BTN_RST|temp [6]))

	.dataa(\BTN_RST|temp [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~37 ),
	.combout(\BTN_RST|Add0~38_combout ),
	.cout(\BTN_RST|Add0~39 ));
// synopsys translate_off
defparam \BTN_RST|Add0~38 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N30
cycloneive_lcell_comb \BTN_RST|temp~5 (
// Equation(s):
// \BTN_RST|temp~5_combout  = (\BTN_RST|Add0~38_combout  & (((!\BTN_RST|Equal0~6_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~5_combout ),
	.datac(\BTN_RST|Equal0~6_combout ),
	.datad(\BTN_RST|Add0~38_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~5 .lut_mask = 16'h7F00;
defparam \BTN_RST|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y26_N31
dffeas \BTN_RST|temp[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~5_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[6] .is_wysiwyg = "true";
defparam \BTN_RST|temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N14
cycloneive_lcell_comb \BTN_RST|Add0~40 (
// Equation(s):
// \BTN_RST|Add0~40_combout  = (\BTN_RST|temp [5] & (\BTN_RST|Add0~39  $ (GND))) # (!\BTN_RST|temp [5] & (!\BTN_RST|Add0~39  & VCC))
// \BTN_RST|Add0~41  = CARRY((\BTN_RST|temp [5] & !\BTN_RST|Add0~39 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~39 ),
	.combout(\BTN_RST|Add0~40_combout ),
	.cout(\BTN_RST|Add0~41 ));
// synopsys translate_off
defparam \BTN_RST|Add0~40 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N16
cycloneive_lcell_comb \BTN_RST|Add0~42 (
// Equation(s):
// \BTN_RST|Add0~42_combout  = (\BTN_RST|temp [4] & (!\BTN_RST|Add0~41 )) # (!\BTN_RST|temp [4] & ((\BTN_RST|Add0~41 ) # (GND)))
// \BTN_RST|Add0~43  = CARRY((!\BTN_RST|Add0~41 ) # (!\BTN_RST|temp [4]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~41 ),
	.combout(\BTN_RST|Add0~42_combout ),
	.cout(\BTN_RST|Add0~43 ));
// synopsys translate_off
defparam \BTN_RST|Add0~42 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y27_N31
dffeas \BTN_RST|temp[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BTN_RST|Add0~42_combout ),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[4] .is_wysiwyg = "true";
defparam \BTN_RST|temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N18
cycloneive_lcell_comb \BTN_RST|Add0~44 (
// Equation(s):
// \BTN_RST|Add0~44_combout  = (\BTN_RST|temp [3] & (\BTN_RST|Add0~43  $ (GND))) # (!\BTN_RST|temp [3] & (!\BTN_RST|Add0~43  & VCC))
// \BTN_RST|Add0~45  = CARRY((\BTN_RST|temp [3] & !\BTN_RST|Add0~43 ))

	.dataa(\BTN_RST|temp [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~43 ),
	.combout(\BTN_RST|Add0~44_combout ),
	.cout(\BTN_RST|Add0~45 ));
// synopsys translate_off
defparam \BTN_RST|Add0~44 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y27_N9
dffeas \BTN_RST|temp[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BTN_RST|Add0~44_combout ),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[3] .is_wysiwyg = "true";
defparam \BTN_RST|temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N20
cycloneive_lcell_comb \BTN_RST|Add0~46 (
// Equation(s):
// \BTN_RST|Add0~46_combout  = (\BTN_RST|temp [2] & (!\BTN_RST|Add0~45 )) # (!\BTN_RST|temp [2] & ((\BTN_RST|Add0~45 ) # (GND)))
// \BTN_RST|Add0~47  = CARRY((!\BTN_RST|Add0~45 ) # (!\BTN_RST|temp [2]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~45 ),
	.combout(\BTN_RST|Add0~46_combout ),
	.cout(\BTN_RST|Add0~47 ));
// synopsys translate_off
defparam \BTN_RST|Add0~46 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N28
cycloneive_lcell_comb \BTN_RST|temp~7 (
// Equation(s):
// \BTN_RST|temp~7_combout  = (\BTN_RST|Add0~46_combout  & (((!\BTN_RST|Equal0~6_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~5_combout ),
	.datac(\BTN_RST|Equal0~6_combout ),
	.datad(\BTN_RST|Add0~46_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~7 .lut_mask = 16'h7F00;
defparam \BTN_RST|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y26_N29
dffeas \BTN_RST|temp[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~7_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[2] .is_wysiwyg = "true";
defparam \BTN_RST|temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N22
cycloneive_lcell_comb \BTN_RST|Add0~48 (
// Equation(s):
// \BTN_RST|Add0~48_combout  = (\BTN_RST|temp [1] & (\BTN_RST|Add0~47  $ (GND))) # (!\BTN_RST|temp [1] & (!\BTN_RST|Add0~47  & VCC))
// \BTN_RST|Add0~49  = CARRY((\BTN_RST|temp [1] & !\BTN_RST|Add0~47 ))

	.dataa(\BTN_RST|temp [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~47 ),
	.combout(\BTN_RST|Add0~48_combout ),
	.cout(\BTN_RST|Add0~49 ));
// synopsys translate_off
defparam \BTN_RST|Add0~48 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y26_N23
dffeas \BTN_RST|temp[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~48_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[1] .is_wysiwyg = "true";
defparam \BTN_RST|temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N24
cycloneive_lcell_comb \BTN_RST|Add0~50 (
// Equation(s):
// \BTN_RST|Add0~50_combout  = \BTN_RST|Add0~49  $ (\BTN_RST|temp [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_RST|temp [0]),
	.cin(\BTN_RST|Add0~49 ),
	.combout(\BTN_RST|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Add0~50 .lut_mask = 16'h0FF0;
defparam \BTN_RST|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y26_N25
dffeas \BTN_RST|temp[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~50_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[0] .is_wysiwyg = "true";
defparam \BTN_RST|temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N10
cycloneive_lcell_comb \BTN_RST|Equal0~3 (
// Equation(s):
// \BTN_RST|Equal0~3_combout  = (!\BTN_RST|temp [7] & (!\BTN_RST|temp [3] & (!\BTN_RST|temp [8] & !\BTN_RST|temp [4])))

	.dataa(\BTN_RST|temp [7]),
	.datab(\BTN_RST|temp [3]),
	.datac(\BTN_RST|temp [8]),
	.datad(\BTN_RST|temp [4]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~3 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N24
cycloneive_lcell_comb \BTN_RST|Equal0~2 (
// Equation(s):
// \BTN_RST|Equal0~2_combout  = (!\BTN_RST|temp [11] & (!\BTN_RST|temp [9] & (!\BTN_RST|temp [12] & !\BTN_RST|temp [14])))

	.dataa(\BTN_RST|temp [11]),
	.datab(\BTN_RST|temp [9]),
	.datac(\BTN_RST|temp [12]),
	.datad(\BTN_RST|temp [14]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~2 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N0
cycloneive_lcell_comb \BTN_RST|Equal0~1 (
// Equation(s):
// \BTN_RST|Equal0~1_combout  = (!\BTN_RST|temp [17] & (!\BTN_RST|temp [20] & (!\BTN_RST|temp [21] & !\BTN_RST|temp [19])))

	.dataa(\BTN_RST|temp [17]),
	.datab(\BTN_RST|temp [20]),
	.datac(\BTN_RST|temp [21]),
	.datad(\BTN_RST|temp [19]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~1 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y27_N2
cycloneive_lcell_comb \BTN_RST|Equal0~0 (
// Equation(s):
// \BTN_RST|Equal0~0_combout  = (!\BTN_RST|temp [22] & (!\BTN_RST|temp [25] & (!\BTN_RST|temp [24] & !\BTN_RST|temp [23])))

	.dataa(\BTN_RST|temp [22]),
	.datab(\BTN_RST|temp [25]),
	.datac(\BTN_RST|temp [24]),
	.datad(\BTN_RST|temp [23]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~0 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N6
cycloneive_lcell_comb \BTN_RST|Equal0~4 (
// Equation(s):
// \BTN_RST|Equal0~4_combout  = (\BTN_RST|Equal0~3_combout  & (\BTN_RST|Equal0~2_combout  & (\BTN_RST|Equal0~1_combout  & \BTN_RST|Equal0~0_combout )))

	.dataa(\BTN_RST|Equal0~3_combout ),
	.datab(\BTN_RST|Equal0~2_combout ),
	.datac(\BTN_RST|Equal0~1_combout ),
	.datad(\BTN_RST|Equal0~0_combout ),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~4 .lut_mask = 16'h8000;
defparam \BTN_RST|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N8
cycloneive_lcell_comb \BTN_RST|Equal0~5 (
// Equation(s):
// \BTN_RST|Equal0~5_combout  = (!\BTN_RST|temp [0] & (!\BTN_RST|temp [1] & \BTN_RST|Equal0~4_combout ))

	.dataa(\BTN_RST|temp [0]),
	.datab(\BTN_RST|temp [1]),
	.datac(gnd),
	.datad(\BTN_RST|Equal0~4_combout ),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~5 .lut_mask = 16'h1100;
defparam \BTN_RST|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N22
cycloneive_lcell_comb \BTN_RST|temp~0 (
// Equation(s):
// \BTN_RST|temp~0_combout  = (\BTN_RST|Add0~14_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~6_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~6_combout ),
	.datac(\BTN_RST|Equal0~5_combout ),
	.datad(\BTN_RST|Add0~14_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~0 .lut_mask = 16'h7F00;
defparam \BTN_RST|temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y27_N23
dffeas \BTN_RST|temp[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~0_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[18] .is_wysiwyg = "true";
defparam \BTN_RST|temp[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N4
cycloneive_lcell_comb \BTN_RST|Equal0~6 (
// Equation(s):
// \BTN_RST|Equal0~6_combout  = (\BTN_RST|temp [18] & (\BTN_RST|temp [16] & (\BTN_RST|temp [15] & \BTN_RST|temp [13])))

	.dataa(\BTN_RST|temp [18]),
	.datab(\BTN_RST|temp [16]),
	.datac(\BTN_RST|temp [15]),
	.datad(\BTN_RST|temp [13]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~6 .lut_mask = 16'h8000;
defparam \BTN_RST|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y26_N26
cycloneive_lcell_comb \BTN_RST|temp~6 (
// Equation(s):
// \BTN_RST|temp~6_combout  = (\BTN_RST|Add0~40_combout  & (((!\BTN_RST|Equal0~7_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~6_combout )))

	.dataa(\BTN_RST|Equal0~6_combout ),
	.datab(\BTN_RST|Equal0~5_combout ),
	.datac(\BTN_RST|Add0~40_combout ),
	.datad(\BTN_RST|Equal0~7_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~6 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y27_N3
dffeas \BTN_RST|temp[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BTN_RST|temp~6_combout ),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[5] .is_wysiwyg = "true";
defparam \BTN_RST|temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N18
cycloneive_lcell_comb \BTN_RST|Equal0~7 (
// Equation(s):
// \BTN_RST|Equal0~7_combout  = (\BTN_RST|temp [5] & (\BTN_RST|temp [10] & (\BTN_RST|temp [2] & \BTN_RST|temp [6])))

	.dataa(\BTN_RST|temp [5]),
	.datab(\BTN_RST|temp [10]),
	.datac(\BTN_RST|temp [2]),
	.datad(\BTN_RST|temp [6]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~7 .lut_mask = 16'h8000;
defparam \BTN_RST|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N14
cycloneive_lcell_comb \BTN_RST|temp~2 (
// Equation(s):
// \BTN_RST|temp~2_combout  = (\BTN_RST|Add0~20_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~6_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~6_combout ),
	.datac(\BTN_RST|Add0~20_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~2 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y27_N15
dffeas \BTN_RST|temp[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~2_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[15] .is_wysiwyg = "true";
defparam \BTN_RST|temp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N26
cycloneive_lcell_comb \BTN_RST|Equal1~0 (
// Equation(s):
// \BTN_RST|Equal1~0_combout  = (!\BTN_RST|temp [15] & (!\BTN_RST|temp [16] & (!\BTN_RST|temp [18] & !\BTN_RST|temp [13])))

	.dataa(\BTN_RST|temp [15]),
	.datab(\BTN_RST|temp [16]),
	.datac(\BTN_RST|temp [18]),
	.datad(\BTN_RST|temp [13]),
	.cin(gnd),
	.combout(\BTN_RST|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal1~0 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N2
cycloneive_lcell_comb \BTN_RST|Equal1~1 (
// Equation(s):
// \BTN_RST|Equal1~1_combout  = (!\BTN_RST|temp [6] & (!\BTN_RST|temp [10] & (!\BTN_RST|temp [5] & !\BTN_RST|temp [2])))

	.dataa(\BTN_RST|temp [6]),
	.datab(\BTN_RST|temp [10]),
	.datac(\BTN_RST|temp [5]),
	.datad(\BTN_RST|temp [2]),
	.cin(gnd),
	.combout(\BTN_RST|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal1~1 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y27_N21
dffeas \BTN_RST|output[0]~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|output~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|output[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|output[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \BTN_RST|output[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N28
cycloneive_lcell_comb \BTN_RST|output~0 (
// Equation(s):
// \BTN_RST|output~0_combout  = (\BTN_RST|output[0]~_Duplicate_1_q  & (\BTN_RST|Equal0~6_combout  & \BTN_RST|Equal0~7_combout ))

	.dataa(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datab(\BTN_RST|Equal0~6_combout ),
	.datac(gnd),
	.datad(\BTN_RST|Equal0~7_combout ),
	.cin(gnd),
	.combout(\BTN_RST|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|output~0 .lut_mask = 16'h8800;
defparam \BTN_RST|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y27_N20
cycloneive_lcell_comb \BTN_RST|output~1 (
// Equation(s):
// \BTN_RST|output~1_combout  = (\BTN_RST|Equal0~5_combout  & ((\BTN_RST|output~0_combout ) # ((\BTN_RST|Equal1~0_combout  & \BTN_RST|Equal1~1_combout ))))

	.dataa(\BTN_RST|Equal1~0_combout ),
	.datab(\BTN_RST|Equal1~1_combout ),
	.datac(\BTN_RST|Equal0~5_combout ),
	.datad(\BTN_RST|output~0_combout ),
	.cin(gnd),
	.combout(\BTN_RST|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|output~1 .lut_mask = 16'hF080;
defparam \BTN_RST|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X83_Y73_N4
dffeas \BTN_RST|output[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|output~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|output[0] .is_wysiwyg = "true";
defparam \BTN_RST|output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N6
cycloneive_lcell_comb \BTN_CLK|Add0~0 (
// Equation(s):
// \BTN_CLK|Add0~0_combout  = \BTN_CLK|temp [25] $ (VCC)
// \BTN_CLK|Add0~1  = CARRY(\BTN_CLK|temp [25])

	.dataa(gnd),
	.datab(\BTN_CLK|temp [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTN_CLK|Add0~0_combout ),
	.cout(\BTN_CLK|Add0~1 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~0 .lut_mask = 16'h33CC;
defparam \BTN_CLK|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N0
cycloneive_lcell_comb \BTN_CLK|temp~2 (
// Equation(s):
// \BTN_CLK|temp~2_combout  = (\BTN_CLK|Add0~0_combout  & !\BTN_CLK|Equal0~9_combout )

	.dataa(\BTN_CLK|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_CLK|Equal0~9_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~2 .lut_mask = 16'h00AA;
defparam \BTN_CLK|temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X107_Y50_N1
dffeas \BTN_CLK|temp[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~2_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [25]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[25] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N8
cycloneive_lcell_comb \BTN_CLK|Add0~2 (
// Equation(s):
// \BTN_CLK|Add0~2_combout  = (\BTN_CLK|temp [24] & (!\BTN_CLK|Add0~1 )) # (!\BTN_CLK|temp [24] & ((\BTN_CLK|Add0~1 ) # (GND)))
// \BTN_CLK|Add0~3  = CARRY((!\BTN_CLK|Add0~1 ) # (!\BTN_CLK|temp [24]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~1 ),
	.combout(\BTN_CLK|Add0~2_combout ),
	.cout(\BTN_CLK|Add0~3 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~2 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N9
dffeas \BTN_CLK|temp[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [24]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[24] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N10
cycloneive_lcell_comb \BTN_CLK|Add0~4 (
// Equation(s):
// \BTN_CLK|Add0~4_combout  = (\BTN_CLK|temp [23] & (\BTN_CLK|Add0~3  $ (GND))) # (!\BTN_CLK|temp [23] & (!\BTN_CLK|Add0~3  & VCC))
// \BTN_CLK|Add0~5  = CARRY((\BTN_CLK|temp [23] & !\BTN_CLK|Add0~3 ))

	.dataa(\BTN_CLK|temp [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~3 ),
	.combout(\BTN_CLK|Add0~4_combout ),
	.cout(\BTN_CLK|Add0~5 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~4 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N11
dffeas \BTN_CLK|temp[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [23]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[23] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N12
cycloneive_lcell_comb \BTN_CLK|Add0~6 (
// Equation(s):
// \BTN_CLK|Add0~6_combout  = (\BTN_CLK|temp [22] & (!\BTN_CLK|Add0~5 )) # (!\BTN_CLK|temp [22] & ((\BTN_CLK|Add0~5 ) # (GND)))
// \BTN_CLK|Add0~7  = CARRY((!\BTN_CLK|Add0~5 ) # (!\BTN_CLK|temp [22]))

	.dataa(\BTN_CLK|temp [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~5 ),
	.combout(\BTN_CLK|Add0~6_combout ),
	.cout(\BTN_CLK|Add0~7 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~6 .lut_mask = 16'h5A5F;
defparam \BTN_CLK|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N13
dffeas \BTN_CLK|temp[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [22]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[22] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N14
cycloneive_lcell_comb \BTN_CLK|Add0~8 (
// Equation(s):
// \BTN_CLK|Add0~8_combout  = (\BTN_CLK|temp [21] & (\BTN_CLK|Add0~7  $ (GND))) # (!\BTN_CLK|temp [21] & (!\BTN_CLK|Add0~7  & VCC))
// \BTN_CLK|Add0~9  = CARRY((\BTN_CLK|temp [21] & !\BTN_CLK|Add0~7 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~7 ),
	.combout(\BTN_CLK|Add0~8_combout ),
	.cout(\BTN_CLK|Add0~9 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~8 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N15
dffeas \BTN_CLK|temp[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [21]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[21] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N16
cycloneive_lcell_comb \BTN_CLK|Add0~10 (
// Equation(s):
// \BTN_CLK|Add0~10_combout  = (\BTN_CLK|temp [20] & (!\BTN_CLK|Add0~9 )) # (!\BTN_CLK|temp [20] & ((\BTN_CLK|Add0~9 ) # (GND)))
// \BTN_CLK|Add0~11  = CARRY((!\BTN_CLK|Add0~9 ) # (!\BTN_CLK|temp [20]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~9 ),
	.combout(\BTN_CLK|Add0~10_combout ),
	.cout(\BTN_CLK|Add0~11 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~10 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N17
dffeas \BTN_CLK|temp[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [20]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[20] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N18
cycloneive_lcell_comb \BTN_CLK|Add0~12 (
// Equation(s):
// \BTN_CLK|Add0~12_combout  = (\BTN_CLK|temp [19] & (\BTN_CLK|Add0~11  $ (GND))) # (!\BTN_CLK|temp [19] & (!\BTN_CLK|Add0~11  & VCC))
// \BTN_CLK|Add0~13  = CARRY((\BTN_CLK|temp [19] & !\BTN_CLK|Add0~11 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~11 ),
	.combout(\BTN_CLK|Add0~12_combout ),
	.cout(\BTN_CLK|Add0~13 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~12 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N19
dffeas \BTN_CLK|temp[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[19] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N20
cycloneive_lcell_comb \BTN_CLK|Add0~14 (
// Equation(s):
// \BTN_CLK|Add0~14_combout  = (\BTN_CLK|temp [18] & (!\BTN_CLK|Add0~13 )) # (!\BTN_CLK|temp [18] & ((\BTN_CLK|Add0~13 ) # (GND)))
// \BTN_CLK|Add0~15  = CARRY((!\BTN_CLK|Add0~13 ) # (!\BTN_CLK|temp [18]))

	.dataa(\BTN_CLK|temp [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~13 ),
	.combout(\BTN_CLK|Add0~14_combout ),
	.cout(\BTN_CLK|Add0~15 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~14 .lut_mask = 16'h5A5F;
defparam \BTN_CLK|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N4
cycloneive_lcell_comb \BTN_CLK|temp~3 (
// Equation(s):
// \BTN_CLK|temp~3_combout  = (!\BTN_CLK|Equal0~9_combout  & \BTN_CLK|Add0~14_combout )

	.dataa(gnd),
	.datab(\BTN_CLK|Equal0~9_combout ),
	.datac(gnd),
	.datad(\BTN_CLK|Add0~14_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~3 .lut_mask = 16'h3300;
defparam \BTN_CLK|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y50_N5
dffeas \BTN_CLK|temp[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~3_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[18] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N22
cycloneive_lcell_comb \BTN_CLK|Add0~16 (
// Equation(s):
// \BTN_CLK|Add0~16_combout  = (\BTN_CLK|temp [17] & (\BTN_CLK|Add0~15  $ (GND))) # (!\BTN_CLK|temp [17] & (!\BTN_CLK|Add0~15  & VCC))
// \BTN_CLK|Add0~17  = CARRY((\BTN_CLK|temp [17] & !\BTN_CLK|Add0~15 ))

	.dataa(\BTN_CLK|temp [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~15 ),
	.combout(\BTN_CLK|Add0~16_combout ),
	.cout(\BTN_CLK|Add0~17 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~16 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N23
dffeas \BTN_CLK|temp[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[17] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N24
cycloneive_lcell_comb \BTN_CLK|Add0~18 (
// Equation(s):
// \BTN_CLK|Add0~18_combout  = (\BTN_CLK|temp [16] & (!\BTN_CLK|Add0~17 )) # (!\BTN_CLK|temp [16] & ((\BTN_CLK|Add0~17 ) # (GND)))
// \BTN_CLK|Add0~19  = CARRY((!\BTN_CLK|Add0~17 ) # (!\BTN_CLK|temp [16]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~17 ),
	.combout(\BTN_CLK|Add0~18_combout ),
	.cout(\BTN_CLK|Add0~19 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~18 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N26
cycloneive_lcell_comb \BTN_CLK|Add0~20 (
// Equation(s):
// \BTN_CLK|Add0~20_combout  = (\BTN_CLK|temp [15] & (\BTN_CLK|Add0~19  $ (GND))) # (!\BTN_CLK|temp [15] & (!\BTN_CLK|Add0~19  & VCC))
// \BTN_CLK|Add0~21  = CARRY((\BTN_CLK|temp [15] & !\BTN_CLK|Add0~19 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~19 ),
	.combout(\BTN_CLK|Add0~20_combout ),
	.cout(\BTN_CLK|Add0~21 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~20 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N4
cycloneive_lcell_comb \BTN_CLK|temp~5 (
// Equation(s):
// \BTN_CLK|temp~5_combout  = (\BTN_CLK|Add0~20_combout  & !\BTN_CLK|Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Add0~20_combout ),
	.datad(\BTN_CLK|Equal0~9_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~5 .lut_mask = 16'h00F0;
defparam \BTN_CLK|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y50_N5
dffeas \BTN_CLK|temp[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~5_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[15] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N28
cycloneive_lcell_comb \BTN_CLK|Add0~22 (
// Equation(s):
// \BTN_CLK|Add0~22_combout  = (\BTN_CLK|temp [14] & (!\BTN_CLK|Add0~21 )) # (!\BTN_CLK|temp [14] & ((\BTN_CLK|Add0~21 ) # (GND)))
// \BTN_CLK|Add0~23  = CARRY((!\BTN_CLK|Add0~21 ) # (!\BTN_CLK|temp [14]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~21 ),
	.combout(\BTN_CLK|Add0~22_combout ),
	.cout(\BTN_CLK|Add0~23 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~22 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y50_N29
dffeas \BTN_CLK|temp[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[14] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N30
cycloneive_lcell_comb \BTN_CLK|Add0~24 (
// Equation(s):
// \BTN_CLK|Add0~24_combout  = (\BTN_CLK|temp [13] & (\BTN_CLK|Add0~23  $ (GND))) # (!\BTN_CLK|temp [13] & (!\BTN_CLK|Add0~23  & VCC))
// \BTN_CLK|Add0~25  = CARRY((\BTN_CLK|temp [13] & !\BTN_CLK|Add0~23 ))

	.dataa(\BTN_CLK|temp [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~23 ),
	.combout(\BTN_CLK|Add0~24_combout ),
	.cout(\BTN_CLK|Add0~25 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~24 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N20
cycloneive_lcell_comb \BTN_CLK|temp~6 (
// Equation(s):
// \BTN_CLK|temp~6_combout  = (!\BTN_CLK|Equal0~9_combout  & \BTN_CLK|Add0~24_combout )

	.dataa(gnd),
	.datab(\BTN_CLK|Equal0~9_combout ),
	.datac(gnd),
	.datad(\BTN_CLK|Add0~24_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~6 .lut_mask = 16'h3300;
defparam \BTN_CLK|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y50_N21
dffeas \BTN_CLK|temp[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~6_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[13] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N0
cycloneive_lcell_comb \BTN_CLK|Add0~26 (
// Equation(s):
// \BTN_CLK|Add0~26_combout  = (\BTN_CLK|temp [12] & (!\BTN_CLK|Add0~25 )) # (!\BTN_CLK|temp [12] & ((\BTN_CLK|Add0~25 ) # (GND)))
// \BTN_CLK|Add0~27  = CARRY((!\BTN_CLK|Add0~25 ) # (!\BTN_CLK|temp [12]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~25 ),
	.combout(\BTN_CLK|Add0~26_combout ),
	.cout(\BTN_CLK|Add0~27 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~26 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y49_N1
dffeas \BTN_CLK|temp[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[12] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N2
cycloneive_lcell_comb \BTN_CLK|Add0~28 (
// Equation(s):
// \BTN_CLK|Add0~28_combout  = (\BTN_CLK|temp [11] & (\BTN_CLK|Add0~27  $ (GND))) # (!\BTN_CLK|temp [11] & (!\BTN_CLK|Add0~27  & VCC))
// \BTN_CLK|Add0~29  = CARRY((\BTN_CLK|temp [11] & !\BTN_CLK|Add0~27 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~27 ),
	.combout(\BTN_CLK|Add0~28_combout ),
	.cout(\BTN_CLK|Add0~29 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~28 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y49_N3
dffeas \BTN_CLK|temp[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[11] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N4
cycloneive_lcell_comb \BTN_CLK|Add0~30 (
// Equation(s):
// \BTN_CLK|Add0~30_combout  = (\BTN_CLK|temp [10] & (!\BTN_CLK|Add0~29 )) # (!\BTN_CLK|temp [10] & ((\BTN_CLK|Add0~29 ) # (GND)))
// \BTN_CLK|Add0~31  = CARRY((!\BTN_CLK|Add0~29 ) # (!\BTN_CLK|temp [10]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~29 ),
	.combout(\BTN_CLK|Add0~30_combout ),
	.cout(\BTN_CLK|Add0~31 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~30 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y49_N12
cycloneive_lcell_comb \BTN_CLK|temp~7 (
// Equation(s):
// \BTN_CLK|temp~7_combout  = (\BTN_CLK|Add0~30_combout  & !\BTN_CLK|Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Add0~30_combout ),
	.datad(\BTN_CLK|Equal0~9_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~7 .lut_mask = 16'h00F0;
defparam \BTN_CLK|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y49_N13
dffeas \BTN_CLK|temp[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~7_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[10] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N6
cycloneive_lcell_comb \BTN_CLK|Add0~32 (
// Equation(s):
// \BTN_CLK|Add0~32_combout  = (\BTN_CLK|temp [9] & (\BTN_CLK|Add0~31  $ (GND))) # (!\BTN_CLK|temp [9] & (!\BTN_CLK|Add0~31  & VCC))
// \BTN_CLK|Add0~33  = CARRY((\BTN_CLK|temp [9] & !\BTN_CLK|Add0~31 ))

	.dataa(\BTN_CLK|temp [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~31 ),
	.combout(\BTN_CLK|Add0~32_combout ),
	.cout(\BTN_CLK|Add0~33 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~32 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y49_N7
dffeas \BTN_CLK|temp[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~32_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[9] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N8
cycloneive_lcell_comb \BTN_CLK|Add0~34 (
// Equation(s):
// \BTN_CLK|Add0~34_combout  = (\BTN_CLK|temp [8] & (!\BTN_CLK|Add0~33 )) # (!\BTN_CLK|temp [8] & ((\BTN_CLK|Add0~33 ) # (GND)))
// \BTN_CLK|Add0~35  = CARRY((!\BTN_CLK|Add0~33 ) # (!\BTN_CLK|temp [8]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~33 ),
	.combout(\BTN_CLK|Add0~34_combout ),
	.cout(\BTN_CLK|Add0~35 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~34 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y49_N9
dffeas \BTN_CLK|temp[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~34_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[8] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N10
cycloneive_lcell_comb \BTN_CLK|Add0~36 (
// Equation(s):
// \BTN_CLK|Add0~36_combout  = (\BTN_CLK|temp [7] & (\BTN_CLK|Add0~35  $ (GND))) # (!\BTN_CLK|temp [7] & (!\BTN_CLK|Add0~35  & VCC))
// \BTN_CLK|Add0~37  = CARRY((\BTN_CLK|temp [7] & !\BTN_CLK|Add0~35 ))

	.dataa(\BTN_CLK|temp [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~35 ),
	.combout(\BTN_CLK|Add0~36_combout ),
	.cout(\BTN_CLK|Add0~37 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~36 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y49_N11
dffeas \BTN_CLK|temp[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~36_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[7] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N12
cycloneive_lcell_comb \BTN_CLK|Add0~38 (
// Equation(s):
// \BTN_CLK|Add0~38_combout  = (\BTN_CLK|temp [6] & (!\BTN_CLK|Add0~37 )) # (!\BTN_CLK|temp [6] & ((\BTN_CLK|Add0~37 ) # (GND)))
// \BTN_CLK|Add0~39  = CARRY((!\BTN_CLK|Add0~37 ) # (!\BTN_CLK|temp [6]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~37 ),
	.combout(\BTN_CLK|Add0~38_combout ),
	.cout(\BTN_CLK|Add0~39 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~38 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N28
cycloneive_lcell_comb \BTN_CLK|temp~8 (
// Equation(s):
// \BTN_CLK|temp~8_combout  = (!\BTN_CLK|Equal0~9_combout  & \BTN_CLK|Add0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Equal0~9_combout ),
	.datad(\BTN_CLK|Add0~38_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~8 .lut_mask = 16'h0F00;
defparam \BTN_CLK|temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y49_N29
dffeas \BTN_CLK|temp[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~8_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[6] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N14
cycloneive_lcell_comb \BTN_CLK|Add0~40 (
// Equation(s):
// \BTN_CLK|Add0~40_combout  = (\BTN_CLK|temp [5] & (\BTN_CLK|Add0~39  $ (GND))) # (!\BTN_CLK|temp [5] & (!\BTN_CLK|Add0~39  & VCC))
// \BTN_CLK|Add0~41  = CARRY((\BTN_CLK|temp [5] & !\BTN_CLK|Add0~39 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~39 ),
	.combout(\BTN_CLK|Add0~40_combout ),
	.cout(\BTN_CLK|Add0~41 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~40 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y49_N18
cycloneive_lcell_comb \BTN_CLK|temp~9 (
// Equation(s):
// \BTN_CLK|temp~9_combout  = (!\BTN_CLK|Equal0~9_combout  & \BTN_CLK|Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Equal0~9_combout ),
	.datad(\BTN_CLK|Add0~40_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~9_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~9 .lut_mask = 16'h0F00;
defparam \BTN_CLK|temp~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y49_N19
dffeas \BTN_CLK|temp[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~9_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[5] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y49_N2
cycloneive_lcell_comb \BTN_CLK|Equal0~7 (
// Equation(s):
// \BTN_CLK|Equal0~7_combout  = (\BTN_CLK|temp [10] & (\BTN_CLK|temp [5] & (\BTN_CLK|temp [2] & \BTN_CLK|temp [6])))

	.dataa(\BTN_CLK|temp [10]),
	.datab(\BTN_CLK|temp [5]),
	.datac(\BTN_CLK|temp [2]),
	.datad(\BTN_CLK|temp [6]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~7 .lut_mask = 16'h8000;
defparam \BTN_CLK|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N26
cycloneive_lcell_comb \BTN_CLK|Equal0~6 (
// Equation(s):
// \BTN_CLK|Equal0~6_combout  = (\BTN_CLK|temp [16] & (\BTN_CLK|temp [18] & (\BTN_CLK|temp [15] & \BTN_CLK|temp [13])))

	.dataa(\BTN_CLK|temp [16]),
	.datab(\BTN_CLK|temp [18]),
	.datac(\BTN_CLK|temp [15]),
	.datad(\BTN_CLK|temp [13]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~6 .lut_mask = 16'h8000;
defparam \BTN_CLK|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y50_N2
cycloneive_lcell_comb \BTN_CLK|Equal0~0 (
// Equation(s):
// \BTN_CLK|Equal0~0_combout  = (!\BTN_CLK|temp [23] & (!\BTN_CLK|temp [25] & (!\BTN_CLK|temp [24] & !\BTN_CLK|temp [22])))

	.dataa(\BTN_CLK|temp [23]),
	.datab(\BTN_CLK|temp [25]),
	.datac(\BTN_CLK|temp [24]),
	.datad(\BTN_CLK|temp [22]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~0 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N18
cycloneive_lcell_comb \BTN_CLK|Equal0~1 (
// Equation(s):
// \BTN_CLK|Equal0~1_combout  = (!\BTN_CLK|temp [21] & (!\BTN_CLK|temp [17] & (!\BTN_CLK|temp [20] & !\BTN_CLK|temp [19])))

	.dataa(\BTN_CLK|temp [21]),
	.datab(\BTN_CLK|temp [17]),
	.datac(\BTN_CLK|temp [20]),
	.datad(\BTN_CLK|temp [19]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~1 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N16
cycloneive_lcell_comb \BTN_CLK|Add0~42 (
// Equation(s):
// \BTN_CLK|Add0~42_combout  = (\BTN_CLK|temp [4] & (!\BTN_CLK|Add0~41 )) # (!\BTN_CLK|temp [4] & ((\BTN_CLK|Add0~41 ) # (GND)))
// \BTN_CLK|Add0~43  = CARRY((!\BTN_CLK|Add0~41 ) # (!\BTN_CLK|temp [4]))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~41 ),
	.combout(\BTN_CLK|Add0~42_combout ),
	.cout(\BTN_CLK|Add0~43 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~42 .lut_mask = 16'h3C3F;
defparam \BTN_CLK|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y49_N17
dffeas \BTN_CLK|temp[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~42_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[4] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N18
cycloneive_lcell_comb \BTN_CLK|Add0~44 (
// Equation(s):
// \BTN_CLK|Add0~44_combout  = (\BTN_CLK|temp [3] & (\BTN_CLK|Add0~43  $ (GND))) # (!\BTN_CLK|temp [3] & (!\BTN_CLK|Add0~43  & VCC))
// \BTN_CLK|Add0~45  = CARRY((\BTN_CLK|temp [3] & !\BTN_CLK|Add0~43 ))

	.dataa(gnd),
	.datab(\BTN_CLK|temp [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~43 ),
	.combout(\BTN_CLK|Add0~44_combout ),
	.cout(\BTN_CLK|Add0~45 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~44 .lut_mask = 16'hC30C;
defparam \BTN_CLK|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y49_N19
dffeas \BTN_CLK|temp[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~44_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[3] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N30
cycloneive_lcell_comb \BTN_CLK|Equal0~3 (
// Equation(s):
// \BTN_CLK|Equal0~3_combout  = (!\BTN_CLK|temp [7] & (!\BTN_CLK|temp [3] & (!\BTN_CLK|temp [8] & !\BTN_CLK|temp [4])))

	.dataa(\BTN_CLK|temp [7]),
	.datab(\BTN_CLK|temp [3]),
	.datac(\BTN_CLK|temp [8]),
	.datad(\BTN_CLK|temp [4]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~3 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N12
cycloneive_lcell_comb \BTN_CLK|Equal0~2 (
// Equation(s):
// \BTN_CLK|Equal0~2_combout  = (!\BTN_CLK|temp [11] & (!\BTN_CLK|temp [14] & (!\BTN_CLK|temp [12] & !\BTN_CLK|temp [9])))

	.dataa(\BTN_CLK|temp [11]),
	.datab(\BTN_CLK|temp [14]),
	.datac(\BTN_CLK|temp [12]),
	.datad(\BTN_CLK|temp [9]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~2 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N10
cycloneive_lcell_comb \BTN_CLK|Equal0~4 (
// Equation(s):
// \BTN_CLK|Equal0~4_combout  = (\BTN_CLK|Equal0~0_combout  & (\BTN_CLK|Equal0~1_combout  & (\BTN_CLK|Equal0~3_combout  & \BTN_CLK|Equal0~2_combout )))

	.dataa(\BTN_CLK|Equal0~0_combout ),
	.datab(\BTN_CLK|Equal0~1_combout ),
	.datac(\BTN_CLK|Equal0~3_combout ),
	.datad(\BTN_CLK|Equal0~2_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~4 .lut_mask = 16'h8000;
defparam \BTN_CLK|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N30
cycloneive_lcell_comb \BTN_CLK|Equal0~5 (
// Equation(s):
// \BTN_CLK|Equal0~5_combout  = (!\BTN_CLK|temp [0] & (!\BTN_CLK|temp [1] & \BTN_CLK|Equal0~4_combout ))

	.dataa(\BTN_CLK|temp [0]),
	.datab(gnd),
	.datac(\BTN_CLK|temp [1]),
	.datad(\BTN_CLK|Equal0~4_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~5 .lut_mask = 16'h0500;
defparam \BTN_CLK|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N20
cycloneive_lcell_comb \BTN_CLK|Add0~46 (
// Equation(s):
// \BTN_CLK|Add0~46_combout  = (\BTN_CLK|temp [2] & (!\BTN_CLK|Add0~45 )) # (!\BTN_CLK|temp [2] & ((\BTN_CLK|Add0~45 ) # (GND)))
// \BTN_CLK|Add0~47  = CARRY((!\BTN_CLK|Add0~45 ) # (!\BTN_CLK|temp [2]))

	.dataa(\BTN_CLK|temp [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~45 ),
	.combout(\BTN_CLK|Add0~46_combout ),
	.cout(\BTN_CLK|Add0~47 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~46 .lut_mask = 16'h5A5F;
defparam \BTN_CLK|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N26
cycloneive_lcell_comb \BTN_CLK|temp~10 (
// Equation(s):
// \BTN_CLK|temp~10_combout  = (\BTN_CLK|Add0~46_combout  & (((!\BTN_CLK|Equal0~5_combout ) # (!\BTN_CLK|Equal0~6_combout )) # (!\BTN_CLK|Equal0~7_combout )))

	.dataa(\BTN_CLK|Equal0~7_combout ),
	.datab(\BTN_CLK|Equal0~6_combout ),
	.datac(\BTN_CLK|Equal0~5_combout ),
	.datad(\BTN_CLK|Add0~46_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~10_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~10 .lut_mask = 16'h7F00;
defparam \BTN_CLK|temp~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y49_N27
dffeas \BTN_CLK|temp[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~10_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[2] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N22
cycloneive_lcell_comb \BTN_CLK|Add0~48 (
// Equation(s):
// \BTN_CLK|Add0~48_combout  = (\BTN_CLK|temp [1] & (\BTN_CLK|Add0~47  $ (GND))) # (!\BTN_CLK|temp [1] & (!\BTN_CLK|Add0~47  & VCC))
// \BTN_CLK|Add0~49  = CARRY((\BTN_CLK|temp [1] & !\BTN_CLK|Add0~47 ))

	.dataa(\BTN_CLK|temp [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_CLK|Add0~47 ),
	.combout(\BTN_CLK|Add0~48_combout ),
	.cout(\BTN_CLK|Add0~49 ));
// synopsys translate_off
defparam \BTN_CLK|Add0~48 .lut_mask = 16'hA50A;
defparam \BTN_CLK|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y49_N23
dffeas \BTN_CLK|temp[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~48_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[1] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y49_N24
cycloneive_lcell_comb \BTN_CLK|Add0~50 (
// Equation(s):
// \BTN_CLK|Add0~50_combout  = \BTN_CLK|Add0~49  $ (\BTN_CLK|temp [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_CLK|temp [0]),
	.cin(\BTN_CLK|Add0~49 ),
	.combout(\BTN_CLK|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Add0~50 .lut_mask = 16'h0FF0;
defparam \BTN_CLK|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y49_N25
dffeas \BTN_CLK|temp[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|Add0~50_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[0] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N24
cycloneive_lcell_comb \BTN_CLK|Equal0~8 (
// Equation(s):
// \BTN_CLK|Equal0~8_combout  = (\BTN_CLK|Equal0~6_combout  & \BTN_CLK|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Equal0~6_combout ),
	.datad(\BTN_CLK|Equal0~7_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~8 .lut_mask = 16'hF000;
defparam \BTN_CLK|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N28
cycloneive_lcell_comb \BTN_CLK|Equal0~9 (
// Equation(s):
// \BTN_CLK|Equal0~9_combout  = (!\BTN_CLK|temp [0] & (\BTN_CLK|Equal0~8_combout  & (!\BTN_CLK|temp [1] & \BTN_CLK|Equal0~4_combout )))

	.dataa(\BTN_CLK|temp [0]),
	.datab(\BTN_CLK|Equal0~8_combout ),
	.datac(\BTN_CLK|temp [1]),
	.datad(\BTN_CLK|Equal0~4_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal0~9 .lut_mask = 16'h0400;
defparam \BTN_CLK|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N22
cycloneive_lcell_comb \BTN_CLK|temp~4 (
// Equation(s):
// \BTN_CLK|temp~4_combout  = (!\BTN_CLK|Equal0~9_combout  & \BTN_CLK|Add0~18_combout )

	.dataa(gnd),
	.datab(\BTN_CLK|Equal0~9_combout ),
	.datac(gnd),
	.datad(\BTN_CLK|Add0~18_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|temp~4 .lut_mask = 16'h3300;
defparam \BTN_CLK|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y50_N23
dffeas \BTN_CLK|temp[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|temp~4_combout ),
	.asdata(vcc),
	.clrn(!\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|temp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|temp[16] .is_wysiwyg = "true";
defparam \BTN_CLK|temp[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N14
cycloneive_lcell_comb \BTN_CLK|Equal1~0 (
// Equation(s):
// \BTN_CLK|Equal1~0_combout  = (!\BTN_CLK|temp [16] & (!\BTN_CLK|temp [18] & (!\BTN_CLK|temp [15] & !\BTN_CLK|temp [13])))

	.dataa(\BTN_CLK|temp [16]),
	.datab(\BTN_CLK|temp [18]),
	.datac(\BTN_CLK|temp [15]),
	.datad(\BTN_CLK|temp [13]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal1~0 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y49_N0
cycloneive_lcell_comb \BTN_CLK|Equal1~1 (
// Equation(s):
// \BTN_CLK|Equal1~1_combout  = (!\BTN_CLK|temp [10] & (!\BTN_CLK|temp [5] & (!\BTN_CLK|temp [2] & !\BTN_CLK|temp [6])))

	.dataa(\BTN_CLK|temp [10]),
	.datab(\BTN_CLK|temp [5]),
	.datac(\BTN_CLK|temp [2]),
	.datad(\BTN_CLK|temp [6]),
	.cin(gnd),
	.combout(\BTN_CLK|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal1~1 .lut_mask = 16'h0001;
defparam \BTN_CLK|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N8
cycloneive_lcell_comb \BTN_CLK|Equal1~2 (
// Equation(s):
// \BTN_CLK|Equal1~2_combout  = (\BTN_CLK|Equal1~0_combout  & \BTN_CLK|Equal1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|Equal1~0_combout ),
	.datad(\BTN_CLK|Equal1~1_combout ),
	.cin(gnd),
	.combout(\BTN_CLK|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|Equal1~2 .lut_mask = 16'hF000;
defparam \BTN_CLK|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N6
cycloneive_lcell_comb \BTN_CLK|output~0 (
// Equation(s):
// \BTN_CLK|output~0_combout  = (\BTN_CLK|Equal0~5_combout  & ((\BTN_CLK|Equal1~2_combout ) # ((\BTN_CLK|Equal0~8_combout  & \BTN_CLK|output [0]))))

	.dataa(\BTN_CLK|Equal1~2_combout ),
	.datab(\BTN_CLK|Equal0~8_combout ),
	.datac(\BTN_CLK|Equal0~5_combout ),
	.datad(\BTN_CLK|output [0]),
	.cin(gnd),
	.combout(\BTN_CLK|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|output~0 .lut_mask = 16'hE0A0;
defparam \BTN_CLK|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y50_N16
cycloneive_lcell_comb \BTN_CLK|output[0]~feeder (
// Equation(s):
// \BTN_CLK|output[0]~feeder_combout  = \BTN_CLK|output~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_CLK|output~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BTN_CLK|output[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_CLK|output[0]~feeder .lut_mask = 16'hF0F0;
defparam \BTN_CLK|output[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y50_N17
dffeas \BTN_CLK|output[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_CLK|output[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_CLK|output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_CLK|output[0] .is_wysiwyg = "true";
defparam \BTN_CLK|output[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \BTN_CLK|output[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\BTN_CLK|output [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BTN_CLK|output[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \BTN_CLK|output[0]~clkctrl .clock_type = "global clock";
defparam \BTN_CLK|output[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N14
cycloneive_lcell_comb \FD|PC|DOUT[2]~6 (
// Equation(s):
// \FD|PC|DOUT[2]~6_combout  = \FD|PC|DOUT [2] $ (VCC)
// \FD|PC|DOUT[2]~7  = CARRY(\FD|PC|DOUT [2])

	.dataa(gnd),
	.datab(\FD|PC|DOUT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FD|PC|DOUT[2]~6_combout ),
	.cout(\FD|PC|DOUT[2]~7 ));
// synopsys translate_off
defparam \FD|PC|DOUT[2]~6 .lut_mask = 16'h33CC;
defparam \FD|PC|DOUT[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y8_N15
dffeas \FD|PC|DOUT[2] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\BTN_RST|output[0]~_Duplicate_1_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[2] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N16
cycloneive_lcell_comb \FD|PC|DOUT[3]~8 (
// Equation(s):
// \FD|PC|DOUT[3]~8_combout  = (\FD|PC|DOUT [3] & (!\FD|PC|DOUT[2]~7 )) # (!\FD|PC|DOUT [3] & ((\FD|PC|DOUT[2]~7 ) # (GND)))
// \FD|PC|DOUT[3]~9  = CARRY((!\FD|PC|DOUT[2]~7 ) # (!\FD|PC|DOUT [3]))

	.dataa(\FD|PC|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|PC|DOUT[2]~7 ),
	.combout(\FD|PC|DOUT[3]~8_combout ),
	.cout(\FD|PC|DOUT[3]~9 ));
// synopsys translate_off
defparam \FD|PC|DOUT[3]~8 .lut_mask = 16'h5A5F;
defparam \FD|PC|DOUT[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N17
dffeas \FD|PC|DOUT[3] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\BTN_RST|output[0]~_Duplicate_1_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[3] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N18
cycloneive_lcell_comb \FD|PC|DOUT[4]~10 (
// Equation(s):
// \FD|PC|DOUT[4]~10_combout  = (\FD|PC|DOUT [4] & (\FD|PC|DOUT[3]~9  $ (GND))) # (!\FD|PC|DOUT [4] & (!\FD|PC|DOUT[3]~9  & VCC))
// \FD|PC|DOUT[4]~11  = CARRY((\FD|PC|DOUT [4] & !\FD|PC|DOUT[3]~9 ))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|PC|DOUT[3]~9 ),
	.combout(\FD|PC|DOUT[4]~10_combout ),
	.cout(\FD|PC|DOUT[4]~11 ));
// synopsys translate_off
defparam \FD|PC|DOUT[4]~10 .lut_mask = 16'hC30C;
defparam \FD|PC|DOUT[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N19
dffeas \FD|PC|DOUT[4] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\BTN_RST|output[0]~_Duplicate_1_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[4] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N20
cycloneive_lcell_comb \FD|PC|DOUT[5]~12 (
// Equation(s):
// \FD|PC|DOUT[5]~12_combout  = (\FD|PC|DOUT [5] & (!\FD|PC|DOUT[4]~11 )) # (!\FD|PC|DOUT [5] & ((\FD|PC|DOUT[4]~11 ) # (GND)))
// \FD|PC|DOUT[5]~13  = CARRY((!\FD|PC|DOUT[4]~11 ) # (!\FD|PC|DOUT [5]))

	.dataa(\FD|PC|DOUT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|PC|DOUT[4]~11 ),
	.combout(\FD|PC|DOUT[5]~12_combout ),
	.cout(\FD|PC|DOUT[5]~13 ));
// synopsys translate_off
defparam \FD|PC|DOUT[5]~12 .lut_mask = 16'h5A5F;
defparam \FD|PC|DOUT[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N21
dffeas \FD|PC|DOUT[5] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[5]~12_combout ),
	.asdata(vcc),
	.clrn(!\BTN_RST|output[0]~_Duplicate_1_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[5] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N28
cycloneive_lcell_comb \FD|Mem_Inst|MemoriaDeInstrucao~0 (
// Equation(s):
// \FD|Mem_Inst|MemoriaDeInstrucao~0_combout  = (!\FD|PC|DOUT [4] & (!\FD|PC|DOUT [5] & !\FD|PC|DOUT [3]))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_Inst|MemoriaDeInstrucao~0 .lut_mask = 16'h0003;
defparam \FD|Mem_Inst|MemoriaDeInstrucao~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N20
cycloneive_lcell_comb \FD|UC_ULA|ULActrl[1]~4 (
// Equation(s):
// \FD|UC_ULA|ULActrl[1]~4_combout  = (\FD|PC|DOUT [5]) # (((\FD|PC|DOUT [2]) # (\FD|PC|DOUT [4])) # (!\FD|PC|DOUT [3]))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [3]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|ULActrl[1]~4 .lut_mask = 16'hFFFB;
defparam \FD|UC_ULA|ULActrl[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1067 (
// Equation(s):
// \FD|Banco_Regis|registers~1067_combout  = (!\FD|PC|DOUT [5] & (!\FD|PC|DOUT [3] & (!\FD|PC|DOUT [2] & !\FD|PC|DOUT [4])))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [3]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1067_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1067 .lut_mask = 16'h0001;
defparam \FD|Banco_Regis|registers~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N0
cycloneive_lcell_comb \FD|Mem_Inst|MemoriaDeInstrucao~1 (
// Equation(s):
// \FD|Mem_Inst|MemoriaDeInstrucao~1_combout  = (!\FD|PC|DOUT [5] & (!\FD|PC|DOUT [4] & (\FD|PC|DOUT [3] $ (\FD|PC|DOUT [2]))))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_Inst|MemoriaDeInstrucao~1 .lut_mask = 16'h0012;
defparam \FD|Mem_Inst|MemoriaDeInstrucao~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N2
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~0 (
// Equation(s):
// \FD|ALU|Bnot|Add0~0_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & ((\FD|PC|DOUT [2] & (!\FD|Banco_Regis|registers~358_q )) # (!\FD|PC|DOUT [2] & ((!\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ))))) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & 
// (((\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ))))

	.dataa(\FD|Banco_Regis|registers~358_q ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Bnot|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~0 .lut_mask = 16'h734C;
defparam \FD|ALU|Bnot|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N26
cycloneive_lcell_comb \FD|UC_ULA|Equal0~0 (
// Equation(s):
// \FD|UC_ULA|Equal0~0_combout  = (!\FD|PC|DOUT [5] & (!\FD|PC|DOUT [4] & (\FD|PC|DOUT [3] $ (\FD|PC|DOUT [2]))))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [3]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\FD|UC_ULA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|UC_ULA|Equal0~0 .lut_mask = 16'h0014;
defparam \FD|UC_ULA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N0
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~1 (
// Equation(s):
// \FD|ALU|Bnot|Add0~1_combout  = (\FD|ALU|Bnot|Add0~0_combout  & (!\FD|UC_ULA|Equal0~0_combout  & VCC)) # (!\FD|ALU|Bnot|Add0~0_combout  & (\FD|UC_ULA|Equal0~0_combout  $ (GND)))
// \FD|ALU|Bnot|Add0~2  = CARRY((!\FD|ALU|Bnot|Add0~0_combout  & !\FD|UC_ULA|Equal0~0_combout ))

	.dataa(\FD|ALU|Bnot|Add0~0_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FD|ALU|Bnot|Add0~1_combout ),
	.cout(\FD|ALU|Bnot|Add0~2 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~1 .lut_mask = 16'h6611;
defparam \FD|ALU|Bnot|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N0
cycloneive_lcell_comb \FD|ALU|somaSub[0]~0 (
// Equation(s):
// \FD|ALU|somaSub[0]~0_combout  = (\FD|Banco_Regis|registers~1067_combout  & (\FD|ALU|Bnot|Add0~1_combout  $ (VCC))) # (!\FD|Banco_Regis|registers~1067_combout  & (\FD|ALU|Bnot|Add0~1_combout  & VCC))
// \FD|ALU|somaSub[0]~1  = CARRY((\FD|Banco_Regis|registers~1067_combout  & \FD|ALU|Bnot|Add0~1_combout ))

	.dataa(\FD|Banco_Regis|registers~1067_combout ),
	.datab(\FD|ALU|Bnot|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FD|ALU|somaSub[0]~0_combout ),
	.cout(\FD|ALU|somaSub[0]~1 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[0]~0 .lut_mask = 16'h6688;
defparam \FD|ALU|somaSub[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N20
cycloneive_lcell_comb \FD|ALU|Add0~1 (
// Equation(s):
// \FD|ALU|Add0~1_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & (((\FD|ALU|somaSub[0]~0_combout )))) # (!\FD|UC_ULA|ULActrl[1]~4_combout  & (\FD|Banco_Regis|registers~1067_combout  & ((\FD|ALU|Bnot|Add0~1_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(\FD|Banco_Regis|registers~1067_combout ),
	.datac(\FD|ALU|somaSub[0]~0_combout ),
	.datad(\FD|ALU|Bnot|Add0~1_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~1 .lut_mask = 16'hE4A0;
defparam \FD|ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1096 (
// Equation(s):
// \FD|Banco_Regis|registers~1096_combout  = (\FD|PC|DOUT [2] & (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & \FD|Mem_Inst|MemoriaDeInstrucao~1_combout ))

	.dataa(\FD|PC|DOUT [2]),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(gnd),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1096_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1096 .lut_mask = 16'h8800;
defparam \FD|Banco_Regis|registers~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N21
dffeas \FD|Banco_Regis|registers~358 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~358 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~358 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1095 (
// Equation(s):
// \FD|Banco_Regis|registers~1095_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & ((\FD|Banco_Regis|registers~358_q ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(gnd),
	.datad(\FD|Banco_Regis|registers~358_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1095_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1095 .lut_mask = 16'hCC44;
defparam \FD|Banco_Regis|registers~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N2
cycloneive_lcell_comb \FD|ALU|Add0~31 (
// Equation(s):
// \FD|ALU|Add0~31_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[31]~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datad(\FD|ALU|somaSub[31]~62_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~31 .lut_mask = 16'hF000;
defparam \FD|ALU|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N3
dffeas \FD|Banco_Regis|registers~389 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~389 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1094 (
// Equation(s):
// \FD|Banco_Regis|registers~1094_combout  = (\FD|PC|DOUT [2] & (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & \FD|Banco_Regis|registers~389_q ))

	.dataa(\FD|PC|DOUT [2]),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(gnd),
	.datad(\FD|Banco_Regis|registers~389_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1094_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1094 .lut_mask = 16'h8800;
defparam \FD|Banco_Regis|registers~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1066 (
// Equation(s):
// \FD|Banco_Regis|registers~1066_combout  = (!\FD|PC|DOUT [5] & (!\FD|PC|DOUT [3] & (\FD|PC|DOUT [2] & !\FD|PC|DOUT [4])))

	.dataa(\FD|PC|DOUT [5]),
	.datab(\FD|PC|DOUT [3]),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [4]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1066_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1066 .lut_mask = 16'h0010;
defparam \FD|Banco_Regis|registers~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N2
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~3 (
// Equation(s):
// \FD|ALU|Bnot|Add0~3_combout  = (\FD|ALU|Bnot|Add0~2  & (\FD|Banco_Regis|registers~1062_combout  $ ((\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~2  & ((\FD|Banco_Regis|registers~1062_combout  $ (!\FD|UC_ULA|Equal0~0_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~4  = CARRY((\FD|Banco_Regis|registers~1062_combout  $ (\FD|UC_ULA|Equal0~0_combout )) # (!\FD|ALU|Bnot|Add0~2 ))

	.dataa(\FD|Banco_Regis|registers~1062_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~2 ),
	.combout(\FD|ALU|Bnot|Add0~3_combout ),
	.cout(\FD|ALU|Bnot|Add0~4 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~3 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N2
cycloneive_lcell_comb \FD|ALU|somaSub[1]~2 (
// Equation(s):
// \FD|ALU|somaSub[1]~2_combout  = (\FD|ALU|Bnot|Add0~3_combout  & (!\FD|ALU|somaSub[0]~1 )) # (!\FD|ALU|Bnot|Add0~3_combout  & ((\FD|ALU|somaSub[0]~1 ) # (GND)))
// \FD|ALU|somaSub[1]~3  = CARRY((!\FD|ALU|somaSub[0]~1 ) # (!\FD|ALU|Bnot|Add0~3_combout ))

	.dataa(\FD|ALU|Bnot|Add0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[0]~1 ),
	.combout(\FD|ALU|somaSub[1]~2_combout ),
	.cout(\FD|ALU|somaSub[1]~3 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[1]~2 .lut_mask = 16'h5A5F;
defparam \FD|ALU|somaSub[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N8
cycloneive_lcell_comb \FD|ALU|Add0~2 (
// Equation(s):
// \FD|ALU|Add0~2_combout  = (!\FD|ALU|somaSub[1]~2_combout ) # (!\FD|UC_ULA|ULActrl[1]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datad(\FD|ALU|somaSub[1]~2_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~2 .lut_mask = 16'h0FFF;
defparam \FD|ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N9
dffeas \FD|Banco_Regis|registers~359 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~359 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~359 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1062 (
// Equation(s):
// \FD|Banco_Regis|registers~1062_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & ((!\FD|Banco_Regis|registers~359_q ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Banco_Regis|registers~359_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1062_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1062 .lut_mask = 16'h5F00;
defparam \FD|Banco_Regis|registers~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N4
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~5 (
// Equation(s):
// \FD|ALU|Bnot|Add0~5_combout  = (\FD|ALU|Bnot|Add0~4  & ((\FD|Banco_Regis|registers~1065_combout  $ (!\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~4  & (\FD|Banco_Regis|registers~1065_combout  $ (\FD|UC_ULA|Equal0~0_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~6  = CARRY((!\FD|ALU|Bnot|Add0~4  & (\FD|Banco_Regis|registers~1065_combout  $ (!\FD|UC_ULA|Equal0~0_combout ))))

	.dataa(\FD|Banco_Regis|registers~1065_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~4 ),
	.combout(\FD|ALU|Bnot|Add0~5_combout ),
	.cout(\FD|ALU|Bnot|Add0~6 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~5 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N4
cycloneive_lcell_comb \FD|ALU|somaSub[2]~4 (
// Equation(s):
// \FD|ALU|somaSub[2]~4_combout  = (\FD|ALU|Bnot|Add0~5_combout  & (\FD|ALU|somaSub[1]~3  $ (GND))) # (!\FD|ALU|Bnot|Add0~5_combout  & (!\FD|ALU|somaSub[1]~3  & VCC))
// \FD|ALU|somaSub[2]~5  = CARRY((\FD|ALU|Bnot|Add0~5_combout  & !\FD|ALU|somaSub[1]~3 ))

	.dataa(\FD|ALU|Bnot|Add0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[1]~3 ),
	.combout(\FD|ALU|somaSub[2]~4_combout ),
	.cout(\FD|ALU|somaSub[2]~5 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[2]~4 .lut_mask = 16'hA50A;
defparam \FD|ALU|somaSub[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N28
cycloneive_lcell_comb \FD|ALU|Add0~3 (
// Equation(s):
// \FD|ALU|Add0~3_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[2]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datad(\FD|ALU|somaSub[2]~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~3 .lut_mask = 16'hF000;
defparam \FD|ALU|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N11
dffeas \FD|Banco_Regis|registers~360 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|ALU|Add0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~360 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~360 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1065 (
// Equation(s):
// \FD|Banco_Regis|registers~1065_combout  = (\FD|PC|DOUT [2] & (\FD|Banco_Regis|registers~360_q  & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|Banco_Regis|registers~360_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1065_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1065 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N6
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~7 (
// Equation(s):
// \FD|ALU|Bnot|Add0~7_combout  = (\FD|ALU|Bnot|Add0~6  & (\FD|Banco_Regis|registers~1064_combout  $ ((\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~6  & ((\FD|Banco_Regis|registers~1064_combout  $ (!\FD|UC_ULA|Equal0~0_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~8  = CARRY((\FD|Banco_Regis|registers~1064_combout  $ (\FD|UC_ULA|Equal0~0_combout )) # (!\FD|ALU|Bnot|Add0~6 ))

	.dataa(\FD|Banco_Regis|registers~1064_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~6 ),
	.combout(\FD|ALU|Bnot|Add0~7_combout ),
	.cout(\FD|ALU|Bnot|Add0~8 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~7 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N6
cycloneive_lcell_comb \FD|ALU|somaSub[3]~6 (
// Equation(s):
// \FD|ALU|somaSub[3]~6_combout  = (\FD|ALU|Bnot|Add0~7_combout  & (!\FD|ALU|somaSub[2]~5 )) # (!\FD|ALU|Bnot|Add0~7_combout  & ((\FD|ALU|somaSub[2]~5 ) # (GND)))
// \FD|ALU|somaSub[3]~7  = CARRY((!\FD|ALU|somaSub[2]~5 ) # (!\FD|ALU|Bnot|Add0~7_combout ))

	.dataa(\FD|ALU|Bnot|Add0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[2]~5 ),
	.combout(\FD|ALU|somaSub[3]~6_combout ),
	.cout(\FD|ALU|somaSub[3]~7 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[3]~6 .lut_mask = 16'h5A5F;
defparam \FD|ALU|somaSub[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N26
cycloneive_lcell_comb \FD|ALU|Add0~4 (
// Equation(s):
// \FD|ALU|Add0~4_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[3]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datad(\FD|ALU|somaSub[3]~6_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~4 .lut_mask = 16'hF000;
defparam \FD|ALU|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N25
dffeas \FD|Banco_Regis|registers~361 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|ALU|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~361 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1064 (
// Equation(s):
// \FD|Banco_Regis|registers~1064_combout  = (\FD|Banco_Regis|registers~361_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|Banco_Regis|registers~361_q ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1064_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1064 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N8
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~9 (
// Equation(s):
// \FD|ALU|Bnot|Add0~9_combout  = (\FD|ALU|Bnot|Add0~8  & ((\FD|Banco_Regis|registers~1063_combout  $ (!\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~8  & (\FD|Banco_Regis|registers~1063_combout  $ (\FD|UC_ULA|Equal0~0_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~10  = CARRY((!\FD|ALU|Bnot|Add0~8  & (\FD|Banco_Regis|registers~1063_combout  $ (!\FD|UC_ULA|Equal0~0_combout ))))

	.dataa(\FD|Banco_Regis|registers~1063_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~8 ),
	.combout(\FD|ALU|Bnot|Add0~9_combout ),
	.cout(\FD|ALU|Bnot|Add0~10 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~9 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N8
cycloneive_lcell_comb \FD|ALU|somaSub[4]~8 (
// Equation(s):
// \FD|ALU|somaSub[4]~8_combout  = ((\FD|Banco_Regis|registers~1066_combout  $ (\FD|ALU|Bnot|Add0~9_combout  $ (!\FD|ALU|somaSub[3]~7 )))) # (GND)
// \FD|ALU|somaSub[4]~9  = CARRY((\FD|Banco_Regis|registers~1066_combout  & ((\FD|ALU|Bnot|Add0~9_combout ) # (!\FD|ALU|somaSub[3]~7 ))) # (!\FD|Banco_Regis|registers~1066_combout  & (\FD|ALU|Bnot|Add0~9_combout  & !\FD|ALU|somaSub[3]~7 )))

	.dataa(\FD|Banco_Regis|registers~1066_combout ),
	.datab(\FD|ALU|Bnot|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[3]~7 ),
	.combout(\FD|ALU|somaSub[4]~8_combout ),
	.cout(\FD|ALU|somaSub[4]~9 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[4]~8 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N4
cycloneive_lcell_comb \FD|ALU|Add0~0 (
// Equation(s):
// \FD|ALU|Add0~0_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & (((\FD|ALU|somaSub[4]~8_combout )))) # (!\FD|UC_ULA|ULActrl[1]~4_combout  & (\FD|Banco_Regis|registers~1066_combout  & ((\FD|ALU|Bnot|Add0~9_combout ))))

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(\FD|Banco_Regis|registers~1066_combout ),
	.datac(\FD|ALU|somaSub[4]~8_combout ),
	.datad(\FD|ALU|Bnot|Add0~9_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~0 .lut_mask = 16'hE4A0;
defparam \FD|ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N5
dffeas \FD|Banco_Regis|registers~362 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~362 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1063 (
// Equation(s):
// \FD|Banco_Regis|registers~1063_combout  = (\FD|PC|DOUT [2] & (\FD|Banco_Regis|registers~362_q  & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Banco_Regis|registers~362_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1063_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1063 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N10
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~11 (
// Equation(s):
// \FD|ALU|Bnot|Add0~11_combout  = (\FD|ALU|Bnot|Add0~10  & (\FD|Banco_Regis|registers~1068_combout  $ ((\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~10  & ((\FD|Banco_Regis|registers~1068_combout  $ (!\FD|UC_ULA|Equal0~0_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~12  = CARRY((\FD|Banco_Regis|registers~1068_combout  $ (\FD|UC_ULA|Equal0~0_combout )) # (!\FD|ALU|Bnot|Add0~10 ))

	.dataa(\FD|Banco_Regis|registers~1068_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~10 ),
	.combout(\FD|ALU|Bnot|Add0~11_combout ),
	.cout(\FD|ALU|Bnot|Add0~12 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~11 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N10
cycloneive_lcell_comb \FD|ALU|somaSub[5]~10 (
// Equation(s):
// \FD|ALU|somaSub[5]~10_combout  = (\FD|ALU|Bnot|Add0~11_combout  & (!\FD|ALU|somaSub[4]~9 )) # (!\FD|ALU|Bnot|Add0~11_combout  & ((\FD|ALU|somaSub[4]~9 ) # (GND)))
// \FD|ALU|somaSub[5]~11  = CARRY((!\FD|ALU|somaSub[4]~9 ) # (!\FD|ALU|Bnot|Add0~11_combout ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[4]~9 ),
	.combout(\FD|ALU|somaSub[5]~10_combout ),
	.cout(\FD|ALU|somaSub[5]~11 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[5]~10 .lut_mask = 16'h3C3F;
defparam \FD|ALU|somaSub[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N18
cycloneive_lcell_comb \FD|ALU|Add0~5 (
// Equation(s):
// \FD|ALU|Add0~5_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[5]~10_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[5]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|ALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~5 .lut_mask = 16'hA0A0;
defparam \FD|ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N13
dffeas \FD|Banco_Regis|registers~363 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|ALU|Add0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~363 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1068 (
// Equation(s):
// \FD|Banco_Regis|registers~1068_combout  = (\FD|PC|DOUT [2] & (\FD|Banco_Regis|registers~363_q  & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|Banco_Regis|registers~363_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1068_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1068 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N12
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~13 (
// Equation(s):
// \FD|ALU|Bnot|Add0~13_combout  = (\FD|ALU|Bnot|Add0~12  & ((\FD|Banco_Regis|registers~1069_combout  $ (!\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~12  & (\FD|Banco_Regis|registers~1069_combout  $ (\FD|UC_ULA|Equal0~0_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~14  = CARRY((!\FD|ALU|Bnot|Add0~12  & (\FD|Banco_Regis|registers~1069_combout  $ (!\FD|UC_ULA|Equal0~0_combout ))))

	.dataa(\FD|Banco_Regis|registers~1069_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~12 ),
	.combout(\FD|ALU|Bnot|Add0~13_combout ),
	.cout(\FD|ALU|Bnot|Add0~14 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~13 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N12
cycloneive_lcell_comb \FD|ALU|somaSub[6]~12 (
// Equation(s):
// \FD|ALU|somaSub[6]~12_combout  = (\FD|ALU|Bnot|Add0~13_combout  & (\FD|ALU|somaSub[5]~11  $ (GND))) # (!\FD|ALU|Bnot|Add0~13_combout  & (!\FD|ALU|somaSub[5]~11  & VCC))
// \FD|ALU|somaSub[6]~13  = CARRY((\FD|ALU|Bnot|Add0~13_combout  & !\FD|ALU|somaSub[5]~11 ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[5]~11 ),
	.combout(\FD|ALU|somaSub[6]~12_combout ),
	.cout(\FD|ALU|somaSub[6]~13 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[6]~12 .lut_mask = 16'hC30C;
defparam \FD|ALU|somaSub[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N18
cycloneive_lcell_comb \FD|ALU|Add0~6 (
// Equation(s):
// \FD|ALU|Add0~6_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[6]~12_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[6]~12_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~6 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~364feeder (
// Equation(s):
// \FD|Banco_Regis|registers~364feeder_combout  = \FD|ALU|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~364feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~364feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~364feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y7_N13
dffeas \FD|Banco_Regis|registers~364 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~364 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1069 (
// Equation(s):
// \FD|Banco_Regis|registers~1069_combout  = (\FD|Banco_Regis|registers~364_q  & (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & \FD|PC|DOUT [2]))

	.dataa(\FD|Banco_Regis|registers~364_q ),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1069_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1069 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N14
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~15 (
// Equation(s):
// \FD|ALU|Bnot|Add0~15_combout  = (\FD|ALU|Bnot|Add0~14  & (\FD|Banco_Regis|registers~1070_combout  $ ((\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~14  & ((\FD|Banco_Regis|registers~1070_combout  $ (!\FD|UC_ULA|Equal0~0_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~16  = CARRY((\FD|Banco_Regis|registers~1070_combout  $ (\FD|UC_ULA|Equal0~0_combout )) # (!\FD|ALU|Bnot|Add0~14 ))

	.dataa(\FD|Banco_Regis|registers~1070_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~14 ),
	.combout(\FD|ALU|Bnot|Add0~15_combout ),
	.cout(\FD|ALU|Bnot|Add0~16 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~15 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N14
cycloneive_lcell_comb \FD|ALU|somaSub[7]~14 (
// Equation(s):
// \FD|ALU|somaSub[7]~14_combout  = (\FD|ALU|Bnot|Add0~15_combout  & (!\FD|ALU|somaSub[6]~13 )) # (!\FD|ALU|Bnot|Add0~15_combout  & ((\FD|ALU|somaSub[6]~13 ) # (GND)))
// \FD|ALU|somaSub[7]~15  = CARRY((!\FD|ALU|somaSub[6]~13 ) # (!\FD|ALU|Bnot|Add0~15_combout ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[6]~13 ),
	.combout(\FD|ALU|somaSub[7]~14_combout ),
	.cout(\FD|ALU|somaSub[7]~15 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[7]~14 .lut_mask = 16'h3C3F;
defparam \FD|ALU|somaSub[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N6
cycloneive_lcell_comb \FD|ALU|Add0~7 (
// Equation(s):
// \FD|ALU|Add0~7_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[7]~14_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[7]~14_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~7 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~365feeder (
// Equation(s):
// \FD|Banco_Regis|registers~365feeder_combout  = \FD|ALU|Add0~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|Add0~7_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~365feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~365feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~365feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y7_N23
dffeas \FD|Banco_Regis|registers~365 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~365 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~365 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1070 (
// Equation(s):
// \FD|Banco_Regis|registers~1070_combout  = (\FD|Banco_Regis|registers~365_q  & (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & \FD|PC|DOUT [2]))

	.dataa(\FD|Banco_Regis|registers~365_q ),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1070_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1070 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N16
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~17 (
// Equation(s):
// \FD|ALU|Bnot|Add0~17_combout  = (\FD|ALU|Bnot|Add0~16  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1071_combout )))) # (!\FD|ALU|Bnot|Add0~16  & (\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1071_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~18  = CARRY((!\FD|ALU|Bnot|Add0~16  & (\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1071_combout ))))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1071_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~16 ),
	.combout(\FD|ALU|Bnot|Add0~17_combout ),
	.cout(\FD|ALU|Bnot|Add0~18 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~17 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N16
cycloneive_lcell_comb \FD|ALU|somaSub[8]~16 (
// Equation(s):
// \FD|ALU|somaSub[8]~16_combout  = (\FD|ALU|Bnot|Add0~17_combout  & (\FD|ALU|somaSub[7]~15  $ (GND))) # (!\FD|ALU|Bnot|Add0~17_combout  & (!\FD|ALU|somaSub[7]~15  & VCC))
// \FD|ALU|somaSub[8]~17  = CARRY((\FD|ALU|Bnot|Add0~17_combout  & !\FD|ALU|somaSub[7]~15 ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[7]~15 ),
	.combout(\FD|ALU|somaSub[8]~16_combout ),
	.cout(\FD|ALU|somaSub[8]~17 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[8]~16 .lut_mask = 16'hC30C;
defparam \FD|ALU|somaSub[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N26
cycloneive_lcell_comb \FD|ALU|Add0~8 (
// Equation(s):
// \FD|ALU|Add0~8_combout  = (\FD|ALU|somaSub[8]~16_combout  & \FD|UC_ULA|ULActrl[1]~4_combout )

	.dataa(\FD|ALU|somaSub[8]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~8 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~366feeder (
// Equation(s):
// \FD|Banco_Regis|registers~366feeder_combout  = \FD|ALU|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ALU|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~366feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~366feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~366feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y7_N9
dffeas \FD|Banco_Regis|registers~366 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~366 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~366 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1071 (
// Equation(s):
// \FD|Banco_Regis|registers~1071_combout  = (\FD|PC|DOUT [2] & (\FD|Banco_Regis|registers~366_q  & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(\FD|PC|DOUT [2]),
	.datab(\FD|Banco_Regis|registers~366_q ),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1071_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1071 .lut_mask = 16'h8080;
defparam \FD|Banco_Regis|registers~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N18
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~19 (
// Equation(s):
// \FD|ALU|Bnot|Add0~19_combout  = (\FD|ALU|Bnot|Add0~18  & (\FD|UC_ULA|Equal0~0_combout  $ ((\FD|Banco_Regis|registers~1072_combout )))) # (!\FD|ALU|Bnot|Add0~18  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1072_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~20  = CARRY((\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1072_combout )) # (!\FD|ALU|Bnot|Add0~18 ))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1072_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~18 ),
	.combout(\FD|ALU|Bnot|Add0~19_combout ),
	.cout(\FD|ALU|Bnot|Add0~20 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~19 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N18
cycloneive_lcell_comb \FD|ALU|somaSub[9]~18 (
// Equation(s):
// \FD|ALU|somaSub[9]~18_combout  = (\FD|ALU|Bnot|Add0~19_combout  & (!\FD|ALU|somaSub[8]~17 )) # (!\FD|ALU|Bnot|Add0~19_combout  & ((\FD|ALU|somaSub[8]~17 ) # (GND)))
// \FD|ALU|somaSub[9]~19  = CARRY((!\FD|ALU|somaSub[8]~17 ) # (!\FD|ALU|Bnot|Add0~19_combout ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[8]~17 ),
	.combout(\FD|ALU|somaSub[9]~18_combout ),
	.cout(\FD|ALU|somaSub[9]~19 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[9]~18 .lut_mask = 16'h3C3F;
defparam \FD|ALU|somaSub[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N28
cycloneive_lcell_comb \FD|ALU|Add0~9 (
// Equation(s):
// \FD|ALU|Add0~9_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[9]~18_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[9]~18_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~9 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~367feeder (
// Equation(s):
// \FD|Banco_Regis|registers~367feeder_combout  = \FD|ALU|Add0~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|Add0~9_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~367feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y7_N31
dffeas \FD|Banco_Regis|registers~367 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~367 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N14
cycloneive_lcell_comb \FD|Banco_Regis|registers~1072 (
// Equation(s):
// \FD|Banco_Regis|registers~1072_combout  = (\FD|PC|DOUT [2] & (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & \FD|Banco_Regis|registers~367_q ))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|Banco_Regis|registers~367_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1072_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1072 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N20
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~21 (
// Equation(s):
// \FD|ALU|Bnot|Add0~21_combout  = (\FD|ALU|Bnot|Add0~20  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1073_combout )))) # (!\FD|ALU|Bnot|Add0~20  & (\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1073_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~22  = CARRY((!\FD|ALU|Bnot|Add0~20  & (\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1073_combout ))))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1073_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~20 ),
	.combout(\FD|ALU|Bnot|Add0~21_combout ),
	.cout(\FD|ALU|Bnot|Add0~22 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~21 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N20
cycloneive_lcell_comb \FD|ALU|somaSub[10]~20 (
// Equation(s):
// \FD|ALU|somaSub[10]~20_combout  = (\FD|ALU|Bnot|Add0~21_combout  & (\FD|ALU|somaSub[9]~19  $ (GND))) # (!\FD|ALU|Bnot|Add0~21_combout  & (!\FD|ALU|somaSub[9]~19  & VCC))
// \FD|ALU|somaSub[10]~21  = CARRY((\FD|ALU|Bnot|Add0~21_combout  & !\FD|ALU|somaSub[9]~19 ))

	.dataa(\FD|ALU|Bnot|Add0~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[9]~19 ),
	.combout(\FD|ALU|somaSub[10]~20_combout ),
	.cout(\FD|ALU|somaSub[10]~21 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[10]~20 .lut_mask = 16'hA50A;
defparam \FD|ALU|somaSub[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N10
cycloneive_lcell_comb \FD|ALU|Add0~10 (
// Equation(s):
// \FD|ALU|Add0~10_combout  = (\FD|ALU|somaSub[10]~20_combout  & \FD|UC_ULA|ULActrl[1]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[10]~20_combout ),
	.datad(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~10 .lut_mask = 16'hF000;
defparam \FD|ALU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y7_N11
dffeas \FD|Banco_Regis|registers~368 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~368 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1073 (
// Equation(s):
// \FD|Banco_Regis|registers~1073_combout  = (\FD|Banco_Regis|registers~368_q  & (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & \FD|PC|DOUT [2]))

	.dataa(\FD|Banco_Regis|registers~368_q ),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1073_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1073 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N22
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~23 (
// Equation(s):
// \FD|ALU|Bnot|Add0~23_combout  = (\FD|ALU|Bnot|Add0~22  & (\FD|UC_ULA|Equal0~0_combout  $ ((\FD|Banco_Regis|registers~1074_combout )))) # (!\FD|ALU|Bnot|Add0~22  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1074_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~24  = CARRY((\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1074_combout )) # (!\FD|ALU|Bnot|Add0~22 ))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1074_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~22 ),
	.combout(\FD|ALU|Bnot|Add0~23_combout ),
	.cout(\FD|ALU|Bnot|Add0~24 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~23 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N22
cycloneive_lcell_comb \FD|ALU|somaSub[11]~22 (
// Equation(s):
// \FD|ALU|somaSub[11]~22_combout  = (\FD|ALU|Bnot|Add0~23_combout  & (!\FD|ALU|somaSub[10]~21 )) # (!\FD|ALU|Bnot|Add0~23_combout  & ((\FD|ALU|somaSub[10]~21 ) # (GND)))
// \FD|ALU|somaSub[11]~23  = CARRY((!\FD|ALU|somaSub[10]~21 ) # (!\FD|ALU|Bnot|Add0~23_combout ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[10]~21 ),
	.combout(\FD|ALU|somaSub[11]~22_combout ),
	.cout(\FD|ALU|somaSub[11]~23 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[11]~22 .lut_mask = 16'h3C3F;
defparam \FD|ALU|somaSub[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N0
cycloneive_lcell_comb \FD|ALU|Add0~11 (
// Equation(s):
// \FD|ALU|Add0~11_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[11]~22_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[11]~22_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~11 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N1
dffeas \FD|Banco_Regis|registers~369 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~369 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1074 (
// Equation(s):
// \FD|Banco_Regis|registers~1074_combout  = (\FD|Banco_Regis|registers~369_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|Banco_Regis|registers~369_q ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1074_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1074 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N24
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~25 (
// Equation(s):
// \FD|ALU|Bnot|Add0~25_combout  = (\FD|ALU|Bnot|Add0~24  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1075_combout )))) # (!\FD|ALU|Bnot|Add0~24  & (\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1075_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~26  = CARRY((!\FD|ALU|Bnot|Add0~24  & (\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1075_combout ))))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1075_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~24 ),
	.combout(\FD|ALU|Bnot|Add0~25_combout ),
	.cout(\FD|ALU|Bnot|Add0~26 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~25 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N24
cycloneive_lcell_comb \FD|ALU|somaSub[12]~24 (
// Equation(s):
// \FD|ALU|somaSub[12]~24_combout  = (\FD|ALU|Bnot|Add0~25_combout  & (\FD|ALU|somaSub[11]~23  $ (GND))) # (!\FD|ALU|Bnot|Add0~25_combout  & (!\FD|ALU|somaSub[11]~23  & VCC))
// \FD|ALU|somaSub[12]~25  = CARRY((\FD|ALU|Bnot|Add0~25_combout  & !\FD|ALU|somaSub[11]~23 ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[11]~23 ),
	.combout(\FD|ALU|somaSub[12]~24_combout ),
	.cout(\FD|ALU|somaSub[12]~25 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[12]~24 .lut_mask = 16'hC30C;
defparam \FD|ALU|somaSub[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N2
cycloneive_lcell_comb \FD|ALU|Add0~12 (
// Equation(s):
// \FD|ALU|Add0~12_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[12]~24_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[12]~24_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~12 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N3
dffeas \FD|Banco_Regis|registers~370 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~370 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~370 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1075 (
// Equation(s):
// \FD|Banco_Regis|registers~1075_combout  = (\FD|Banco_Regis|registers~370_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|Banco_Regis|registers~370_q ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1075_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1075 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N26
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~27 (
// Equation(s):
// \FD|ALU|Bnot|Add0~27_combout  = (\FD|ALU|Bnot|Add0~26  & (\FD|UC_ULA|Equal0~0_combout  $ ((\FD|Banco_Regis|registers~1076_combout )))) # (!\FD|ALU|Bnot|Add0~26  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1076_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~28  = CARRY((\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1076_combout )) # (!\FD|ALU|Bnot|Add0~26 ))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1076_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~26 ),
	.combout(\FD|ALU|Bnot|Add0~27_combout ),
	.cout(\FD|ALU|Bnot|Add0~28 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~27 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N26
cycloneive_lcell_comb \FD|ALU|somaSub[13]~26 (
// Equation(s):
// \FD|ALU|somaSub[13]~26_combout  = (\FD|ALU|Bnot|Add0~27_combout  & (!\FD|ALU|somaSub[12]~25 )) # (!\FD|ALU|Bnot|Add0~27_combout  & ((\FD|ALU|somaSub[12]~25 ) # (GND)))
// \FD|ALU|somaSub[13]~27  = CARRY((!\FD|ALU|somaSub[12]~25 ) # (!\FD|ALU|Bnot|Add0~27_combout ))

	.dataa(\FD|ALU|Bnot|Add0~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[12]~25 ),
	.combout(\FD|ALU|somaSub[13]~26_combout ),
	.cout(\FD|ALU|somaSub[13]~27 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[13]~26 .lut_mask = 16'h5A5F;
defparam \FD|ALU|somaSub[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N24
cycloneive_lcell_comb \FD|ALU|Add0~13 (
// Equation(s):
// \FD|ALU|Add0~13_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[13]~26_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[13]~26_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~13 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N25
dffeas \FD|Banco_Regis|registers~371 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~371 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1076 (
// Equation(s):
// \FD|Banco_Regis|registers~1076_combout  = (\FD|Banco_Regis|registers~371_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(\FD|Banco_Regis|registers~371_q ),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1076_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1076 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N28
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~29 (
// Equation(s):
// \FD|ALU|Bnot|Add0~29_combout  = (\FD|ALU|Bnot|Add0~28  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1093_combout )))) # (!\FD|ALU|Bnot|Add0~28  & (\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1093_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~30  = CARRY((!\FD|ALU|Bnot|Add0~28  & (\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1093_combout ))))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1093_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~28 ),
	.combout(\FD|ALU|Bnot|Add0~29_combout ),
	.cout(\FD|ALU|Bnot|Add0~30 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~29 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N28
cycloneive_lcell_comb \FD|ALU|somaSub[14]~28 (
// Equation(s):
// \FD|ALU|somaSub[14]~28_combout  = (\FD|ALU|Bnot|Add0~29_combout  & (\FD|ALU|somaSub[13]~27  $ (GND))) # (!\FD|ALU|Bnot|Add0~29_combout  & (!\FD|ALU|somaSub[13]~27  & VCC))
// \FD|ALU|somaSub[14]~29  = CARRY((\FD|ALU|Bnot|Add0~29_combout  & !\FD|ALU|somaSub[13]~27 ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[13]~27 ),
	.combout(\FD|ALU|somaSub[14]~28_combout ),
	.cout(\FD|ALU|somaSub[14]~29 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[14]~28 .lut_mask = 16'hC30C;
defparam \FD|ALU|somaSub[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N4
cycloneive_lcell_comb \FD|ALU|Add0~18 (
// Equation(s):
// \FD|ALU|Add0~18_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[14]~28_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[14]~28_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~18 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N5
dffeas \FD|Banco_Regis|registers~372 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~372 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~372 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~1093 (
// Equation(s):
// \FD|Banco_Regis|registers~1093_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & (\FD|PC|DOUT [2] & \FD|Banco_Regis|registers~372_q ))

	.dataa(gnd),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Banco_Regis|registers~372_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1093_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1093 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N30
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~31 (
// Equation(s):
// \FD|ALU|Bnot|Add0~31_combout  = (\FD|ALU|Bnot|Add0~30  & (\FD|UC_ULA|Equal0~0_combout  $ ((\FD|Banco_Regis|registers~1092_combout )))) # (!\FD|ALU|Bnot|Add0~30  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1092_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~32  = CARRY((\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1092_combout )) # (!\FD|ALU|Bnot|Add0~30 ))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1092_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~30 ),
	.combout(\FD|ALU|Bnot|Add0~31_combout ),
	.cout(\FD|ALU|Bnot|Add0~32 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~31 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N30
cycloneive_lcell_comb \FD|ALU|somaSub[15]~30 (
// Equation(s):
// \FD|ALU|somaSub[15]~30_combout  = (\FD|ALU|Bnot|Add0~31_combout  & (!\FD|ALU|somaSub[14]~29 )) # (!\FD|ALU|Bnot|Add0~31_combout  & ((\FD|ALU|somaSub[14]~29 ) # (GND)))
// \FD|ALU|somaSub[15]~31  = CARRY((!\FD|ALU|somaSub[14]~29 ) # (!\FD|ALU|Bnot|Add0~31_combout ))

	.dataa(\FD|ALU|Bnot|Add0~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[14]~29 ),
	.combout(\FD|ALU|somaSub[15]~30_combout ),
	.cout(\FD|ALU|somaSub[15]~31 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[15]~30 .lut_mask = 16'h5A5F;
defparam \FD|ALU|somaSub[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N26
cycloneive_lcell_comb \FD|ALU|Add0~19 (
// Equation(s):
// \FD|ALU|Add0~19_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[15]~30_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[15]~30_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~19 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N27
dffeas \FD|Banco_Regis|registers~373 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~373 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~373 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N16
cycloneive_lcell_comb \FD|Banco_Regis|registers~1092 (
// Equation(s):
// \FD|Banco_Regis|registers~1092_combout  = (\FD|Banco_Regis|registers~373_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|Banco_Regis|registers~373_q ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1092_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1092 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N0
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~33 (
// Equation(s):
// \FD|ALU|Bnot|Add0~33_combout  = (\FD|ALU|Bnot|Add0~32  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1091_combout )))) # (!\FD|ALU|Bnot|Add0~32  & (\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1091_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~34  = CARRY((!\FD|ALU|Bnot|Add0~32  & (\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1091_combout ))))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1091_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~32 ),
	.combout(\FD|ALU|Bnot|Add0~33_combout ),
	.cout(\FD|ALU|Bnot|Add0~34 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~33 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N0
cycloneive_lcell_comb \FD|ALU|somaSub[16]~32 (
// Equation(s):
// \FD|ALU|somaSub[16]~32_combout  = (\FD|ALU|Bnot|Add0~33_combout  & (\FD|ALU|somaSub[15]~31  $ (GND))) # (!\FD|ALU|Bnot|Add0~33_combout  & (!\FD|ALU|somaSub[15]~31  & VCC))
// \FD|ALU|somaSub[16]~33  = CARRY((\FD|ALU|Bnot|Add0~33_combout  & !\FD|ALU|somaSub[15]~31 ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[15]~31 ),
	.combout(\FD|ALU|somaSub[16]~32_combout ),
	.cout(\FD|ALU|somaSub[16]~33 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[16]~32 .lut_mask = 16'hC30C;
defparam \FD|ALU|somaSub[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N14
cycloneive_lcell_comb \FD|ALU|Add0~20 (
// Equation(s):
// \FD|ALU|Add0~20_combout  = (\FD|ALU|somaSub[16]~32_combout  & \FD|UC_ULA|ULActrl[1]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[16]~32_combout ),
	.datad(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~20 .lut_mask = 16'hF000;
defparam \FD|ALU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N24
cycloneive_lcell_comb \FD|Banco_Regis|registers~374feeder (
// Equation(s):
// \FD|Banco_Regis|registers~374feeder_combout  = \FD|ALU|Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ALU|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~374feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~374feeder .lut_mask = 16'hF0F0;
defparam \FD|Banco_Regis|registers~374feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N25
dffeas \FD|Banco_Regis|registers~374 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~374 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1091 (
// Equation(s):
// \FD|Banco_Regis|registers~1091_combout  = (\FD|PC|DOUT [2] & (\FD|Banco_Regis|registers~374_q  & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|Banco_Regis|registers~374_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1091_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1091 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N2
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~35 (
// Equation(s):
// \FD|ALU|Bnot|Add0~35_combout  = (\FD|ALU|Bnot|Add0~34  & (\FD|UC_ULA|Equal0~0_combout  $ ((\FD|Banco_Regis|registers~1090_combout )))) # (!\FD|ALU|Bnot|Add0~34  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1090_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~36  = CARRY((\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1090_combout )) # (!\FD|ALU|Bnot|Add0~34 ))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1090_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~34 ),
	.combout(\FD|ALU|Bnot|Add0~35_combout ),
	.cout(\FD|ALU|Bnot|Add0~36 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~35 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N2
cycloneive_lcell_comb \FD|ALU|somaSub[17]~34 (
// Equation(s):
// \FD|ALU|somaSub[17]~34_combout  = (\FD|ALU|Bnot|Add0~35_combout  & (!\FD|ALU|somaSub[16]~33 )) # (!\FD|ALU|Bnot|Add0~35_combout  & ((\FD|ALU|somaSub[16]~33 ) # (GND)))
// \FD|ALU|somaSub[17]~35  = CARRY((!\FD|ALU|somaSub[16]~33 ) # (!\FD|ALU|Bnot|Add0~35_combout ))

	.dataa(\FD|ALU|Bnot|Add0~35_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[16]~33 ),
	.combout(\FD|ALU|somaSub[17]~34_combout ),
	.cout(\FD|ALU|somaSub[17]~35 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[17]~34 .lut_mask = 16'h5A5F;
defparam \FD|ALU|somaSub[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N6
cycloneive_lcell_comb \FD|ALU|Add0~21 (
// Equation(s):
// \FD|ALU|Add0~21_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[17]~34_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[17]~34_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~21 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~375feeder (
// Equation(s):
// \FD|Banco_Regis|registers~375feeder_combout  = \FD|ALU|Add0~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|Add0~21_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~375feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~375feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~375feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N3
dffeas \FD|Banco_Regis|registers~375 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~375 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~375 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1090 (
// Equation(s):
// \FD|Banco_Regis|registers~1090_combout  = (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & (\FD|PC|DOUT [2] & \FD|Banco_Regis|registers~375_q ))

	.dataa(gnd),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Banco_Regis|registers~375_q ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1090_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1090 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N4
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~37 (
// Equation(s):
// \FD|ALU|Bnot|Add0~37_combout  = (\FD|ALU|Bnot|Add0~36  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1089_combout )))) # (!\FD|ALU|Bnot|Add0~36  & (\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1089_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~38  = CARRY((!\FD|ALU|Bnot|Add0~36  & (\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1089_combout ))))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1089_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~36 ),
	.combout(\FD|ALU|Bnot|Add0~37_combout ),
	.cout(\FD|ALU|Bnot|Add0~38 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~37 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N4
cycloneive_lcell_comb \FD|ALU|somaSub[18]~36 (
// Equation(s):
// \FD|ALU|somaSub[18]~36_combout  = (\FD|ALU|Bnot|Add0~37_combout  & (\FD|ALU|somaSub[17]~35  $ (GND))) # (!\FD|ALU|Bnot|Add0~37_combout  & (!\FD|ALU|somaSub[17]~35  & VCC))
// \FD|ALU|somaSub[18]~37  = CARRY((\FD|ALU|Bnot|Add0~37_combout  & !\FD|ALU|somaSub[17]~35 ))

	.dataa(\FD|ALU|Bnot|Add0~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[17]~35 ),
	.combout(\FD|ALU|somaSub[18]~36_combout ),
	.cout(\FD|ALU|somaSub[18]~37 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[18]~36 .lut_mask = 16'hA50A;
defparam \FD|ALU|somaSub[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N22
cycloneive_lcell_comb \FD|ALU|Add0~17 (
// Equation(s):
// \FD|ALU|Add0~17_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[18]~36_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[18]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|ALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~17 .lut_mask = 16'hA0A0;
defparam \FD|ALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N23
dffeas \FD|Banco_Regis|registers~376 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~376 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~1089 (
// Equation(s):
// \FD|Banco_Regis|registers~1089_combout  = (\FD|PC|DOUT [2] & (\FD|Banco_Regis|registers~376_q  & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Banco_Regis|registers~376_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1089_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1089 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N6
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~39 (
// Equation(s):
// \FD|ALU|Bnot|Add0~39_combout  = (\FD|ALU|Bnot|Add0~38  & (\FD|UC_ULA|Equal0~0_combout  $ ((\FD|Banco_Regis|registers~1088_combout )))) # (!\FD|ALU|Bnot|Add0~38  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1088_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~40  = CARRY((\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1088_combout )) # (!\FD|ALU|Bnot|Add0~38 ))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1088_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~38 ),
	.combout(\FD|ALU|Bnot|Add0~39_combout ),
	.cout(\FD|ALU|Bnot|Add0~40 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~39 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N6
cycloneive_lcell_comb \FD|ALU|somaSub[19]~38 (
// Equation(s):
// \FD|ALU|somaSub[19]~38_combout  = (\FD|ALU|Bnot|Add0~39_combout  & (!\FD|ALU|somaSub[18]~37 )) # (!\FD|ALU|Bnot|Add0~39_combout  & ((\FD|ALU|somaSub[18]~37 ) # (GND)))
// \FD|ALU|somaSub[19]~39  = CARRY((!\FD|ALU|somaSub[18]~37 ) # (!\FD|ALU|Bnot|Add0~39_combout ))

	.dataa(\FD|ALU|Bnot|Add0~39_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[18]~37 ),
	.combout(\FD|ALU|somaSub[19]~38_combout ),
	.cout(\FD|ALU|somaSub[19]~39 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[19]~38 .lut_mask = 16'h5A5F;
defparam \FD|ALU|somaSub[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N12
cycloneive_lcell_comb \FD|ALU|Add0~14 (
// Equation(s):
// \FD|ALU|Add0~14_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[19]~38_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[19]~38_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~14 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N0
cycloneive_lcell_comb \FD|Banco_Regis|registers~377feeder (
// Equation(s):
// \FD|Banco_Regis|registers~377feeder_combout  = \FD|ALU|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~377feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~377feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~377feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N1
dffeas \FD|Banco_Regis|registers~377 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~377 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1088 (
// Equation(s):
// \FD|Banco_Regis|registers~1088_combout  = (\FD|Banco_Regis|registers~377_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(\FD|Banco_Regis|registers~377_q ),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1088_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1088 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N8
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~41 (
// Equation(s):
// \FD|ALU|Bnot|Add0~41_combout  = (\FD|ALU|Bnot|Add0~40  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1087_combout )))) # (!\FD|ALU|Bnot|Add0~40  & (\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1087_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~42  = CARRY((!\FD|ALU|Bnot|Add0~40  & (\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1087_combout ))))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1087_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~40 ),
	.combout(\FD|ALU|Bnot|Add0~41_combout ),
	.cout(\FD|ALU|Bnot|Add0~42 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~41 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N8
cycloneive_lcell_comb \FD|ALU|somaSub[20]~40 (
// Equation(s):
// \FD|ALU|somaSub[20]~40_combout  = (\FD|ALU|Bnot|Add0~41_combout  & (\FD|ALU|somaSub[19]~39  $ (GND))) # (!\FD|ALU|Bnot|Add0~41_combout  & (!\FD|ALU|somaSub[19]~39  & VCC))
// \FD|ALU|somaSub[20]~41  = CARRY((\FD|ALU|Bnot|Add0~41_combout  & !\FD|ALU|somaSub[19]~39 ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[19]~39 ),
	.combout(\FD|ALU|somaSub[20]~40_combout ),
	.cout(\FD|ALU|somaSub[20]~41 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[20]~40 .lut_mask = 16'hC30C;
defparam \FD|ALU|somaSub[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N18
cycloneive_lcell_comb \FD|ALU|Add0~15 (
// Equation(s):
// \FD|ALU|Add0~15_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[20]~40_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[20]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|ALU|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~15 .lut_mask = 16'hA0A0;
defparam \FD|ALU|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N22
cycloneive_lcell_comb \FD|Banco_Regis|registers~378feeder (
// Equation(s):
// \FD|Banco_Regis|registers~378feeder_combout  = \FD|ALU|Add0~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|Add0~15_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~378feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~378feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~378feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N23
dffeas \FD|Banco_Regis|registers~378 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~378 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~378 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N28
cycloneive_lcell_comb \FD|Banco_Regis|registers~1087 (
// Equation(s):
// \FD|Banco_Regis|registers~1087_combout  = (\FD|Banco_Regis|registers~378_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(\FD|Banco_Regis|registers~378_q ),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1087_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1087 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N10
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~43 (
// Equation(s):
// \FD|ALU|Bnot|Add0~43_combout  = (\FD|ALU|Bnot|Add0~42  & (\FD|UC_ULA|Equal0~0_combout  $ ((\FD|Banco_Regis|registers~1086_combout )))) # (!\FD|ALU|Bnot|Add0~42  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1086_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~44  = CARRY((\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1086_combout )) # (!\FD|ALU|Bnot|Add0~42 ))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1086_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~42 ),
	.combout(\FD|ALU|Bnot|Add0~43_combout ),
	.cout(\FD|ALU|Bnot|Add0~44 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~43 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N10
cycloneive_lcell_comb \FD|ALU|somaSub[21]~42 (
// Equation(s):
// \FD|ALU|somaSub[21]~42_combout  = (\FD|ALU|Bnot|Add0~43_combout  & (!\FD|ALU|somaSub[20]~41 )) # (!\FD|ALU|Bnot|Add0~43_combout  & ((\FD|ALU|somaSub[20]~41 ) # (GND)))
// \FD|ALU|somaSub[21]~43  = CARRY((!\FD|ALU|somaSub[20]~41 ) # (!\FD|ALU|Bnot|Add0~43_combout ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[20]~41 ),
	.combout(\FD|ALU|somaSub[21]~42_combout ),
	.cout(\FD|ALU|somaSub[21]~43 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[21]~42 .lut_mask = 16'h3C3F;
defparam \FD|ALU|somaSub[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N16
cycloneive_lcell_comb \FD|ALU|Add0~16 (
// Equation(s):
// \FD|ALU|Add0~16_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[21]~42_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[21]~42_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~16 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~379feeder (
// Equation(s):
// \FD|Banco_Regis|registers~379feeder_combout  = \FD|ALU|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~379feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~379feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~379feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N9
dffeas \FD|Banco_Regis|registers~379 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~379 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1086 (
// Equation(s):
// \FD|Banco_Regis|registers~1086_combout  = (\FD|Banco_Regis|registers~379_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|Banco_Regis|registers~379_q ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1086_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1086 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N12
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~45 (
// Equation(s):
// \FD|ALU|Bnot|Add0~45_combout  = (\FD|ALU|Bnot|Add0~44  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1085_combout )))) # (!\FD|ALU|Bnot|Add0~44  & (\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1085_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~46  = CARRY((!\FD|ALU|Bnot|Add0~44  & (\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1085_combout ))))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1085_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~44 ),
	.combout(\FD|ALU|Bnot|Add0~45_combout ),
	.cout(\FD|ALU|Bnot|Add0~46 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~45 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N12
cycloneive_lcell_comb \FD|ALU|somaSub[22]~44 (
// Equation(s):
// \FD|ALU|somaSub[22]~44_combout  = (\FD|ALU|Bnot|Add0~45_combout  & (\FD|ALU|somaSub[21]~43  $ (GND))) # (!\FD|ALU|Bnot|Add0~45_combout  & (!\FD|ALU|somaSub[21]~43  & VCC))
// \FD|ALU|somaSub[22]~45  = CARRY((\FD|ALU|Bnot|Add0~45_combout  & !\FD|ALU|somaSub[21]~43 ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[21]~43 ),
	.combout(\FD|ALU|somaSub[22]~44_combout ),
	.cout(\FD|ALU|somaSub[22]~45 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[22]~44 .lut_mask = 16'hC30C;
defparam \FD|ALU|somaSub[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N30
cycloneive_lcell_comb \FD|ALU|Add0~24 (
// Equation(s):
// \FD|ALU|Add0~24_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[22]~44_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[22]~44_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~24 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N31
dffeas \FD|Banco_Regis|registers~380 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~380 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N26
cycloneive_lcell_comb \FD|Banco_Regis|registers~1085 (
// Equation(s):
// \FD|Banco_Regis|registers~1085_combout  = (\FD|Banco_Regis|registers~380_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(\FD|Banco_Regis|registers~380_q ),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1085_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1085 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N14
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~47 (
// Equation(s):
// \FD|ALU|Bnot|Add0~47_combout  = (\FD|ALU|Bnot|Add0~46  & (\FD|UC_ULA|Equal0~0_combout  $ ((\FD|Banco_Regis|registers~1084_combout )))) # (!\FD|ALU|Bnot|Add0~46  & ((\FD|UC_ULA|Equal0~0_combout  $ (!\FD|Banco_Regis|registers~1084_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~48  = CARRY((\FD|UC_ULA|Equal0~0_combout  $ (\FD|Banco_Regis|registers~1084_combout )) # (!\FD|ALU|Bnot|Add0~46 ))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(\FD|Banco_Regis|registers~1084_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~46 ),
	.combout(\FD|ALU|Bnot|Add0~47_combout ),
	.cout(\FD|ALU|Bnot|Add0~48 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~47 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N14
cycloneive_lcell_comb \FD|ALU|somaSub[23]~46 (
// Equation(s):
// \FD|ALU|somaSub[23]~46_combout  = (\FD|ALU|Bnot|Add0~47_combout  & (!\FD|ALU|somaSub[22]~45 )) # (!\FD|ALU|Bnot|Add0~47_combout  & ((\FD|ALU|somaSub[22]~45 ) # (GND)))
// \FD|ALU|somaSub[23]~47  = CARRY((!\FD|ALU|somaSub[22]~45 ) # (!\FD|ALU|Bnot|Add0~47_combout ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[22]~45 ),
	.combout(\FD|ALU|somaSub[23]~46_combout ),
	.cout(\FD|ALU|somaSub[23]~47 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[23]~46 .lut_mask = 16'h3C3F;
defparam \FD|ALU|somaSub[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N4
cycloneive_lcell_comb \FD|ALU|Add0~25 (
// Equation(s):
// \FD|ALU|Add0~25_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[23]~46_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[23]~46_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~25 .lut_mask = 16'hAA00;
defparam \FD|ALU|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N5
dffeas \FD|Banco_Regis|registers~381 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~381 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N10
cycloneive_lcell_comb \FD|Banco_Regis|registers~1084 (
// Equation(s):
// \FD|Banco_Regis|registers~1084_combout  = (\FD|Banco_Regis|registers~381_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|Banco_Regis|registers~381_q ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1084_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1084 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N16
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~49 (
// Equation(s):
// \FD|ALU|Bnot|Add0~49_combout  = (\FD|ALU|Bnot|Add0~48  & ((\FD|Banco_Regis|registers~1083_combout  $ (!\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~48  & (\FD|Banco_Regis|registers~1083_combout  $ (\FD|UC_ULA|Equal0~0_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~50  = CARRY((!\FD|ALU|Bnot|Add0~48  & (\FD|Banco_Regis|registers~1083_combout  $ (!\FD|UC_ULA|Equal0~0_combout ))))

	.dataa(\FD|Banco_Regis|registers~1083_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~48 ),
	.combout(\FD|ALU|Bnot|Add0~49_combout ),
	.cout(\FD|ALU|Bnot|Add0~50 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~49 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N16
cycloneive_lcell_comb \FD|ALU|somaSub[24]~48 (
// Equation(s):
// \FD|ALU|somaSub[24]~48_combout  = (\FD|ALU|Bnot|Add0~49_combout  & (\FD|ALU|somaSub[23]~47  $ (GND))) # (!\FD|ALU|Bnot|Add0~49_combout  & (!\FD|ALU|somaSub[23]~47  & VCC))
// \FD|ALU|somaSub[24]~49  = CARRY((\FD|ALU|Bnot|Add0~49_combout  & !\FD|ALU|somaSub[23]~47 ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[23]~47 ),
	.combout(\FD|ALU|somaSub[24]~48_combout ),
	.cout(\FD|ALU|somaSub[24]~49 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[24]~48 .lut_mask = 16'hC30C;
defparam \FD|ALU|somaSub[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N28
cycloneive_lcell_comb \FD|ALU|Add0~26 (
// Equation(s):
// \FD|ALU|Add0~26_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[24]~48_combout )

	.dataa(gnd),
	.datab(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[24]~48_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~26 .lut_mask = 16'hCC00;
defparam \FD|ALU|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y9_N29
dffeas \FD|Banco_Regis|registers~382 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~382 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~382 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N2
cycloneive_lcell_comb \FD|Banco_Regis|registers~1083 (
// Equation(s):
// \FD|Banco_Regis|registers~1083_combout  = (\FD|Banco_Regis|registers~382_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|Banco_Regis|registers~382_q ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1083_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1083 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N18
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~51 (
// Equation(s):
// \FD|ALU|Bnot|Add0~51_combout  = (\FD|ALU|Bnot|Add0~50  & (\FD|Banco_Regis|registers~1082_combout  $ ((\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~50  & ((\FD|Banco_Regis|registers~1082_combout  $ (!\FD|UC_ULA|Equal0~0_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~52  = CARRY((\FD|Banco_Regis|registers~1082_combout  $ (\FD|UC_ULA|Equal0~0_combout )) # (!\FD|ALU|Bnot|Add0~50 ))

	.dataa(\FD|Banco_Regis|registers~1082_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~50 ),
	.combout(\FD|ALU|Bnot|Add0~51_combout ),
	.cout(\FD|ALU|Bnot|Add0~52 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~51 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N18
cycloneive_lcell_comb \FD|ALU|somaSub[25]~50 (
// Equation(s):
// \FD|ALU|somaSub[25]~50_combout  = (\FD|ALU|Bnot|Add0~51_combout  & (!\FD|ALU|somaSub[24]~49 )) # (!\FD|ALU|Bnot|Add0~51_combout  & ((\FD|ALU|somaSub[24]~49 ) # (GND)))
// \FD|ALU|somaSub[25]~51  = CARRY((!\FD|ALU|somaSub[24]~49 ) # (!\FD|ALU|Bnot|Add0~51_combout ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[24]~49 ),
	.combout(\FD|ALU|somaSub[25]~50_combout ),
	.cout(\FD|ALU|somaSub[25]~51 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[25]~50 .lut_mask = 16'h3C3F;
defparam \FD|ALU|somaSub[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N30
cycloneive_lcell_comb \FD|ALU|Add0~23 (
// Equation(s):
// \FD|ALU|Add0~23_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[25]~50_combout )

	.dataa(gnd),
	.datab(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[25]~50_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~23 .lut_mask = 16'hCC00;
defparam \FD|ALU|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N18
cycloneive_lcell_comb \FD|Banco_Regis|registers~383feeder (
// Equation(s):
// \FD|Banco_Regis|registers~383feeder_combout  = \FD|ALU|Add0~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|Add0~23_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~383feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~383feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~383feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N19
dffeas \FD|Banco_Regis|registers~383 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~383feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~383 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N30
cycloneive_lcell_comb \FD|Banco_Regis|registers~1082 (
// Equation(s):
// \FD|Banco_Regis|registers~1082_combout  = (\FD|PC|DOUT [2] & (\FD|Banco_Regis|registers~383_q  & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|Banco_Regis|registers~383_q ),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1082_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1082 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N20
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~53 (
// Equation(s):
// \FD|ALU|Bnot|Add0~53_combout  = (\FD|ALU|Bnot|Add0~52  & ((\FD|Banco_Regis|registers~1081_combout  $ (!\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~52  & (\FD|Banco_Regis|registers~1081_combout  $ (\FD|UC_ULA|Equal0~0_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~54  = CARRY((!\FD|ALU|Bnot|Add0~52  & (\FD|Banco_Regis|registers~1081_combout  $ (!\FD|UC_ULA|Equal0~0_combout ))))

	.dataa(\FD|Banco_Regis|registers~1081_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~52 ),
	.combout(\FD|ALU|Bnot|Add0~53_combout ),
	.cout(\FD|ALU|Bnot|Add0~54 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~53 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N20
cycloneive_lcell_comb \FD|ALU|somaSub[26]~52 (
// Equation(s):
// \FD|ALU|somaSub[26]~52_combout  = (\FD|ALU|Bnot|Add0~53_combout  & (\FD|ALU|somaSub[25]~51  $ (GND))) # (!\FD|ALU|Bnot|Add0~53_combout  & (!\FD|ALU|somaSub[25]~51  & VCC))
// \FD|ALU|somaSub[26]~53  = CARRY((\FD|ALU|Bnot|Add0~53_combout  & !\FD|ALU|somaSub[25]~51 ))

	.dataa(\FD|ALU|Bnot|Add0~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[25]~51 ),
	.combout(\FD|ALU|somaSub[26]~52_combout ),
	.cout(\FD|ALU|somaSub[26]~53 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[26]~52 .lut_mask = 16'hA50A;
defparam \FD|ALU|somaSub[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N10
cycloneive_lcell_comb \FD|ALU|Add0~30 (
// Equation(s):
// \FD|ALU|Add0~30_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[26]~52_combout )

	.dataa(gnd),
	.datab(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datac(\FD|ALU|somaSub[26]~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|ALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~30 .lut_mask = 16'hC0C0;
defparam \FD|ALU|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y9_N11
dffeas \FD|Banco_Regis|registers~384 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~384 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N12
cycloneive_lcell_comb \FD|Banco_Regis|registers~1081 (
// Equation(s):
// \FD|Banco_Regis|registers~1081_combout  = (\FD|Banco_Regis|registers~384_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(\FD|Banco_Regis|registers~384_q ),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1081_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1081 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N22
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~55 (
// Equation(s):
// \FD|ALU|Bnot|Add0~55_combout  = (\FD|ALU|Bnot|Add0~54  & (\FD|Banco_Regis|registers~1080_combout  $ ((\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~54  & ((\FD|Banco_Regis|registers~1080_combout  $ (!\FD|UC_ULA|Equal0~0_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~56  = CARRY((\FD|Banco_Regis|registers~1080_combout  $ (\FD|UC_ULA|Equal0~0_combout )) # (!\FD|ALU|Bnot|Add0~54 ))

	.dataa(\FD|Banco_Regis|registers~1080_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~54 ),
	.combout(\FD|ALU|Bnot|Add0~55_combout ),
	.cout(\FD|ALU|Bnot|Add0~56 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~55 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N22
cycloneive_lcell_comb \FD|ALU|somaSub[27]~54 (
// Equation(s):
// \FD|ALU|somaSub[27]~54_combout  = (\FD|ALU|Bnot|Add0~55_combout  & (!\FD|ALU|somaSub[26]~53 )) # (!\FD|ALU|Bnot|Add0~55_combout  & ((\FD|ALU|somaSub[26]~53 ) # (GND)))
// \FD|ALU|somaSub[27]~55  = CARRY((!\FD|ALU|somaSub[26]~53 ) # (!\FD|ALU|Bnot|Add0~55_combout ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[26]~53 ),
	.combout(\FD|ALU|somaSub[27]~54_combout ),
	.cout(\FD|ALU|somaSub[27]~55 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[27]~54 .lut_mask = 16'h3C3F;
defparam \FD|ALU|somaSub[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N22
cycloneive_lcell_comb \FD|ALU|Add0~29 (
// Equation(s):
// \FD|ALU|Add0~29_combout  = (\FD|ALU|somaSub[27]~54_combout  & \FD|UC_ULA|ULActrl[1]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[27]~54_combout ),
	.datad(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~29 .lut_mask = 16'hF000;
defparam \FD|ALU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y9_N23
dffeas \FD|Banco_Regis|registers~385 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~385 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N8
cycloneive_lcell_comb \FD|Banco_Regis|registers~1080 (
// Equation(s):
// \FD|Banco_Regis|registers~1080_combout  = (\FD|Banco_Regis|registers~385_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(\FD|Banco_Regis|registers~385_q ),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1080_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1080 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N24
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~57 (
// Equation(s):
// \FD|ALU|Bnot|Add0~57_combout  = (\FD|ALU|Bnot|Add0~56  & ((\FD|Banco_Regis|registers~1079_combout  $ (!\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~56  & (\FD|Banco_Regis|registers~1079_combout  $ (\FD|UC_ULA|Equal0~0_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~58  = CARRY((!\FD|ALU|Bnot|Add0~56  & (\FD|Banco_Regis|registers~1079_combout  $ (!\FD|UC_ULA|Equal0~0_combout ))))

	.dataa(\FD|Banco_Regis|registers~1079_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~56 ),
	.combout(\FD|ALU|Bnot|Add0~57_combout ),
	.cout(\FD|ALU|Bnot|Add0~58 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~57 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N24
cycloneive_lcell_comb \FD|ALU|somaSub[28]~56 (
// Equation(s):
// \FD|ALU|somaSub[28]~56_combout  = (\FD|ALU|Bnot|Add0~57_combout  & (\FD|ALU|somaSub[27]~55  $ (GND))) # (!\FD|ALU|Bnot|Add0~57_combout  & (!\FD|ALU|somaSub[27]~55  & VCC))
// \FD|ALU|somaSub[28]~57  = CARRY((\FD|ALU|Bnot|Add0~57_combout  & !\FD|ALU|somaSub[27]~55 ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[27]~55 ),
	.combout(\FD|ALU|somaSub[28]~56_combout ),
	.cout(\FD|ALU|somaSub[28]~57 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[28]~56 .lut_mask = 16'hC30C;
defparam \FD|ALU|somaSub[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N8
cycloneive_lcell_comb \FD|ALU|Add0~22 (
// Equation(s):
// \FD|ALU|Add0~22_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[28]~56_combout )

	.dataa(gnd),
	.datab(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datac(\FD|ALU|somaSub[28]~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|ALU|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~22 .lut_mask = 16'hC0C0;
defparam \FD|ALU|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~386feeder (
// Equation(s):
// \FD|Banco_Regis|registers~386feeder_combout  = \FD|ALU|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|ALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~386feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~386feeder .lut_mask = 16'hFF00;
defparam \FD|Banco_Regis|registers~386feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N21
dffeas \FD|Banco_Regis|registers~386 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~386feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~386 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N4
cycloneive_lcell_comb \FD|Banco_Regis|registers~1079 (
// Equation(s):
// \FD|Banco_Regis|registers~1079_combout  = (\FD|Banco_Regis|registers~386_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(\FD|Banco_Regis|registers~386_q ),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1079_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1079 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N26
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~59 (
// Equation(s):
// \FD|ALU|Bnot|Add0~59_combout  = (\FD|ALU|Bnot|Add0~58  & (\FD|Banco_Regis|registers~1078_combout  $ ((\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~58  & ((\FD|Banco_Regis|registers~1078_combout  $ (!\FD|UC_ULA|Equal0~0_combout )) # (GND)))
// \FD|ALU|Bnot|Add0~60  = CARRY((\FD|Banco_Regis|registers~1078_combout  $ (\FD|UC_ULA|Equal0~0_combout )) # (!\FD|ALU|Bnot|Add0~58 ))

	.dataa(\FD|Banco_Regis|registers~1078_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~58 ),
	.combout(\FD|ALU|Bnot|Add0~59_combout ),
	.cout(\FD|ALU|Bnot|Add0~60 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~59 .lut_mask = 16'h696F;
defparam \FD|ALU|Bnot|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N26
cycloneive_lcell_comb \FD|ALU|somaSub[29]~58 (
// Equation(s):
// \FD|ALU|somaSub[29]~58_combout  = (\FD|ALU|Bnot|Add0~59_combout  & (!\FD|ALU|somaSub[28]~57 )) # (!\FD|ALU|Bnot|Add0~59_combout  & ((\FD|ALU|somaSub[28]~57 ) # (GND)))
// \FD|ALU|somaSub[29]~59  = CARRY((!\FD|ALU|somaSub[28]~57 ) # (!\FD|ALU|Bnot|Add0~59_combout ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[28]~57 ),
	.combout(\FD|ALU|somaSub[29]~58_combout ),
	.cout(\FD|ALU|somaSub[29]~59 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[29]~58 .lut_mask = 16'h3C3F;
defparam \FD|ALU|somaSub[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N2
cycloneive_lcell_comb \FD|ALU|Add0~28 (
// Equation(s):
// \FD|ALU|Add0~28_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[29]~58_combout )

	.dataa(gnd),
	.datab(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datac(\FD|ALU|somaSub[29]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|ALU|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~28 .lut_mask = 16'hC0C0;
defparam \FD|ALU|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N3
dffeas \FD|Banco_Regis|registers~387 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~387 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N6
cycloneive_lcell_comb \FD|Banco_Regis|registers~1078 (
// Equation(s):
// \FD|Banco_Regis|registers~1078_combout  = (\FD|Banco_Regis|registers~387_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(gnd),
	.datab(\FD|Banco_Regis|registers~387_q ),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1078_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1078 .lut_mask = 16'hC000;
defparam \FD|Banco_Regis|registers~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N28
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~61 (
// Equation(s):
// \FD|ALU|Bnot|Add0~61_combout  = (\FD|ALU|Bnot|Add0~60  & ((\FD|Banco_Regis|registers~1077_combout  $ (!\FD|UC_ULA|Equal0~0_combout )))) # (!\FD|ALU|Bnot|Add0~60  & (\FD|Banco_Regis|registers~1077_combout  $ (\FD|UC_ULA|Equal0~0_combout  $ (GND))))
// \FD|ALU|Bnot|Add0~62  = CARRY((!\FD|ALU|Bnot|Add0~60  & (\FD|Banco_Regis|registers~1077_combout  $ (!\FD|UC_ULA|Equal0~0_combout ))))

	.dataa(\FD|Banco_Regis|registers~1077_combout ),
	.datab(\FD|UC_ULA|Equal0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|Bnot|Add0~60 ),
	.combout(\FD|ALU|Bnot|Add0~61_combout ),
	.cout(\FD|ALU|Bnot|Add0~62 ));
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~61 .lut_mask = 16'h9609;
defparam \FD|ALU|Bnot|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N28
cycloneive_lcell_comb \FD|ALU|somaSub[30]~60 (
// Equation(s):
// \FD|ALU|somaSub[30]~60_combout  = (\FD|ALU|Bnot|Add0~61_combout  & (\FD|ALU|somaSub[29]~59  $ (GND))) # (!\FD|ALU|Bnot|Add0~61_combout  & (!\FD|ALU|somaSub[29]~59  & VCC))
// \FD|ALU|somaSub[30]~61  = CARRY((\FD|ALU|Bnot|Add0~61_combout  & !\FD|ALU|somaSub[29]~59 ))

	.dataa(gnd),
	.datab(\FD|ALU|Bnot|Add0~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[29]~59 ),
	.combout(\FD|ALU|somaSub[30]~60_combout ),
	.cout(\FD|ALU|somaSub[30]~61 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[30]~60 .lut_mask = 16'hC30C;
defparam \FD|ALU|somaSub[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N28
cycloneive_lcell_comb \FD|ALU|Add0~27 (
// Equation(s):
// \FD|ALU|Add0~27_combout  = (\FD|UC_ULA|ULActrl[1]~4_combout  & \FD|ALU|somaSub[30]~60_combout )

	.dataa(gnd),
	.datab(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[30]~60_combout ),
	.cin(gnd),
	.combout(\FD|ALU|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Add0~27 .lut_mask = 16'hCC00;
defparam \FD|ALU|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N29
dffeas \FD|Banco_Regis|registers~388 (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|ALU|Add0~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|Banco_Regis|registers~1096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|Banco_Regis|registers~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FD|Banco_Regis|registers~388 .is_wysiwyg = "true";
defparam \FD|Banco_Regis|registers~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N20
cycloneive_lcell_comb \FD|Banco_Regis|registers~1077 (
// Equation(s):
// \FD|Banco_Regis|registers~1077_combout  = (\FD|Banco_Regis|registers~388_q  & (\FD|PC|DOUT [2] & \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ))

	.dataa(\FD|Banco_Regis|registers~388_q ),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cin(gnd),
	.combout(\FD|Banco_Regis|registers~1077_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Banco_Regis|registers~1077 .lut_mask = 16'hA000;
defparam \FD|Banco_Regis|registers~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N30
cycloneive_lcell_comb \FD|ALU|Bnot|Add0~63 (
// Equation(s):
// \FD|ALU|Bnot|Add0~63_combout  = \FD|UC_ULA|Equal0~0_combout  $ (\FD|ALU|Bnot|Add0~62  $ (!\FD|Banco_Regis|registers~1094_combout ))

	.dataa(\FD|UC_ULA|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Banco_Regis|registers~1094_combout ),
	.cin(\FD|ALU|Bnot|Add0~62 ),
	.combout(\FD|ALU|Bnot|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|Bnot|Add0~63 .lut_mask = 16'h5AA5;
defparam \FD|ALU|Bnot|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N30
cycloneive_lcell_comb \FD|ALU|somaSub[31]~62 (
// Equation(s):
// \FD|ALU|somaSub[31]~62_combout  = \FD|ALU|Bnot|Add0~63_combout  $ (\FD|ALU|somaSub[30]~61 )

	.dataa(\FD|ALU|Bnot|Add0~63_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FD|ALU|somaSub[30]~61 ),
	.combout(\FD|ALU|somaSub[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|somaSub[31]~62 .lut_mask = 16'h5A5A;
defparam \FD|ALU|somaSub[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N8
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~37 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~37_combout  = ((!\FD|ALU|somaSub[31]~62_combout  & !\FD|ALU|somaSub[30]~60_combout )) # (!\FD|UC_ULA|ULActrl[1]~4_combout )

	.dataa(\FD|ALU|somaSub[31]~62_combout ),
	.datab(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datac(gnd),
	.datad(\FD|ALU|somaSub[30]~60_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~37_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~37 .lut_mask = 16'h3377;
defparam \FD|comparadorDisplay|Equal0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N6
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~32 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~32_combout  = (\FD|ALU|Add0~0_combout  & !\FD|ALU|Add0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|ALU|Add0~0_combout ),
	.datad(\FD|ALU|Add0~1_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~32_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~32 .lut_mask = 16'h00F0;
defparam \FD|comparadorDisplay|Equal0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y7_N0
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~34 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~34_combout  = (!\FD|ALU|Add0~7_combout  & (!\FD|ALU|Add0~6_combout  & (!\FD|ALU|Add0~8_combout  & !\FD|ALU|Add0~9_combout )))

	.dataa(\FD|ALU|Add0~7_combout ),
	.datab(\FD|ALU|Add0~6_combout ),
	.datac(\FD|ALU|Add0~8_combout ),
	.datad(\FD|ALU|Add0~9_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~34_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~34 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N14
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~35 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~35_combout  = (!\FD|ALU|Add0~11_combout  & (!\FD|ALU|Add0~12_combout  & (!\FD|ALU|Add0~10_combout  & !\FD|ALU|Add0~13_combout )))

	.dataa(\FD|ALU|Add0~11_combout ),
	.datab(\FD|ALU|Add0~12_combout ),
	.datac(\FD|ALU|Add0~10_combout ),
	.datad(\FD|ALU|Add0~13_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~35_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~35 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N16
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~33 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~33_combout  = (\FD|ALU|Add0~2_combout  & (!\FD|ALU|Add0~5_combout  & (!\FD|ALU|Add0~4_combout  & !\FD|ALU|Add0~3_combout )))

	.dataa(\FD|ALU|Add0~2_combout ),
	.datab(\FD|ALU|Add0~5_combout ),
	.datac(\FD|ALU|Add0~4_combout ),
	.datad(\FD|ALU|Add0~3_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~33_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~33 .lut_mask = 16'h0002;
defparam \FD|comparadorDisplay|Equal0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N28
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~36 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~36_combout  = (\FD|comparadorDisplay|Equal0~32_combout  & (\FD|comparadorDisplay|Equal0~34_combout  & (\FD|comparadorDisplay|Equal0~35_combout  & \FD|comparadorDisplay|Equal0~33_combout )))

	.dataa(\FD|comparadorDisplay|Equal0~32_combout ),
	.datab(\FD|comparadorDisplay|Equal0~34_combout ),
	.datac(\FD|comparadorDisplay|Equal0~35_combout ),
	.datad(\FD|comparadorDisplay|Equal0~33_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~36_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~36 .lut_mask = 16'h8000;
defparam \FD|comparadorDisplay|Equal0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N4
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~44 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~44_combout  = ((!\FD|ALU|somaSub[22]~44_combout  & (!\FD|ALU|somaSub[23]~46_combout  & !\FD|ALU|somaSub[24]~48_combout ))) # (!\FD|UC_ULA|ULActrl[1]~4_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(\FD|ALU|somaSub[22]~44_combout ),
	.datac(\FD|ALU|somaSub[23]~46_combout ),
	.datad(\FD|ALU|somaSub[24]~48_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~44_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~44 .lut_mask = 16'h5557;
defparam \FD|comparadorDisplay|Equal0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N24
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~40 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~40_combout  = ((!\FD|ALU|somaSub[27]~54_combout  & (!\FD|ALU|somaSub[26]~52_combout  & !\FD|ALU|somaSub[29]~58_combout ))) # (!\FD|UC_ULA|ULActrl[1]~4_combout )

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(\FD|ALU|somaSub[27]~54_combout ),
	.datac(\FD|ALU|somaSub[26]~52_combout ),
	.datad(\FD|ALU|somaSub[29]~58_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~40_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~40 .lut_mask = 16'h5557;
defparam \FD|comparadorDisplay|Equal0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N14
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~41 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~41_combout  = (!\FD|ALU|Add0~23_combout  & (\FD|comparadorDisplay|Equal0~44_combout  & (!\FD|ALU|Add0~22_combout  & \FD|comparadorDisplay|Equal0~40_combout )))

	.dataa(\FD|ALU|Add0~23_combout ),
	.datab(\FD|comparadorDisplay|Equal0~44_combout ),
	.datac(\FD|ALU|Add0~22_combout ),
	.datad(\FD|comparadorDisplay|Equal0~40_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~41_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~41 .lut_mask = 16'h0400;
defparam \FD|comparadorDisplay|Equal0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N6
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~38 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~38_combout  = (!\FD|ALU|Add0~19_combout  & (!\FD|ALU|Add0~18_combout  & (!\FD|ALU|Add0~21_combout  & !\FD|ALU|Add0~20_combout )))

	.dataa(\FD|ALU|Add0~19_combout ),
	.datab(\FD|ALU|Add0~18_combout ),
	.datac(\FD|ALU|Add0~21_combout ),
	.datad(\FD|ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~38_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~38 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N18
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~43 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~43_combout  = (\FD|comparadorDisplay|Equal0~38_combout  & ((!\FD|ALU|somaSub[18]~36_combout ) # (!\FD|UC_ULA|ULActrl[1]~4_combout )))

	.dataa(\FD|UC_ULA|ULActrl[1]~4_combout ),
	.datab(\FD|ALU|somaSub[18]~36_combout ),
	.datac(gnd),
	.datad(\FD|comparadorDisplay|Equal0~38_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~43_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~43 .lut_mask = 16'h7700;
defparam \FD|comparadorDisplay|Equal0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N12
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~39 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~39_combout  = (!\FD|ALU|Add0~14_combout  & (!\FD|ALU|Add0~15_combout  & (!\FD|ALU|Add0~16_combout  & \FD|comparadorDisplay|Equal0~43_combout )))

	.dataa(\FD|ALU|Add0~14_combout ),
	.datab(\FD|ALU|Add0~15_combout ),
	.datac(\FD|ALU|Add0~16_combout ),
	.datad(\FD|comparadorDisplay|Equal0~43_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~39_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~39 .lut_mask = 16'h0100;
defparam \FD|comparadorDisplay|Equal0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N22
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~42 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~42_combout  = (\FD|comparadorDisplay|Equal0~37_combout  & (\FD|comparadorDisplay|Equal0~36_combout  & (\FD|comparadorDisplay|Equal0~41_combout  & \FD|comparadorDisplay|Equal0~39_combout )))

	.dataa(\FD|comparadorDisplay|Equal0~37_combout ),
	.datab(\FD|comparadorDisplay|Equal0~36_combout ),
	.datac(\FD|comparadorDisplay|Equal0~41_combout ),
	.datad(\FD|comparadorDisplay|Equal0~39_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~42_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~42 .lut_mask = 16'h8000;
defparam \FD|comparadorDisplay|Equal0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N19
dffeas \registradosDisplay|DOUT[0] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers~1095_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[0] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y7_N9
dffeas \registradosDisplay|DOUT[1] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers~1062_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[1] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y7_N13
dffeas \registradosDisplay|DOUT[2] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers~1065_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[2] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y7_N29
dffeas \registradosDisplay|DOUT[3] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers~1064_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[3] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N24
cycloneive_lcell_comb \display0|rascSaida7seg[0]~0 (
// Equation(s):
// \display0|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [2] & (!\registradosDisplay|DOUT [1] & (\registradosDisplay|DOUT [0] $ (!\registradosDisplay|DOUT [3])))) # (!\registradosDisplay|DOUT [2] & (\registradosDisplay|DOUT [0] & 
// (\registradosDisplay|DOUT [1] $ (!\registradosDisplay|DOUT [3]))))

	.dataa(\registradosDisplay|DOUT [0]),
	.datab(\registradosDisplay|DOUT [1]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [3]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[0]~0 .lut_mask = 16'h2812;
defparam \display0|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N14
cycloneive_lcell_comb \display0|rascSaida7seg[0]~1 (
// Equation(s):
// \display0|rascSaida7seg[0]~1_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display0|rascSaida7seg[0]~0_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display0|rascSaida7seg[0]~0_combout ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[0]~1 .lut_mask = 16'hFFCC;
defparam \display0|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N20
cycloneive_lcell_comb \display0|rascSaida7seg[1]~2 (
// Equation(s):
// \display0|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [1] & ((\registradosDisplay|DOUT [0] & ((\registradosDisplay|DOUT [3]))) # (!\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [2])))) # (!\registradosDisplay|DOUT [1] & 
// (\registradosDisplay|DOUT [2] & (\registradosDisplay|DOUT [0] $ (\registradosDisplay|DOUT [3]))))

	.dataa(\registradosDisplay|DOUT [0]),
	.datab(\registradosDisplay|DOUT [1]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [3]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[1]~2 .lut_mask = 16'hD860;
defparam \display0|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N2
cycloneive_lcell_comb \display0|rascSaida7seg[1]~3 (
// Equation(s):
// \display0|rascSaida7seg[1]~3_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display0|rascSaida7seg[1]~2_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display0|rascSaida7seg[1]~2_combout ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[1]~3 .lut_mask = 16'hFFCC;
defparam \display0|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N12
cycloneive_lcell_comb \display0|rascSaida7seg[2]~4 (
// Equation(s):
// \display0|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [0] & (!\registradosDisplay|DOUT [1] & \registradosDisplay|DOUT [2])) # (!\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [1] & !\registradosDisplay|DOUT [2]))

	.dataa(\registradosDisplay|DOUT [0]),
	.datab(\registradosDisplay|DOUT [1]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[2]~4 .lut_mask = 16'h2424;
defparam \display0|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N22
cycloneive_lcell_comb \display0|rascSaida7seg[2]~5 (
// Equation(s):
// \display0|rascSaida7seg[2]~5_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # ((\registradosDisplay|DOUT [3] & (\registradosDisplay|DOUT [2] & !\display0|rascSaida7seg[2]~4_combout )) # (!\registradosDisplay|DOUT [3] & (!\registradosDisplay|DOUT [2] & 
// \display0|rascSaida7seg[2]~4_combout )))

	.dataa(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datab(\registradosDisplay|DOUT [3]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\display0|rascSaida7seg[2]~4_combout ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[2]~5 .lut_mask = 16'hABEA;
defparam \display0|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N28
cycloneive_lcell_comb \display0|rascSaida7seg[3]~6 (
// Equation(s):
// \display0|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [1] & ((\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [2])) # (!\registradosDisplay|DOUT [0] & (!\registradosDisplay|DOUT [2] & \registradosDisplay|DOUT [3])))) # 
// (!\registradosDisplay|DOUT [1] & (!\registradosDisplay|DOUT [3] & (\registradosDisplay|DOUT [0] $ (\registradosDisplay|DOUT [2]))))

	.dataa(\registradosDisplay|DOUT [0]),
	.datab(\registradosDisplay|DOUT [1]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [3]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[3]~6 .lut_mask = 16'h8492;
defparam \display0|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N26
cycloneive_lcell_comb \display0|rascSaida7seg[3]~7 (
// Equation(s):
// \display0|rascSaida7seg[3]~7_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display0|rascSaida7seg[3]~6_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display0|rascSaida7seg[3]~6_combout ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[3]~7 .lut_mask = 16'hFFCC;
defparam \display0|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N0
cycloneive_lcell_comb \display0|rascSaida7seg[4]~8 (
// Equation(s):
// \display0|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [1] & (\registradosDisplay|DOUT [0] & ((!\registradosDisplay|DOUT [3])))) # (!\registradosDisplay|DOUT [1] & ((\registradosDisplay|DOUT [2] & ((!\registradosDisplay|DOUT [3]))) # 
// (!\registradosDisplay|DOUT [2] & (\registradosDisplay|DOUT [0]))))

	.dataa(\registradosDisplay|DOUT [0]),
	.datab(\registradosDisplay|DOUT [1]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [3]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[4]~8 .lut_mask = 16'h02BA;
defparam \display0|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N10
cycloneive_lcell_comb \display0|rascSaida7seg[4]~9 (
// Equation(s):
// \display0|rascSaida7seg[4]~9_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display0|rascSaida7seg[4]~8_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display0|rascSaida7seg[4]~8_combout ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[4]~9 .lut_mask = 16'hFFCC;
defparam \display0|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N4
cycloneive_lcell_comb \display0|rascSaida7seg[5]~10 (
// Equation(s):
// \display0|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [3] $ (((\registradosDisplay|DOUT [1]) # (!\registradosDisplay|DOUT [2]))))) # (!\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [1] & 
// (!\registradosDisplay|DOUT [2] & !\registradosDisplay|DOUT [3])))

	.dataa(\registradosDisplay|DOUT [0]),
	.datab(\registradosDisplay|DOUT [1]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [3]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[5]~10 .lut_mask = 16'h208E;
defparam \display0|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N6
cycloneive_lcell_comb \display0|rascSaida7seg[5]~11 (
// Equation(s):
// \display0|rascSaida7seg[5]~11_combout  = (\display0|rascSaida7seg[5]~10_combout ) # (\BTN_RST|output[0]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\display0|rascSaida7seg[5]~10_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[5]~11 .lut_mask = 16'hFFCC;
defparam \display0|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N16
cycloneive_lcell_comb \display0|rascSaida7seg[6]~12 (
// Equation(s):
// \display0|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [0] & ((\registradosDisplay|DOUT [3]) # (\registradosDisplay|DOUT [1] $ (\registradosDisplay|DOUT [2])))) # (!\registradosDisplay|DOUT [0] & ((\registradosDisplay|DOUT [1]) # 
// (\registradosDisplay|DOUT [2] $ (\registradosDisplay|DOUT [3]))))

	.dataa(\registradosDisplay|DOUT [0]),
	.datab(\registradosDisplay|DOUT [1]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [3]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[6]~12 .lut_mask = 16'hEF7C;
defparam \display0|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y50_N30
cycloneive_lcell_comb \display0|rascSaida7seg[6]~13 (
// Equation(s):
// \display0|rascSaida7seg[6]~13_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (!\display0|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display0|rascSaida7seg[6]~12_combout ),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[6]~13 .lut_mask = 16'hCCFF;
defparam \display0|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y7_N5
dffeas \registradosDisplay|DOUT[6] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1069_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[6] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y7_N17
dffeas \registradosDisplay|DOUT[7] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1070_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[7] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y7_N27
dffeas \registradosDisplay|DOUT[5] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers~1068_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[5] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y7_N7
dffeas \registradosDisplay|DOUT[4] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers~1063_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[4] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N24
cycloneive_lcell_comb \display1|rascSaida7seg[0]~0 (
// Equation(s):
// \display1|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [5] & (\registradosDisplay|DOUT [7] $ (!\registradosDisplay|DOUT [4])))) # (!\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [4] & 
// (\registradosDisplay|DOUT [7] $ (!\registradosDisplay|DOUT [5]))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [7]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [4]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[0]~0 .lut_mask = 16'h4902;
defparam \display1|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N6
cycloneive_lcell_comb \display1|rascSaida7seg[0]~1 (
// Equation(s):
// \display1|rascSaida7seg[0]~1_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display1|rascSaida7seg[0]~0_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display1|rascSaida7seg[0]~0_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[0]~1 .lut_mask = 16'hFFCC;
defparam \display1|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N20
cycloneive_lcell_comb \display1|rascSaida7seg[1]~2 (
// Equation(s):
// \display1|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [7] & ((\registradosDisplay|DOUT [4] & ((\registradosDisplay|DOUT [5]))) # (!\registradosDisplay|DOUT [4] & (\registradosDisplay|DOUT [6])))) # (!\registradosDisplay|DOUT [7] & 
// (\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [5] $ (\registradosDisplay|DOUT [4]))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [7]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [4]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[1]~2 .lut_mask = 16'hC2A8;
defparam \display1|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N2
cycloneive_lcell_comb \display1|rascSaida7seg[1]~3 (
// Equation(s):
// \display1|rascSaida7seg[1]~3_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display1|rascSaida7seg[1]~2_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display1|rascSaida7seg[1]~2_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[1]~3 .lut_mask = 16'hFFCC;
defparam \display1|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N8
cycloneive_lcell_comb \display1|rascSaida7seg[2]~4 (
// Equation(s):
// \display1|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [5] & \registradosDisplay|DOUT [4])) # (!\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [5] & !\registradosDisplay|DOUT [4]))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(gnd),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [4]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[2]~4 .lut_mask = 16'h0A50;
defparam \display1|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N18
cycloneive_lcell_comb \display1|rascSaida7seg[2]~5 (
// Equation(s):
// \display1|rascSaida7seg[2]~5_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # ((\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [7] & !\display1|rascSaida7seg[2]~4_combout )) # (!\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [7] & 
// \display1|rascSaida7seg[2]~4_combout )))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [7]),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(\display1|rascSaida7seg[2]~4_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[2]~5 .lut_mask = 16'hF1F8;
defparam \display1|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N28
cycloneive_lcell_comb \display1|rascSaida7seg[3]~6 (
// Equation(s):
// \display1|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [5] & ((\registradosDisplay|DOUT [6] & ((\registradosDisplay|DOUT [4]))) # (!\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [7] & !\registradosDisplay|DOUT [4])))) # 
// (!\registradosDisplay|DOUT [5] & (!\registradosDisplay|DOUT [7] & (\registradosDisplay|DOUT [6] $ (\registradosDisplay|DOUT [4]))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [7]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [4]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[3]~6 .lut_mask = 16'hA142;
defparam \display1|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N26
cycloneive_lcell_comb \display1|rascSaida7seg[3]~7 (
// Equation(s):
// \display1|rascSaida7seg[3]~7_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display1|rascSaida7seg[3]~6_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display1|rascSaida7seg[3]~6_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[3]~7 .lut_mask = 16'hFFCC;
defparam \display1|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N16
cycloneive_lcell_comb \display1|rascSaida7seg[4]~8 (
// Equation(s):
// \display1|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [5] & (((!\registradosDisplay|DOUT [7] & \registradosDisplay|DOUT [4])))) # (!\registradosDisplay|DOUT [5] & ((\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [7])) # 
// (!\registradosDisplay|DOUT [6] & ((\registradosDisplay|DOUT [4])))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [7]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [4]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[4]~8 .lut_mask = 16'h3702;
defparam \display1|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N30
cycloneive_lcell_comb \display1|rascSaida7seg[4]~9 (
// Equation(s):
// \display1|rascSaida7seg[4]~9_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display1|rascSaida7seg[4]~8_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display1|rascSaida7seg[4]~8_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[4]~9 .lut_mask = 16'hFFCC;
defparam \display1|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N12
cycloneive_lcell_comb \display1|rascSaida7seg[5]~10 (
// Equation(s):
// \display1|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [4] & (\registradosDisplay|DOUT [7] $ (\registradosDisplay|DOUT [5])))) # (!\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [7] & 
// ((\registradosDisplay|DOUT [5]) # (\registradosDisplay|DOUT [4]))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [7]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [4]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[5]~10 .lut_mask = 16'h3910;
defparam \display1|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N14
cycloneive_lcell_comb \display1|rascSaida7seg[5]~11 (
// Equation(s):
// \display1|rascSaida7seg[5]~11_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display1|rascSaida7seg[5]~10_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display1|rascSaida7seg[5]~10_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[5]~11 .lut_mask = 16'hFFCC;
defparam \display1|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N0
cycloneive_lcell_comb \display1|rascSaida7seg[6]~12 (
// Equation(s):
// \display1|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [4] & ((\registradosDisplay|DOUT [7]) # (\registradosDisplay|DOUT [6] $ (\registradosDisplay|DOUT [5])))) # (!\registradosDisplay|DOUT [4] & ((\registradosDisplay|DOUT [5]) # 
// (\registradosDisplay|DOUT [6] $ (\registradosDisplay|DOUT [7]))))

	.dataa(\registradosDisplay|DOUT [6]),
	.datab(\registradosDisplay|DOUT [7]),
	.datac(\registradosDisplay|DOUT [5]),
	.datad(\registradosDisplay|DOUT [4]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[6]~12 .lut_mask = 16'hDEF6;
defparam \display1|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N22
cycloneive_lcell_comb \display1|rascSaida7seg[6]~13 (
// Equation(s):
// \display1|rascSaida7seg[6]~13_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (!\display1|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display1|rascSaida7seg[6]~12_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[6]~13 .lut_mask = 16'hCCFF;
defparam \display1|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N21
dffeas \registradosDisplay|DOUT[11] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1074_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[11] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y7_N21
dffeas \registradosDisplay|DOUT[8] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1071_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[8] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y7_N3
dffeas \registradosDisplay|DOUT[10] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1073_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[10] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y7_N15
dffeas \registradosDisplay|DOUT[9] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1072_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[9] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N20
cycloneive_lcell_comb \display2|rascSaida7seg[0]~0 (
// Equation(s):
// \display2|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [11] & (\registradosDisplay|DOUT [8] & (\registradosDisplay|DOUT [10] $ (\registradosDisplay|DOUT [9])))) # (!\registradosDisplay|DOUT [11] & (!\registradosDisplay|DOUT [9] & 
// (\registradosDisplay|DOUT [8] $ (\registradosDisplay|DOUT [10]))))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [8]),
	.datac(\registradosDisplay|DOUT [10]),
	.datad(\registradosDisplay|DOUT [9]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[0]~0 .lut_mask = 16'h0894;
defparam \display2|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N10
cycloneive_lcell_comb \display2|rascSaida7seg[0]~1 (
// Equation(s):
// \display2|rascSaida7seg[0]~1_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display2|rascSaida7seg[0]~0_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display2|rascSaida7seg[0]~0_combout ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[0]~1 .lut_mask = 16'hFFCC;
defparam \display2|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N28
cycloneive_lcell_comb \display2|rascSaida7seg[1]~2 (
// Equation(s):
// \display2|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [11] & ((\registradosDisplay|DOUT [8] & ((\registradosDisplay|DOUT [9]))) # (!\registradosDisplay|DOUT [8] & (\registradosDisplay|DOUT [10])))) # (!\registradosDisplay|DOUT [11] & 
// (\registradosDisplay|DOUT [10] & (\registradosDisplay|DOUT [8] $ (\registradosDisplay|DOUT [9]))))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [8]),
	.datac(\registradosDisplay|DOUT [10]),
	.datad(\registradosDisplay|DOUT [9]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[1]~2 .lut_mask = 16'hB860;
defparam \display2|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N30
cycloneive_lcell_comb \display2|rascSaida7seg[1]~3 (
// Equation(s):
// \display2|rascSaida7seg[1]~3_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display2|rascSaida7seg[1]~2_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display2|rascSaida7seg[1]~2_combout ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[1]~3 .lut_mask = 16'hFFCC;
defparam \display2|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N24
cycloneive_lcell_comb \display2|rascSaida7seg[2]~4 (
// Equation(s):
// \display2|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [9] & (!\registradosDisplay|DOUT [8] & !\registradosDisplay|DOUT [10])) # (!\registradosDisplay|DOUT [9] & (\registradosDisplay|DOUT [8] & \registradosDisplay|DOUT [10]))

	.dataa(\registradosDisplay|DOUT [9]),
	.datab(\registradosDisplay|DOUT [8]),
	.datac(\registradosDisplay|DOUT [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[2]~4 .lut_mask = 16'h4242;
defparam \display2|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N26
cycloneive_lcell_comb \display2|rascSaida7seg[2]~5 (
// Equation(s):
// \display2|rascSaida7seg[2]~5_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # ((\registradosDisplay|DOUT [11] & (\registradosDisplay|DOUT [10] & !\display2|rascSaida7seg[2]~4_combout )) # (!\registradosDisplay|DOUT [11] & (!\registradosDisplay|DOUT [10] 
// & \display2|rascSaida7seg[2]~4_combout )))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(\registradosDisplay|DOUT [10]),
	.datad(\display2|rascSaida7seg[2]~4_combout ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[2]~5 .lut_mask = 16'hCDEC;
defparam \display2|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N8
cycloneive_lcell_comb \display2|rascSaida7seg[3]~6 (
// Equation(s):
// \display2|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [9] & ((\registradosDisplay|DOUT [8] & ((\registradosDisplay|DOUT [10]))) # (!\registradosDisplay|DOUT [8] & (\registradosDisplay|DOUT [11] & !\registradosDisplay|DOUT [10])))) # 
// (!\registradosDisplay|DOUT [9] & (!\registradosDisplay|DOUT [11] & (\registradosDisplay|DOUT [8] $ (\registradosDisplay|DOUT [10]))))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [8]),
	.datac(\registradosDisplay|DOUT [10]),
	.datad(\registradosDisplay|DOUT [9]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[3]~6 .lut_mask = 16'hC214;
defparam \display2|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N18
cycloneive_lcell_comb \display2|rascSaida7seg[3]~7 (
// Equation(s):
// \display2|rascSaida7seg[3]~7_combout  = (\display2|rascSaida7seg[3]~6_combout ) # (\BTN_RST|output[0]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\display2|rascSaida7seg[3]~6_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[3]~7 .lut_mask = 16'hFFCC;
defparam \display2|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N4
cycloneive_lcell_comb \display2|rascSaida7seg[4]~8 (
// Equation(s):
// \display2|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [9] & (!\registradosDisplay|DOUT [11] & (\registradosDisplay|DOUT [8]))) # (!\registradosDisplay|DOUT [9] & ((\registradosDisplay|DOUT [10] & (!\registradosDisplay|DOUT [11])) # 
// (!\registradosDisplay|DOUT [10] & ((\registradosDisplay|DOUT [8])))))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [8]),
	.datac(\registradosDisplay|DOUT [10]),
	.datad(\registradosDisplay|DOUT [9]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[4]~8 .lut_mask = 16'h445C;
defparam \display2|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N6
cycloneive_lcell_comb \display2|rascSaida7seg[4]~9 (
// Equation(s):
// \display2|rascSaida7seg[4]~9_combout  = (\display2|rascSaida7seg[4]~8_combout ) # (\BTN_RST|output[0]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\display2|rascSaida7seg[4]~8_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[4]~9 .lut_mask = 16'hFFCC;
defparam \display2|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N16
cycloneive_lcell_comb \display2|rascSaida7seg[5]~10 (
// Equation(s):
// \display2|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [8] & (\registradosDisplay|DOUT [11] $ (((\registradosDisplay|DOUT [9]) # (!\registradosDisplay|DOUT [10]))))) # (!\registradosDisplay|DOUT [8] & (!\registradosDisplay|DOUT [11] & 
// (!\registradosDisplay|DOUT [10] & \registradosDisplay|DOUT [9])))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [8]),
	.datac(\registradosDisplay|DOUT [10]),
	.datad(\registradosDisplay|DOUT [9]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[5]~10 .lut_mask = 16'h4584;
defparam \display2|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N14
cycloneive_lcell_comb \display2|rascSaida7seg[5]~11 (
// Equation(s):
// \display2|rascSaida7seg[5]~11_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display2|rascSaida7seg[5]~10_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display2|rascSaida7seg[5]~10_combout ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[5]~11 .lut_mask = 16'hFFCC;
defparam \display2|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N12
cycloneive_lcell_comb \display2|rascSaida7seg[6]~12 (
// Equation(s):
// \display2|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [8] & ((\registradosDisplay|DOUT [11]) # (\registradosDisplay|DOUT [10] $ (\registradosDisplay|DOUT [9])))) # (!\registradosDisplay|DOUT [8] & ((\registradosDisplay|DOUT [9]) # 
// (\registradosDisplay|DOUT [11] $ (\registradosDisplay|DOUT [10]))))

	.dataa(\registradosDisplay|DOUT [11]),
	.datab(\registradosDisplay|DOUT [8]),
	.datac(\registradosDisplay|DOUT [10]),
	.datad(\registradosDisplay|DOUT [9]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[6]~12 .lut_mask = 16'hBFDA;
defparam \display2|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N22
cycloneive_lcell_comb \display2|rascSaida7seg[6]~13 (
// Equation(s):
// \display2|rascSaida7seg[6]~13_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (!\display2|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display2|rascSaida7seg[6]~12_combout ),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[6]~13 .lut_mask = 16'hCCFF;
defparam \display2|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N17
dffeas \registradosDisplay|DOUT[15] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1092_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[15] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y7_N31
dffeas \registradosDisplay|DOUT[12] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1075_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[12] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y7_N11
dffeas \registradosDisplay|DOUT[13] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1076_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[13] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y7_N25
dffeas \registradosDisplay|DOUT[14] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1093_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[14] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N24
cycloneive_lcell_comb \display3|rascSaida7seg[0]~0 (
// Equation(s):
// \display3|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [15] & (\registradosDisplay|DOUT [12] & (\registradosDisplay|DOUT [13] $ (\registradosDisplay|DOUT [14])))) # (!\registradosDisplay|DOUT [15] & (!\registradosDisplay|DOUT [13] & 
// (\registradosDisplay|DOUT [12] $ (\registradosDisplay|DOUT [14]))))

	.dataa(\registradosDisplay|DOUT [15]),
	.datab(\registradosDisplay|DOUT [12]),
	.datac(\registradosDisplay|DOUT [13]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[0]~0 .lut_mask = 16'h0984;
defparam \display3|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N4
cycloneive_lcell_comb \display3|rascSaida7seg[0]~1 (
// Equation(s):
// \display3|rascSaida7seg[0]~1_combout  = (\display3|rascSaida7seg[0]~0_combout ) # (\BTN_RST|output[0]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\display3|rascSaida7seg[0]~0_combout ),
	.datad(\BTN_RST|output[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[0]~1 .lut_mask = 16'hFFF0;
defparam \display3|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N26
cycloneive_lcell_comb \display3|rascSaida7seg[1]~2 (
// Equation(s):
// \display3|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [15] & ((\registradosDisplay|DOUT [12] & (\registradosDisplay|DOUT [13])) # (!\registradosDisplay|DOUT [12] & ((\registradosDisplay|DOUT [14]))))) # (!\registradosDisplay|DOUT [15] & 
// (\registradosDisplay|DOUT [14] & (\registradosDisplay|DOUT [12] $ (\registradosDisplay|DOUT [13]))))

	.dataa(\registradosDisplay|DOUT [15]),
	.datab(\registradosDisplay|DOUT [12]),
	.datac(\registradosDisplay|DOUT [13]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[1]~2 .lut_mask = 16'hB680;
defparam \display3|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y25_N10
cycloneive_lcell_comb \display3|rascSaida7seg[1]~3 (
// Equation(s):
// \display3|rascSaida7seg[1]~3_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display3|rascSaida7seg[1]~2_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display3|rascSaida7seg[1]~2_combout ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[1]~3 .lut_mask = 16'hFFCC;
defparam \display3|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N8
cycloneive_lcell_comb \display3|rascSaida7seg[2]~4 (
// Equation(s):
// \display3|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [14] & (!\registradosDisplay|DOUT [13] & \registradosDisplay|DOUT [12])) # (!\registradosDisplay|DOUT [14] & (\registradosDisplay|DOUT [13] & !\registradosDisplay|DOUT [12]))

	.dataa(gnd),
	.datab(\registradosDisplay|DOUT [14]),
	.datac(\registradosDisplay|DOUT [13]),
	.datad(\registradosDisplay|DOUT [12]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[2]~4 .lut_mask = 16'h0C30;
defparam \display3|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N18
cycloneive_lcell_comb \display3|rascSaida7seg[2]~5 (
// Equation(s):
// \display3|rascSaida7seg[2]~5_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # ((\display3|rascSaida7seg[2]~4_combout  & (!\registradosDisplay|DOUT [14] & !\registradosDisplay|DOUT [15])) # (!\display3|rascSaida7seg[2]~4_combout  & 
// (\registradosDisplay|DOUT [14] & \registradosDisplay|DOUT [15])))

	.dataa(\display3|rascSaida7seg[2]~4_combout ),
	.datab(\registradosDisplay|DOUT [14]),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(\registradosDisplay|DOUT [15]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[2]~5 .lut_mask = 16'hF4F2;
defparam \display3|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N28
cycloneive_lcell_comb \display3|rascSaida7seg[3]~6 (
// Equation(s):
// \display3|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [13] & ((\registradosDisplay|DOUT [12] & ((\registradosDisplay|DOUT [14]))) # (!\registradosDisplay|DOUT [12] & (\registradosDisplay|DOUT [15] & !\registradosDisplay|DOUT [14])))) # 
// (!\registradosDisplay|DOUT [13] & (!\registradosDisplay|DOUT [15] & (\registradosDisplay|DOUT [12] $ (\registradosDisplay|DOUT [14]))))

	.dataa(\registradosDisplay|DOUT [15]),
	.datab(\registradosDisplay|DOUT [12]),
	.datac(\registradosDisplay|DOUT [13]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[3]~6 .lut_mask = 16'hC124;
defparam \display3|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N2
cycloneive_lcell_comb \display3|rascSaida7seg[3]~7 (
// Equation(s):
// \display3|rascSaida7seg[3]~7_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display3|rascSaida7seg[3]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(\display3|rascSaida7seg[3]~6_combout ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[3]~7 .lut_mask = 16'hFFF0;
defparam \display3|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N20
cycloneive_lcell_comb \display3|rascSaida7seg[4]~8 (
// Equation(s):
// \display3|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [13] & (!\registradosDisplay|DOUT [15] & (\registradosDisplay|DOUT [12]))) # (!\registradosDisplay|DOUT [13] & ((\registradosDisplay|DOUT [14] & (!\registradosDisplay|DOUT [15])) # 
// (!\registradosDisplay|DOUT [14] & ((\registradosDisplay|DOUT [12])))))

	.dataa(\registradosDisplay|DOUT [15]),
	.datab(\registradosDisplay|DOUT [12]),
	.datac(\registradosDisplay|DOUT [13]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[4]~8 .lut_mask = 16'h454C;
defparam \display3|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N10
cycloneive_lcell_comb \display3|rascSaida7seg[4]~9 (
// Equation(s):
// \display3|rascSaida7seg[4]~9_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display3|rascSaida7seg[4]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(\display3|rascSaida7seg[4]~8_combout ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[4]~9 .lut_mask = 16'hFFF0;
defparam \display3|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N12
cycloneive_lcell_comb \display3|rascSaida7seg[5]~10 (
// Equation(s):
// \display3|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [12] & (\registradosDisplay|DOUT [15] $ (((\registradosDisplay|DOUT [13]) # (!\registradosDisplay|DOUT [14]))))) # (!\registradosDisplay|DOUT [12] & (!\registradosDisplay|DOUT [15] & 
// (\registradosDisplay|DOUT [13] & !\registradosDisplay|DOUT [14])))

	.dataa(\registradosDisplay|DOUT [15]),
	.datab(\registradosDisplay|DOUT [12]),
	.datac(\registradosDisplay|DOUT [13]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[5]~10 .lut_mask = 16'h4854;
defparam \display3|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N14
cycloneive_lcell_comb \display3|rascSaida7seg[5]~11 (
// Equation(s):
// \display3|rascSaida7seg[5]~11_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display3|rascSaida7seg[5]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(\display3|rascSaida7seg[5]~10_combout ),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[5]~11 .lut_mask = 16'hFFF0;
defparam \display3|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N4
cycloneive_lcell_comb \display3|rascSaida7seg[6]~12 (
// Equation(s):
// \display3|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [12] & ((\registradosDisplay|DOUT [15]) # (\registradosDisplay|DOUT [13] $ (\registradosDisplay|DOUT [14])))) # (!\registradosDisplay|DOUT [12] & ((\registradosDisplay|DOUT [13]) # 
// (\registradosDisplay|DOUT [15] $ (\registradosDisplay|DOUT [14]))))

	.dataa(\registradosDisplay|DOUT [15]),
	.datab(\registradosDisplay|DOUT [12]),
	.datac(\registradosDisplay|DOUT [13]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[6]~12 .lut_mask = 16'hBDFA;
defparam \display3|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N22
cycloneive_lcell_comb \display3|rascSaida7seg[6]~13 (
// Equation(s):
// \display3|rascSaida7seg[6]~13_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (!\display3|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(\display3|rascSaida7seg[6]~12_combout ),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[6]~13 .lut_mask = 16'hF3F3;
defparam \display3|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y8_N31
dffeas \registradosDisplay|DOUT[19] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1088_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[19] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y8_N5
dffeas \registradosDisplay|DOUT[17] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1090_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[17] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y7_N7
dffeas \registradosDisplay|DOUT[16] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers~1091_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[16] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y7_N19
dffeas \registradosDisplay|DOUT[18] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers~1089_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[18] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N16
cycloneive_lcell_comb \display4|rascSaida7seg[0]~0 (
// Equation(s):
// \display4|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [19] & (\registradosDisplay|DOUT [16] & (\registradosDisplay|DOUT [17] $ (\registradosDisplay|DOUT [18])))) # (!\registradosDisplay|DOUT [19] & (!\registradosDisplay|DOUT [17] & 
// (\registradosDisplay|DOUT [16] $ (\registradosDisplay|DOUT [18]))))

	.dataa(\registradosDisplay|DOUT [19]),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(\registradosDisplay|DOUT [16]),
	.datad(\registradosDisplay|DOUT [18]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[0]~0 .lut_mask = 16'h2190;
defparam \display4|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N14
cycloneive_lcell_comb \display4|rascSaida7seg[0]~1 (
// Equation(s):
// \display4|rascSaida7seg[0]~1_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display4|rascSaida7seg[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(\display4|rascSaida7seg[0]~0_combout ),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[0]~1 .lut_mask = 16'hFFF0;
defparam \display4|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N12
cycloneive_lcell_comb \display4|rascSaida7seg[1]~2 (
// Equation(s):
// \display4|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [19] & ((\registradosDisplay|DOUT [16] & (\registradosDisplay|DOUT [17])) # (!\registradosDisplay|DOUT [16] & ((\registradosDisplay|DOUT [18]))))) # (!\registradosDisplay|DOUT [19] & 
// (\registradosDisplay|DOUT [18] & (\registradosDisplay|DOUT [17] $ (\registradosDisplay|DOUT [16]))))

	.dataa(\registradosDisplay|DOUT [19]),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(\registradosDisplay|DOUT [16]),
	.datad(\registradosDisplay|DOUT [18]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[1]~2 .lut_mask = 16'h9E80;
defparam \display4|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N22
cycloneive_lcell_comb \display4|rascSaida7seg[1]~3 (
// Equation(s):
// \display4|rascSaida7seg[1]~3_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display4|rascSaida7seg[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(\display4|rascSaida7seg[1]~2_combout ),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[1]~3 .lut_mask = 16'hFFF0;
defparam \display4|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N4
cycloneive_lcell_comb \display4|rascSaida7seg[2]~4 (
// Equation(s):
// \display4|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [17] & (!\registradosDisplay|DOUT [16] & !\registradosDisplay|DOUT [18])) # (!\registradosDisplay|DOUT [17] & (\registradosDisplay|DOUT [16] & \registradosDisplay|DOUT [18]))

	.dataa(gnd),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(\registradosDisplay|DOUT [16]),
	.datad(\registradosDisplay|DOUT [18]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[2]~4 .lut_mask = 16'h300C;
defparam \display4|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N10
cycloneive_lcell_comb \display4|rascSaida7seg[2]~5 (
// Equation(s):
// \display4|rascSaida7seg[2]~5_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # ((\registradosDisplay|DOUT [19] & (!\display4|rascSaida7seg[2]~4_combout  & \registradosDisplay|DOUT [18])) # (!\registradosDisplay|DOUT [19] & 
// (\display4|rascSaida7seg[2]~4_combout  & !\registradosDisplay|DOUT [18])))

	.dataa(\registradosDisplay|DOUT [19]),
	.datab(\display4|rascSaida7seg[2]~4_combout ),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(\registradosDisplay|DOUT [18]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[2]~5 .lut_mask = 16'hF2F4;
defparam \display4|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N28
cycloneive_lcell_comb \display4|rascSaida7seg[3]~6 (
// Equation(s):
// \display4|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [17] & ((\registradosDisplay|DOUT [16] & ((\registradosDisplay|DOUT [18]))) # (!\registradosDisplay|DOUT [16] & (\registradosDisplay|DOUT [19] & !\registradosDisplay|DOUT [18])))) # 
// (!\registradosDisplay|DOUT [17] & (!\registradosDisplay|DOUT [19] & (\registradosDisplay|DOUT [16] $ (\registradosDisplay|DOUT [18]))))

	.dataa(\registradosDisplay|DOUT [19]),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(\registradosDisplay|DOUT [16]),
	.datad(\registradosDisplay|DOUT [18]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[3]~6 .lut_mask = 16'hC118;
defparam \display4|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N30
cycloneive_lcell_comb \display4|rascSaida7seg[3]~7 (
// Equation(s):
// \display4|rascSaida7seg[3]~7_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display4|rascSaida7seg[3]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(\display4|rascSaida7seg[3]~6_combout ),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[3]~7 .lut_mask = 16'hFFF0;
defparam \display4|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N24
cycloneive_lcell_comb \display4|rascSaida7seg[4]~8 (
// Equation(s):
// \display4|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [17] & (!\registradosDisplay|DOUT [19] & (\registradosDisplay|DOUT [16]))) # (!\registradosDisplay|DOUT [17] & ((\registradosDisplay|DOUT [18] & (!\registradosDisplay|DOUT [19])) # 
// (!\registradosDisplay|DOUT [18] & ((\registradosDisplay|DOUT [16])))))

	.dataa(\registradosDisplay|DOUT [19]),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(\registradosDisplay|DOUT [16]),
	.datad(\registradosDisplay|DOUT [18]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[4]~8 .lut_mask = 16'h5170;
defparam \display4|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N18
cycloneive_lcell_comb \display4|rascSaida7seg[4]~9 (
// Equation(s):
// \display4|rascSaida7seg[4]~9_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display4|rascSaida7seg[4]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(\display4|rascSaida7seg[4]~8_combout ),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[4]~9 .lut_mask = 16'hFFF0;
defparam \display4|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N8
cycloneive_lcell_comb \display4|rascSaida7seg[5]~10 (
// Equation(s):
// \display4|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [17] & (!\registradosDisplay|DOUT [19] & ((\registradosDisplay|DOUT [16]) # (!\registradosDisplay|DOUT [18])))) # (!\registradosDisplay|DOUT [17] & (\registradosDisplay|DOUT [16] & 
// (\registradosDisplay|DOUT [19] $ (!\registradosDisplay|DOUT [18]))))

	.dataa(\registradosDisplay|DOUT [19]),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(\registradosDisplay|DOUT [16]),
	.datad(\registradosDisplay|DOUT [18]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[5]~10 .lut_mask = 16'h6054;
defparam \display4|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N26
cycloneive_lcell_comb \display4|rascSaida7seg[5]~11 (
// Equation(s):
// \display4|rascSaida7seg[5]~11_combout  = (\display4|rascSaida7seg[5]~10_combout ) # (\BTN_RST|output[0]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\display4|rascSaida7seg[5]~10_combout ),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[5]~11 .lut_mask = 16'hFCFC;
defparam \display4|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N20
cycloneive_lcell_comb \display4|rascSaida7seg[6]~12 (
// Equation(s):
// \display4|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [16] & ((\registradosDisplay|DOUT [19]) # (\registradosDisplay|DOUT [17] $ (\registradosDisplay|DOUT [18])))) # (!\registradosDisplay|DOUT [16] & ((\registradosDisplay|DOUT [17]) # 
// (\registradosDisplay|DOUT [19] $ (\registradosDisplay|DOUT [18]))))

	.dataa(\registradosDisplay|DOUT [19]),
	.datab(\registradosDisplay|DOUT [17]),
	.datac(\registradosDisplay|DOUT [16]),
	.datad(\registradosDisplay|DOUT [18]),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[6]~12 .lut_mask = 16'hBDEE;
defparam \display4|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N6
cycloneive_lcell_comb \display4|rascSaida7seg[6]~13 (
// Equation(s):
// \display4|rascSaida7seg[6]~13_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (!\display4|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datad(\display4|rascSaida7seg[6]~12_combout ),
	.cin(gnd),
	.combout(\display4|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display4|rascSaida7seg[6]~13 .lut_mask = 16'hF0FF;
defparam \display4|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N11
dffeas \registradosDisplay|DOUT[23] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1084_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[23] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y7_N29
dffeas \registradosDisplay|DOUT[20] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1087_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[20] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y7_N27
dffeas \registradosDisplay|DOUT[22] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1085_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[22] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y7_N21
dffeas \registradosDisplay|DOUT[21] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|Banco_Regis|registers~1086_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[21] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N4
cycloneive_lcell_comb \display5|rascSaida7seg[0]~0 (
// Equation(s):
// \display5|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [23] & (\registradosDisplay|DOUT [20] & (\registradosDisplay|DOUT [22] $ (\registradosDisplay|DOUT [21])))) # (!\registradosDisplay|DOUT [23] & (!\registradosDisplay|DOUT [21] & 
// (\registradosDisplay|DOUT [20] $ (\registradosDisplay|DOUT [22]))))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [20]),
	.datac(\registradosDisplay|DOUT [22]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[0]~0 .lut_mask = 16'h0894;
defparam \display5|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N18
cycloneive_lcell_comb \display5|rascSaida7seg[0]~1 (
// Equation(s):
// \display5|rascSaida7seg[0]~1_combout  = (\display5|rascSaida7seg[0]~0_combout ) # (\BTN_RST|output[0]~_Duplicate_1_q )

	.dataa(gnd),
	.datab(\display5|rascSaida7seg[0]~0_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[0]~1 .lut_mask = 16'hFFCC;
defparam \display5|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N20
cycloneive_lcell_comb \display5|rascSaida7seg[1]~2 (
// Equation(s):
// \display5|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [23] & ((\registradosDisplay|DOUT [20] & ((\registradosDisplay|DOUT [21]))) # (!\registradosDisplay|DOUT [20] & (\registradosDisplay|DOUT [22])))) # (!\registradosDisplay|DOUT [23] & 
// (\registradosDisplay|DOUT [22] & (\registradosDisplay|DOUT [20] $ (\registradosDisplay|DOUT [21]))))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [20]),
	.datac(\registradosDisplay|DOUT [22]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[1]~2 .lut_mask = 16'hB860;
defparam \display5|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N14
cycloneive_lcell_comb \display5|rascSaida7seg[1]~3 (
// Equation(s):
// \display5|rascSaida7seg[1]~3_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display5|rascSaida7seg[1]~2_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display5|rascSaida7seg[1]~2_combout ),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[1]~3 .lut_mask = 16'hFFCC;
defparam \display5|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N12
cycloneive_lcell_comb \display5|rascSaida7seg[2]~4 (
// Equation(s):
// \display5|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [20] & (\registradosDisplay|DOUT [22] & !\registradosDisplay|DOUT [21])) # (!\registradosDisplay|DOUT [20] & (!\registradosDisplay|DOUT [22] & \registradosDisplay|DOUT [21]))

	.dataa(gnd),
	.datab(\registradosDisplay|DOUT [20]),
	.datac(\registradosDisplay|DOUT [22]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[2]~4 .lut_mask = 16'h03C0;
defparam \display5|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N10
cycloneive_lcell_comb \display5|rascSaida7seg[2]~5 (
// Equation(s):
// \display5|rascSaida7seg[2]~5_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # ((\registradosDisplay|DOUT [23] & (\registradosDisplay|DOUT [22] & !\display5|rascSaida7seg[2]~4_combout )) # (!\registradosDisplay|DOUT [23] & (!\registradosDisplay|DOUT [22] 
// & \display5|rascSaida7seg[2]~4_combout )))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(\registradosDisplay|DOUT [22]),
	.datad(\display5|rascSaida7seg[2]~4_combout ),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[2]~5 .lut_mask = 16'hCDEC;
defparam \display5|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N16
cycloneive_lcell_comb \display5|rascSaida7seg[3]~6 (
// Equation(s):
// \display5|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [21] & ((\registradosDisplay|DOUT [20] & ((\registradosDisplay|DOUT [22]))) # (!\registradosDisplay|DOUT [20] & (\registradosDisplay|DOUT [23] & !\registradosDisplay|DOUT [22])))) # 
// (!\registradosDisplay|DOUT [21] & (!\registradosDisplay|DOUT [23] & (\registradosDisplay|DOUT [20] $ (\registradosDisplay|DOUT [22]))))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [20]),
	.datac(\registradosDisplay|DOUT [22]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[3]~6 .lut_mask = 16'hC214;
defparam \display5|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N22
cycloneive_lcell_comb \display5|rascSaida7seg[3]~7 (
// Equation(s):
// \display5|rascSaida7seg[3]~7_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display5|rascSaida7seg[3]~6_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display5|rascSaida7seg[3]~6_combout ),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[3]~7 .lut_mask = 16'hFFCC;
defparam \display5|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N24
cycloneive_lcell_comb \display5|rascSaida7seg[4]~8 (
// Equation(s):
// \display5|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [21] & (!\registradosDisplay|DOUT [23] & (\registradosDisplay|DOUT [20]))) # (!\registradosDisplay|DOUT [21] & ((\registradosDisplay|DOUT [22] & (!\registradosDisplay|DOUT [23])) # 
// (!\registradosDisplay|DOUT [22] & ((\registradosDisplay|DOUT [20])))))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [20]),
	.datac(\registradosDisplay|DOUT [22]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[4]~8 .lut_mask = 16'h445C;
defparam \display5|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N6
cycloneive_lcell_comb \display5|rascSaida7seg[4]~9 (
// Equation(s):
// \display5|rascSaida7seg[4]~9_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display5|rascSaida7seg[4]~8_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display5|rascSaida7seg[4]~8_combout ),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[4]~9 .lut_mask = 16'hFFCC;
defparam \display5|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N28
cycloneive_lcell_comb \display5|rascSaida7seg[5]~10 (
// Equation(s):
// \display5|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [20] & (\registradosDisplay|DOUT [23] $ (((\registradosDisplay|DOUT [21]) # (!\registradosDisplay|DOUT [22]))))) # (!\registradosDisplay|DOUT [20] & (!\registradosDisplay|DOUT [23] & 
// (!\registradosDisplay|DOUT [22] & \registradosDisplay|DOUT [21])))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [20]),
	.datac(\registradosDisplay|DOUT [22]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[5]~10 .lut_mask = 16'h4584;
defparam \display5|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N30
cycloneive_lcell_comb \display5|rascSaida7seg[5]~11 (
// Equation(s):
// \display5|rascSaida7seg[5]~11_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (\display5|rascSaida7seg[5]~10_combout )

	.dataa(gnd),
	.datab(\BTN_RST|output[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\display5|rascSaida7seg[5]~10_combout ),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[5]~11 .lut_mask = 16'hFFCC;
defparam \display5|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N8
cycloneive_lcell_comb \display5|rascSaida7seg[6]~12 (
// Equation(s):
// \display5|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [20] & ((\registradosDisplay|DOUT [23]) # (\registradosDisplay|DOUT [22] $ (\registradosDisplay|DOUT [21])))) # (!\registradosDisplay|DOUT [20] & ((\registradosDisplay|DOUT [21]) # 
// (\registradosDisplay|DOUT [23] $ (\registradosDisplay|DOUT [22]))))

	.dataa(\registradosDisplay|DOUT [23]),
	.datab(\registradosDisplay|DOUT [20]),
	.datac(\registradosDisplay|DOUT [22]),
	.datad(\registradosDisplay|DOUT [21]),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[6]~12 .lut_mask = 16'hBFDA;
defparam \display5|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y3_N26
cycloneive_lcell_comb \display5|rascSaida7seg[6]~13 (
// Equation(s):
// \display5|rascSaida7seg[6]~13_combout  = (\BTN_RST|output[0]~_Duplicate_1_q ) # (!\display5|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(\display5|rascSaida7seg[6]~12_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\display5|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display5|rascSaida7seg[6]~13 .lut_mask = 16'hFF33;
defparam \display5|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N0
cycloneive_lcell_comb \display6|rascSaida7seg[0]~0 (
// Equation(s):
// \display6|rascSaida7seg[0]~0_combout  = (\FD|PC|DOUT [2] & !\FD|PC|DOUT [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\display6|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display6|rascSaida7seg[0]~0 .lut_mask = 16'h00F0;
defparam \display6|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N26
cycloneive_lcell_comb \display6|rascSaida7seg[1]~1 (
// Equation(s):
// \display6|rascSaida7seg[1]~1_combout  = (\FD|PC|DOUT [2] & \FD|PC|DOUT [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\display6|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display6|rascSaida7seg[1]~1 .lut_mask = 16'hF000;
defparam \display6|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N12
cycloneive_lcell_comb \display6|rascSaida7seg[6]~2 (
// Equation(s):
// \display6|rascSaida7seg[6]~2_combout  = \FD|PC|DOUT [2] $ (\FD|PC|DOUT [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FD|PC|DOUT [2]),
	.datad(\FD|PC|DOUT [3]),
	.cin(gnd),
	.combout(\display6|rascSaida7seg[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display6|rascSaida7seg[6]~2 .lut_mask = 16'h0FF0;
defparam \display6|rascSaida7seg[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N22
cycloneive_lcell_comb \FD|PC|DOUT[6]~14 (
// Equation(s):
// \FD|PC|DOUT[6]~14_combout  = (\FD|PC|DOUT [6] & (\FD|PC|DOUT[5]~13  $ (GND))) # (!\FD|PC|DOUT [6] & (!\FD|PC|DOUT[5]~13  & VCC))
// \FD|PC|DOUT[6]~15  = CARRY((\FD|PC|DOUT [6] & !\FD|PC|DOUT[5]~13 ))

	.dataa(\FD|PC|DOUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|PC|DOUT[5]~13 ),
	.combout(\FD|PC|DOUT[6]~14_combout ),
	.cout(\FD|PC|DOUT[6]~15 ));
// synopsys translate_off
defparam \FD|PC|DOUT[6]~14 .lut_mask = 16'hA50A;
defparam \FD|PC|DOUT[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N23
dffeas \FD|PC|DOUT[6] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[6]~14_combout ),
	.asdata(vcc),
	.clrn(!\BTN_RST|output[0]~_Duplicate_1_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[6] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N24
cycloneive_lcell_comb \FD|PC|DOUT[7]~16 (
// Equation(s):
// \FD|PC|DOUT[7]~16_combout  = \FD|PC|DOUT[6]~15  $ (\FD|PC|DOUT [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|PC|DOUT [7]),
	.cin(\FD|PC|DOUT[6]~15 ),
	.combout(\FD|PC|DOUT[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[7]~16 .lut_mask = 16'h0FF0;
defparam \FD|PC|DOUT[7]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y8_N25
dffeas \FD|PC|DOUT[7] (
	.clk(\BTN_CLK|output[0]~clkctrl_outclk ),
	.d(\FD|PC|DOUT[7]~16_combout ),
	.asdata(vcc),
	.clrn(!\BTN_RST|output[0]~_Duplicate_1_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[7] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N18
cycloneive_lcell_comb \display7|rascSaida7seg[0]~0 (
// Equation(s):
// \display7|rascSaida7seg[0]~0_combout  = (\FD|PC|DOUT [7] & (\FD|PC|DOUT [4] & (\FD|PC|DOUT [5] $ (\FD|PC|DOUT [6])))) # (!\FD|PC|DOUT [7] & (!\FD|PC|DOUT [5] & (\FD|PC|DOUT [4] $ (\FD|PC|DOUT [6]))))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[0]~0 .lut_mask = 16'h0984;
defparam \display7|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N24
cycloneive_lcell_comb \display7|rascSaida7seg[1]~1 (
// Equation(s):
// \display7|rascSaida7seg[1]~1_combout  = (\FD|PC|DOUT [7] & ((\FD|PC|DOUT [4] & (\FD|PC|DOUT [5])) # (!\FD|PC|DOUT [4] & ((\FD|PC|DOUT [6]))))) # (!\FD|PC|DOUT [7] & (\FD|PC|DOUT [6] & (\FD|PC|DOUT [4] $ (\FD|PC|DOUT [5]))))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[1]~1 .lut_mask = 16'hB680;
defparam \display7|rascSaida7seg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N22
cycloneive_lcell_comb \display7|rascSaida7seg[2]~2 (
// Equation(s):
// \display7|rascSaida7seg[2]~2_combout  = (\FD|PC|DOUT [7] & (\FD|PC|DOUT [6] & ((\FD|PC|DOUT [5]) # (!\FD|PC|DOUT [4])))) # (!\FD|PC|DOUT [7] & (!\FD|PC|DOUT [4] & (\FD|PC|DOUT [5] & !\FD|PC|DOUT [6])))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[2]~2 .lut_mask = 16'hA210;
defparam \display7|rascSaida7seg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N28
cycloneive_lcell_comb \display7|rascSaida7seg[3]~3 (
// Equation(s):
// \display7|rascSaida7seg[3]~3_combout  = (\FD|PC|DOUT [5] & ((\FD|PC|DOUT [4] & ((\FD|PC|DOUT [6]))) # (!\FD|PC|DOUT [4] & (\FD|PC|DOUT [7] & !\FD|PC|DOUT [6])))) # (!\FD|PC|DOUT [5] & (!\FD|PC|DOUT [7] & (\FD|PC|DOUT [4] $ (\FD|PC|DOUT [6]))))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[3]~3 .lut_mask = 16'hC124;
defparam \display7|rascSaida7seg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N30
cycloneive_lcell_comb \display7|rascSaida7seg[4]~4 (
// Equation(s):
// \display7|rascSaida7seg[4]~4_combout  = (\FD|PC|DOUT [5] & (!\FD|PC|DOUT [7] & (\FD|PC|DOUT [4]))) # (!\FD|PC|DOUT [5] & ((\FD|PC|DOUT [6] & (!\FD|PC|DOUT [7])) # (!\FD|PC|DOUT [6] & ((\FD|PC|DOUT [4])))))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[4]~4 .lut_mask = 16'h454C;
defparam \display7|rascSaida7seg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N4
cycloneive_lcell_comb \display7|rascSaida7seg[5]~5 (
// Equation(s):
// \display7|rascSaida7seg[5]~5_combout  = (\FD|PC|DOUT [4] & (\FD|PC|DOUT [7] $ (((\FD|PC|DOUT [5]) # (!\FD|PC|DOUT [6]))))) # (!\FD|PC|DOUT [4] & (!\FD|PC|DOUT [7] & (\FD|PC|DOUT [5] & !\FD|PC|DOUT [6])))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[5]~5 .lut_mask = 16'h4854;
defparam \display7|rascSaida7seg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N10
cycloneive_lcell_comb \display7|rascSaida7seg[6]~6 (
// Equation(s):
// \display7|rascSaida7seg[6]~6_combout  = (\FD|PC|DOUT [4] & (!\FD|PC|DOUT [7] & (\FD|PC|DOUT [5] $ (!\FD|PC|DOUT [6])))) # (!\FD|PC|DOUT [4] & (!\FD|PC|DOUT [5] & (\FD|PC|DOUT [7] $ (!\FD|PC|DOUT [6]))))

	.dataa(\FD|PC|DOUT [7]),
	.datab(\FD|PC|DOUT [4]),
	.datac(\FD|PC|DOUT [5]),
	.datad(\FD|PC|DOUT [6]),
	.cin(gnd),
	.combout(\display7|rascSaida7seg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display7|rascSaida7seg[6]~6 .lut_mask = 16'h4205;
defparam \display7|rascSaida7seg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign enderecoReg1Test[0] = \enderecoReg1Test[0]~output_o ;

assign enderecoReg1Test[1] = \enderecoReg1Test[1]~output_o ;

assign enderecoReg1Test[2] = \enderecoReg1Test[2]~output_o ;

assign enderecoReg1Test[3] = \enderecoReg1Test[3]~output_o ;

assign enderecoReg1Test[4] = \enderecoReg1Test[4]~output_o ;

assign enderecoReg2Test[0] = \enderecoReg2Test[0]~output_o ;

assign enderecoReg2Test[1] = \enderecoReg2Test[1]~output_o ;

assign enderecoReg2Test[2] = \enderecoReg2Test[2]~output_o ;

assign enderecoReg2Test[3] = \enderecoReg2Test[3]~output_o ;

assign enderecoReg2Test[4] = \enderecoReg2Test[4]~output_o ;

assign instrucaoTest[0] = \instrucaoTest[0]~output_o ;

assign instrucaoTest[1] = \instrucaoTest[1]~output_o ;

assign instrucaoTest[2] = \instrucaoTest[2]~output_o ;

assign instrucaoTest[3] = \instrucaoTest[3]~output_o ;

assign instrucaoTest[4] = \instrucaoTest[4]~output_o ;

assign instrucaoTest[5] = \instrucaoTest[5]~output_o ;

assign instrucaoTest[6] = \instrucaoTest[6]~output_o ;

assign instrucaoTest[7] = \instrucaoTest[7]~output_o ;

assign instrucaoTest[8] = \instrucaoTest[8]~output_o ;

assign instrucaoTest[9] = \instrucaoTest[9]~output_o ;

assign instrucaoTest[10] = \instrucaoTest[10]~output_o ;

assign instrucaoTest[11] = \instrucaoTest[11]~output_o ;

assign instrucaoTest[12] = \instrucaoTest[12]~output_o ;

assign instrucaoTest[13] = \instrucaoTest[13]~output_o ;

assign instrucaoTest[14] = \instrucaoTest[14]~output_o ;

assign instrucaoTest[15] = \instrucaoTest[15]~output_o ;

assign instrucaoTest[16] = \instrucaoTest[16]~output_o ;

assign instrucaoTest[17] = \instrucaoTest[17]~output_o ;

assign instrucaoTest[18] = \instrucaoTest[18]~output_o ;

assign instrucaoTest[19] = \instrucaoTest[19]~output_o ;

assign instrucaoTest[20] = \instrucaoTest[20]~output_o ;

assign instrucaoTest[21] = \instrucaoTest[21]~output_o ;

assign instrucaoTest[22] = \instrucaoTest[22]~output_o ;

assign instrucaoTest[23] = \instrucaoTest[23]~output_o ;

assign instrucaoTest[24] = \instrucaoTest[24]~output_o ;

assign instrucaoTest[25] = \instrucaoTest[25]~output_o ;

assign instrucaoTest[26] = \instrucaoTest[26]~output_o ;

assign instrucaoTest[27] = \instrucaoTest[27]~output_o ;

assign instrucaoTest[28] = \instrucaoTest[28]~output_o ;

assign instrucaoTest[29] = \instrucaoTest[29]~output_o ;

assign instrucaoTest[30] = \instrucaoTest[30]~output_o ;

assign instrucaoTest[31] = \instrucaoTest[31]~output_o ;

assign entraAULATest[0] = \entraAULATest[0]~output_o ;

assign entraAULATest[1] = \entraAULATest[1]~output_o ;

assign entraAULATest[2] = \entraAULATest[2]~output_o ;

assign entraAULATest[3] = \entraAULATest[3]~output_o ;

assign entraAULATest[4] = \entraAULATest[4]~output_o ;

assign entraAULATest[5] = \entraAULATest[5]~output_o ;

assign entraAULATest[6] = \entraAULATest[6]~output_o ;

assign entraAULATest[7] = \entraAULATest[7]~output_o ;

assign entraAULATest[8] = \entraAULATest[8]~output_o ;

assign entraAULATest[9] = \entraAULATest[9]~output_o ;

assign entraAULATest[10] = \entraAULATest[10]~output_o ;

assign entraAULATest[11] = \entraAULATest[11]~output_o ;

assign entraAULATest[12] = \entraAULATest[12]~output_o ;

assign entraAULATest[13] = \entraAULATest[13]~output_o ;

assign entraAULATest[14] = \entraAULATest[14]~output_o ;

assign entraAULATest[15] = \entraAULATest[15]~output_o ;

assign entraAULATest[16] = \entraAULATest[16]~output_o ;

assign entraAULATest[17] = \entraAULATest[17]~output_o ;

assign entraAULATest[18] = \entraAULATest[18]~output_o ;

assign entraAULATest[19] = \entraAULATest[19]~output_o ;

assign entraAULATest[20] = \entraAULATest[20]~output_o ;

assign entraAULATest[21] = \entraAULATest[21]~output_o ;

assign entraAULATest[22] = \entraAULATest[22]~output_o ;

assign entraAULATest[23] = \entraAULATest[23]~output_o ;

assign entraAULATest[24] = \entraAULATest[24]~output_o ;

assign entraAULATest[25] = \entraAULATest[25]~output_o ;

assign entraAULATest[26] = \entraAULATest[26]~output_o ;

assign entraAULATest[27] = \entraAULATest[27]~output_o ;

assign entraAULATest[28] = \entraAULATest[28]~output_o ;

assign entraAULATest[29] = \entraAULATest[29]~output_o ;

assign entraAULATest[30] = \entraAULATest[30]~output_o ;

assign entraAULATest[31] = \entraAULATest[31]~output_o ;

assign entraBULATest[0] = \entraBULATest[0]~output_o ;

assign entraBULATest[1] = \entraBULATest[1]~output_o ;

assign entraBULATest[2] = \entraBULATest[2]~output_o ;

assign entraBULATest[3] = \entraBULATest[3]~output_o ;

assign entraBULATest[4] = \entraBULATest[4]~output_o ;

assign entraBULATest[5] = \entraBULATest[5]~output_o ;

assign entraBULATest[6] = \entraBULATest[6]~output_o ;

assign entraBULATest[7] = \entraBULATest[7]~output_o ;

assign entraBULATest[8] = \entraBULATest[8]~output_o ;

assign entraBULATest[9] = \entraBULATest[9]~output_o ;

assign entraBULATest[10] = \entraBULATest[10]~output_o ;

assign entraBULATest[11] = \entraBULATest[11]~output_o ;

assign entraBULATest[12] = \entraBULATest[12]~output_o ;

assign entraBULATest[13] = \entraBULATest[13]~output_o ;

assign entraBULATest[14] = \entraBULATest[14]~output_o ;

assign entraBULATest[15] = \entraBULATest[15]~output_o ;

assign entraBULATest[16] = \entraBULATest[16]~output_o ;

assign entraBULATest[17] = \entraBULATest[17]~output_o ;

assign entraBULATest[18] = \entraBULATest[18]~output_o ;

assign entraBULATest[19] = \entraBULATest[19]~output_o ;

assign entraBULATest[20] = \entraBULATest[20]~output_o ;

assign entraBULATest[21] = \entraBULATest[21]~output_o ;

assign entraBULATest[22] = \entraBULATest[22]~output_o ;

assign entraBULATest[23] = \entraBULATest[23]~output_o ;

assign entraBULATest[24] = \entraBULATest[24]~output_o ;

assign entraBULATest[25] = \entraBULATest[25]~output_o ;

assign entraBULATest[26] = \entraBULATest[26]~output_o ;

assign entraBULATest[27] = \entraBULATest[27]~output_o ;

assign entraBULATest[28] = \entraBULATest[28]~output_o ;

assign entraBULATest[29] = \entraBULATest[29]~output_o ;

assign entraBULATest[30] = \entraBULATest[30]~output_o ;

assign entraBULATest[31] = \entraBULATest[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
