
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002602    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000059    0.000032   18.070032 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008233    0.054760    0.098584   18.168615 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.054762    0.000416   18.169031 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004705    0.030534    0.053522   18.222553 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.030534    0.000069   18.222622 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.222622   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.097341    0.009063   29.956348 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053735    0.072224    0.162402   30.118750 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.072258    0.001350   30.120100 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.020102   clock uncertainty
                                  0.000000   30.020102   clock reconvergence pessimism
                                  0.242418   30.262520   library recovery time
                                             30.262520   data required time
---------------------------------------------------------------------------------------------
                                             30.262520   data required time
                                            -18.222622   data arrival time
---------------------------------------------------------------------------------------------
                                             12.039898   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003288    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840092    0.000048   10.180048 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002400    0.049368    0.675688   10.855736 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.049368    0.000052   10.855788 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005054    0.072556    0.582314   11.438103 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.072556    0.000196   11.438298 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015762    0.055331    0.136754   11.575052 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.055359    0.001217   11.576269 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078368    0.755681    1.092213   12.668482 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.756543    0.018392   12.686873 ^ SRAM_0/DI[1] (EF_SRAM_1024x32)
                                             12.686873   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.787024   29.285955   library setup time
                                             29.285955   data required time
---------------------------------------------------------------------------------------------
                                             29.285955   data required time
                                            -12.686873   data arrival time
---------------------------------------------------------------------------------------------
                                             16.599081   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003467    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840102    0.000053   10.180054 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002498    0.050182    0.676657   10.856710 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.050182    0.000075   10.856785 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002599    0.051208    0.561373   11.418159 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.051208    0.000052   11.418210 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020139    0.065706    0.137231   11.555441 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.065828    0.001941   11.557382 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078938    0.761143    1.098750   12.656132 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.762045    0.019157   12.675289 ^ SRAM_0/DI[0] (EF_SRAM_1024x32)
                                             12.675289   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.788321   29.284658   library setup time
                                             29.284658   data required time
---------------------------------------------------------------------------------------------
                                             29.284658   data required time
                                            -12.675289   data arrival time
---------------------------------------------------------------------------------------------
                                             16.609371   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003970    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840133    0.000069   10.180070 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002568    0.050764    0.677341   10.857410 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.050764    0.000077   10.857488 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002846    0.053318    0.564017   11.421505 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.053318    0.000087   11.421592 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.019653    0.064486    0.137318   11.558909 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.064531    0.001634   11.560544 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075143    0.725192    1.073018   12.633562 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.726012    0.017656   12.651218 ^ SRAM_0/DI[2] (EF_SRAM_1024x32)
                                             12.651218   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.779831   29.293148   library setup time
                                             29.293148   data required time
---------------------------------------------------------------------------------------------
                                             29.293148   data required time
                                            -12.651218   data arrival time
---------------------------------------------------------------------------------------------
                                             16.641932   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003682    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840097    0.000051   10.180051 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003286    0.056987    0.684427   10.864477 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.056987    0.000104   10.864581 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002893    0.053723    0.566462   11.431043 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.053723    0.000084   11.431128 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019487    0.071393    0.164437   11.595565 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.071436    0.001676   11.597240 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.063954    0.619302    1.000597   12.597837 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.619857    0.012676   12.610514 ^ SRAM_0/DI[3] (EF_SRAM_1024x32)
                                             12.610514   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.754821   29.318157   library setup time
                                             29.318157   data required time
---------------------------------------------------------------------------------------------
                                             29.318157   data required time
                                            -12.610514   data arrival time
---------------------------------------------------------------------------------------------
                                             16.707644   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003334    0.840000    0.000000   10.180000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840095    0.000050   10.180050 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001941    0.046098    0.671151   10.851201 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.046098    0.000057   10.851258 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002704    0.052090    0.561008   11.412266 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.052090    0.000079   11.412345 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019033    0.070154    0.162813   11.575158 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.070197    0.001676   11.576834 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060189    0.583673    0.974717   12.551551 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.583880    0.010902   12.562452 ^ SRAM_0/DI[4] (EF_SRAM_1024x32)
                                             12.562452   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.746345   29.326633   library setup time
                                             29.326633   data required time
---------------------------------------------------------------------------------------------
                                             29.326633   data required time
                                            -12.562452   data arrival time
---------------------------------------------------------------------------------------------
                                             16.764181   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002910    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840077    0.000041   10.180041 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003071    0.054917    0.880340   11.060381 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.054917    0.000094   11.060475 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003720    0.057920    0.587626   11.648102 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.057920    0.000121   11.648222 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.036767    0.085102    0.198986   11.847208 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.085689    0.005701   11.852909 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048161    0.251928    0.798789   12.651698 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.252193    0.007675   12.659372 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                             12.659372   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.641197   29.431782   library setup time
                                             29.431782   data required time
---------------------------------------------------------------------------------------------
                                             29.431782   data required time
                                            -12.659372   data arrival time
---------------------------------------------------------------------------------------------
                                             16.772409   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002910    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840078    0.000041   10.180041 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003405    0.057148    0.883456   11.063498 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.057148    0.000108   11.063605 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003731    0.057963    0.588766   11.652371 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.057963    0.000121   11.652493 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037706    0.086847    0.200403   11.852896 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.087432    0.005790   11.858685 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045671    0.239594    0.790841   12.649528 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.239817    0.006892   12.656420 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                             12.656420   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.636566   29.436413   library setup time
                                             29.436413   data required time
---------------------------------------------------------------------------------------------
                                             29.436413   data required time
                                            -12.656420   data arrival time
---------------------------------------------------------------------------------------------
                                             16.779993   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004377    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840130    0.000068   10.180069 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003031    0.054652    0.879970   11.060039 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.054652    0.000095   11.060134 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005861    0.067871    0.602136   11.662270 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.067871    0.000218   11.662488 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031425    0.075280    0.195425   11.857913 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.075791    0.004936   11.862849 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045237    0.237702    0.783536   12.646385 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.237956    0.007328   12.653713 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                             12.653713   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.635870   29.437109   library setup time
                                             29.437109   data required time
---------------------------------------------------------------------------------------------
                                             29.437109   data required time
                                            -12.653713   data arrival time
---------------------------------------------------------------------------------------------
                                             16.783396   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002578    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840062    0.000032   10.180032 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003731    0.058249    0.885660   11.065693 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.058249    0.000120   11.065812 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003441    0.057024    0.587304   11.653116 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.057024    0.000119   11.653235 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038710    0.088611    0.201697   11.854933 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.089168    0.005731   11.860664 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044154    0.232774    0.786659   12.647323 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.232930    0.005764   12.653087 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                             12.653087   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.633990   29.438992   library setup time
                                             29.438992   data required time
---------------------------------------------------------------------------------------------
                                             29.438992   data required time
                                            -12.653087   data arrival time
---------------------------------------------------------------------------------------------
                                             16.785904   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003300    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840093    0.000049   10.180049 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002841    0.053441    0.878153   11.058202 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.053441    0.000093   11.058295 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003948    0.058701    0.588483   11.646778 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.058701    0.000123   11.646901 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.029349    0.054306    0.175210   11.822112 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.054918    0.004762   11.826874 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051123    0.265394    0.794404   12.621278 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.265776    0.009384   12.630661 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                             12.630661   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.646279   29.426702   library setup time
                                             29.426702   data required time
---------------------------------------------------------------------------------------------
                                             29.426702   data required time
                                            -12.630661   data arrival time
---------------------------------------------------------------------------------------------
                                             16.796041   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003800    0.840000    0.000000   10.180000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840119    0.000062   10.180062 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002316    0.048731    0.674858   10.854920 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.048731    0.000070   10.854991 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002618    0.051361    0.561055   11.416046 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.051361    0.000079   11.416125 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016252    0.062635    0.156609   11.572734 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.062664    0.001290   11.574024 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057201    0.558282    0.952452   12.526476 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.558427    0.009091   12.535567 ^ SRAM_0/DI[9] (EF_SRAM_1024x32)
                                             12.535567   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.740348   29.332632   library setup time
                                             29.332632   data required time
---------------------------------------------------------------------------------------------
                                             29.332632   data required time
                                            -12.535567   data arrival time
---------------------------------------------------------------------------------------------
                                             16.797064   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003185    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840086    0.000045   10.180045 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002847    0.053482    0.878216   11.058261 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.053482    0.000090   11.058351 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.049805    0.573317   11.631667 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.049805    0.000044   11.631712 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038431    0.088054    0.198090   11.829803 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.088535    0.005310   11.835112 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046197    0.241763    0.793879   12.628991 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.241975    0.006787   12.635778 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                             12.635778   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.637374   29.435606   library setup time
                                             29.435606   data required time
---------------------------------------------------------------------------------------------
                                             29.435606   data required time
                                            -12.635778   data arrival time
---------------------------------------------------------------------------------------------
                                             16.799828   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002826    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840075    0.000039   10.180039 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002003    0.049231    0.870208   11.050247 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.049231    0.000060   11.050306 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003133    0.055118    0.580484   11.630791 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.055118    0.000099   11.630890 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015447    0.047665    0.165235   11.796125 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.047704    0.001295   11.797421 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055792    0.284063    0.810630   12.608050 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.284378    0.008854   12.616904 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                             12.616904   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.653238   29.419743   library setup time
                                             29.419743   data required time
---------------------------------------------------------------------------------------------
                                             29.419743   data required time
                                            -12.616904   data arrival time
---------------------------------------------------------------------------------------------
                                             16.802837   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002446    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840058    0.000030   10.180031 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002421    0.050974    0.874162   11.054193 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.050974    0.000075   11.054267 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.050894    0.574680   11.628947 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.050894    0.000073   11.629020 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033806    0.079563    0.191256   11.820275 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.080086    0.005161   11.825437 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047326    0.246955    0.793139   12.618576 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.247231    0.007748   12.626324 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                             12.626324   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.639340   29.433640   library setup time
                                             29.433640   data required time
---------------------------------------------------------------------------------------------
                                             29.433640   data required time
                                            -12.626324   data arrival time
---------------------------------------------------------------------------------------------
                                             16.807316   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002831    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840072    0.000038   10.180038 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001657    0.047527    0.866922   11.046960 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.047527    0.000033   11.046993 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002648    0.052068    0.575154   11.622148 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.052068    0.000083   11.622230 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035703    0.082830    0.195331   11.817560 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.083244    0.004660   11.822221 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046871    0.244922    0.793107   12.615328 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.245170    0.007316   12.622643 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                             12.622643   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.638569   29.434412   library setup time
                                             29.434412   data required time
---------------------------------------------------------------------------------------------
                                             29.434412   data required time
                                            -12.622643   data arrival time
---------------------------------------------------------------------------------------------
                                             16.811768   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004103    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840136    0.000071   10.180071 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002966    0.054236    0.879358   11.059429 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.054236    0.000095   11.059525 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002209    0.049852    0.573801   11.633326 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.049852    0.000044   11.633370 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034060    0.079943    0.191522   11.824892 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.080391    0.004781   11.829674 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045211    0.237468    0.786192   12.615866 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.237663    0.006453   12.622318 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                             12.622318   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.635760   29.437220   library setup time
                                             29.437220   data required time
---------------------------------------------------------------------------------------------
                                             29.437220   data required time
                                            -12.622318   data arrival time
---------------------------------------------------------------------------------------------
                                             16.814901   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003049    0.840000    0.000000   10.180000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840083    0.000044   10.180044 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.048070    0.867963   11.048007 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.048070    0.000051   11.048058 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002429    0.050800    0.573293   11.621351 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.050800    0.000073   11.621424 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016619    0.049015    0.165589   11.787013 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.049062    0.001395   11.788409 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054238    0.279190    0.803632   12.592041 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.279613    0.010083   12.602124 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                             12.602124   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.651455   29.421524   library setup time
                                             29.421524   data required time
---------------------------------------------------------------------------------------------
                                             29.421524   data required time
                                            -12.602124   data arrival time
---------------------------------------------------------------------------------------------
                                             16.819399   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002984    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840079    0.000042   10.180042 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002550    0.051707    0.875400   11.055442 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.051707    0.000077   11.055519 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.049589    0.571947   11.627466 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.049589    0.000043   11.627509 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037299    0.086069    0.196005   11.823514 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.086625    0.005609   11.829123 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043457    0.229838    0.782319   12.611442 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.230033    0.006338   12.617780 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                             12.617780   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632906   29.440075   library setup time
                                             29.440075   data required time
---------------------------------------------------------------------------------------------
                                             29.440075   data required time
                                            -12.617780   data arrival time
---------------------------------------------------------------------------------------------
                                             16.822294   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003103    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840084    0.000044   10.180044 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001787    0.048171    0.868160   11.048204 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.048171    0.000052   11.048257 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002431    0.050813    0.573358   11.621615 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.050813    0.000073   11.621688 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018046    0.051369    0.167983   11.789671 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.051409    0.001348   11.791019 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052959    0.271593    0.801494   12.592513 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.271866    0.008076   12.600590 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                             12.600590   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.648557   29.424423   library setup time
                                             29.424423   data required time
---------------------------------------------------------------------------------------------
                                             29.424423   data required time
                                            -12.600590   data arrival time
---------------------------------------------------------------------------------------------
                                             16.823833   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003649    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840113    0.000060   10.180059 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002063    0.049523    0.870782   11.050841 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.049523    0.000062   11.050903 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002501    0.051201    0.574580   11.625484 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.051201    0.000052   11.625535 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.029856    0.054976    0.171944   11.797479 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.055682    0.005149   11.802628 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049988    0.260457    0.790278   12.592906 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.260851    0.009426   12.602332 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                             12.602332   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.644436   29.428543   library setup time
                                             29.428543   data required time
---------------------------------------------------------------------------------------------
                                             29.428543   data required time
                                            -12.602332   data arrival time
---------------------------------------------------------------------------------------------
                                             16.826212   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002335    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840056    0.000029   10.180030 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002109    0.049747    0.871202   11.051231 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.049747    0.000064   11.051295 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002888    0.053519    0.578355   11.629650 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.053519    0.000086   11.629737 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.033866    0.059722    0.177032   11.806768 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.060498    0.005684   11.812452 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047730    0.250167    0.784736   12.597189 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.250494    0.008469   12.605658 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                             12.605658   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.640561   29.432419   library setup time
                                             29.432419   data required time
---------------------------------------------------------------------------------------------
                                             29.432419   data required time
                                            -12.605658   data arrival time
---------------------------------------------------------------------------------------------
                                             16.826761   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004307    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840141    0.000074   10.180074 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001685    0.047666    0.867208   11.047281 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.047666    0.000034   11.047316 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002918    0.053723    0.577786   11.625101 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.053723    0.000090   11.625191 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013197    0.044043    0.159867   11.785058 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.044060    0.000860   11.785917 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053729    0.274828    0.801860   12.587777 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.275079    0.007821   12.595599 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                             12.595599   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.649759   29.423220   library setup time
                                             29.423220   data required time
---------------------------------------------------------------------------------------------
                                             29.423220   data required time
                                            -12.595599   data arrival time
---------------------------------------------------------------------------------------------
                                             16.827621   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003216    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840084    0.000044   10.180044 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002166    0.049981    0.871753   11.051797 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.049981    0.000065   11.051862 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002360    0.050434    0.573414   11.625277 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.050434    0.000069   11.625345 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035538    0.082709    0.193701   11.819047 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.083270    0.005481   11.824528 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043341    0.229333    0.780237   12.604765 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.229555    0.006735   12.611500 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                             12.611500   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632727   29.440252   library setup time
                                             29.440252   data required time
---------------------------------------------------------------------------------------------
                                             29.440252   data required time
                                            -12.611500   data arrival time
---------------------------------------------------------------------------------------------
                                             16.828753   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003389    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840104    0.000054   10.180055 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001662    0.047555    0.866984   11.047038 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.047555    0.000033   11.047071 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002172    0.049767    0.570641   11.617712 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.049767    0.000044   11.617757 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015628    0.047693    0.163253   11.781011 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.047723    0.001159   11.782169 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053262    0.272840    0.801353   12.583522 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.273136    0.008425   12.591948 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                             12.591948   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.649032   29.423946   library setup time
                                             29.423946   data required time
---------------------------------------------------------------------------------------------
                                             29.423946   data required time
                                            -12.591948   data arrival time
---------------------------------------------------------------------------------------------
                                             16.831999   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003355    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840101    0.000053   10.180054 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002063    0.049522    0.870777   11.050831 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.049522    0.000061   11.050892 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002352    0.050414    0.573162   11.624054 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.050414    0.000047   11.624101 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.031751    0.057183    0.173563   11.797665 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.057845    0.005123   11.802788 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047968    0.249780    0.784882   12.587669 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.250105    0.008438   12.596107 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                             12.596107   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.640415   29.432564   library setup time
                                             29.432564   data required time
---------------------------------------------------------------------------------------------
                                             29.432564   data required time
                                            -12.596107   data arrival time
---------------------------------------------------------------------------------------------
                                             16.836456   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002777    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840069    0.000036   10.180037 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002111    0.049756    0.871234   11.051270 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049756    0.000044   11.051315 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003156    0.055266    0.580913   11.632228 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.055266    0.000099   11.632326 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036415    0.063098    0.180138   11.812464 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.064113    0.006685   11.819150 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043749    0.231174    0.772260   12.591409 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.231472    0.007832   12.599241 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                             12.599241   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.633444   29.439535   library setup time
                                             29.439535   data required time
---------------------------------------------------------------------------------------------
                                             29.439535   data required time
                                            -12.599241   data arrival time
---------------------------------------------------------------------------------------------
                                             16.840296   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003727    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840115    0.000060   10.180060 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002115    0.049778    0.871276   11.051336 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.049778    0.000064   11.051400 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002820    0.053098    0.577722   11.629122 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.053098    0.000087   11.629209 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034271    0.060156    0.177378   11.806587 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.060892    0.005565   11.812153 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044470    0.234126    0.774462   12.586615 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.234319    0.006375   12.592990 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                             12.592990   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.634509   29.438471   library setup time
                                             29.438471   data required time
---------------------------------------------------------------------------------------------
                                             29.438471   data required time
                                            -12.592990   data arrival time
---------------------------------------------------------------------------------------------
                                             16.845480   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002298    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840052    0.000028   10.180028 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002985    0.054351    0.879509   11.059537 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.054351    0.000095   11.059631 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002880    0.053444    0.580252   11.639884 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.053444    0.000086   11.639970 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012752    0.043129    0.158852   11.798821 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.043142    0.000762   11.799583 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044493    0.235172    0.766914   12.566498 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.235307    0.005419   12.571917 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                             12.571917   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.634879   29.438101   library setup time
                                             29.438101   data required time
---------------------------------------------------------------------------------------------
                                             29.438101   data required time
                                            -12.571917   data arrival time
---------------------------------------------------------------------------------------------
                                             16.866186   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002852    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840073    0.000038   10.180038 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003525    0.057546    0.884265   11.064303 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.057546    0.000123   11.064427 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004179    0.059550    0.592015   11.656443 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.059550    0.000142   11.656585 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011741    0.043421    0.151195   11.807779 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.043432    0.000685   11.808464 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042108    0.224603    0.758131   12.566595 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.224715    0.004856   12.571451 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                             12.571451   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.630916   29.442064   library setup time
                                             29.442064   data required time
---------------------------------------------------------------------------------------------
                                             29.442064   data required time
                                            -12.571451   data arrival time
---------------------------------------------------------------------------------------------
                                             16.870611   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002913    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840076    0.000040   10.180040 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002241    0.050243    0.872469   11.052509 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.050243    0.000065   11.052574 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002749    0.052656    0.577237   11.629811 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.052656    0.000083   11.629894 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013141    0.045243    0.151301   11.781196 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.045258    0.000807   11.782003 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041996    0.224172    0.758308   12.540312 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.224298    0.005113   12.545424 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                             12.545424   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.630760   29.442221   library setup time
                                             29.442221   data required time
---------------------------------------------------------------------------------------------
                                             29.442221   data required time
                                            -12.545424   data arrival time
---------------------------------------------------------------------------------------------
                                             16.896795   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003040    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840085    0.000044   10.180044 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001995    0.049193    0.870137   11.050181 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.049193    0.000058   11.050240 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002072    0.049340    0.570350   11.620589 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.049340    0.000044   11.620633 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011597    0.043392    0.146047   11.766680 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.043402    0.000652   11.767331 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.037075    0.202248    0.739651   12.506983 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.202307    0.003467   12.510449 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                             12.510449   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.622532   29.450447   library setup time
                                             29.450447   data required time
---------------------------------------------------------------------------------------------
                                             29.450447   data required time
                                            -12.510449   data arrival time
---------------------------------------------------------------------------------------------
                                             16.939997   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003420    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840102    0.000054   10.180055 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001963    0.049034    0.869831   11.049886 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.049034    0.000059   11.049944 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001774    0.047865    0.567447   11.617391 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.047865    0.000036   11.617427 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011381    0.042880    0.144881   11.762307 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.042886    0.000577   11.762884 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.033610    0.187157    0.726219   12.489103 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.187200    0.002888   12.491992 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                             12.491992   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.616880   29.456099   library setup time
                                             29.456099   data required time
---------------------------------------------------------------------------------------------
                                             29.456099   data required time
                                            -12.491992   data arrival time
---------------------------------------------------------------------------------------------
                                             16.964108   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076448    0.059911    2.472695    8.620722 ^ SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.069278    0.025298    8.646020 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191166    0.219934    0.249909    8.895929 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.220051    0.004439    8.900369 ^ wbs_dat_o[30] (out)
                                              8.900369   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.900369   data arrival time
---------------------------------------------------------------------------------------------
                                             17.029631   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073775    0.059201    2.472340    8.620367 ^ SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.066906    0.024285    8.644651 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.218768    0.249090    8.893741 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.218878    0.004284    8.898025 ^ wbs_dat_o[31] (out)
                                              8.898025   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.898025   data arrival time
---------------------------------------------------------------------------------------------
                                             17.031973   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076553    0.061707    2.475249    8.623276 ^ SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.067625    0.018527    8.641802 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190803    0.218610    0.249415    8.891217 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.218708    0.004037    8.895254 ^ wbs_dat_o[2] (out)
                                              8.895254   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.895254   data arrival time
---------------------------------------------------------------------------------------------
                                             17.034744   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067520    0.058126    2.471666    8.619693 ^ SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.061434    0.019597    8.639290 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.219928    0.246892    8.886182 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.220055    0.004603    8.890785 ^ wbs_dat_o[28] (out)
                                              8.890785   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.890785   data arrival time
---------------------------------------------------------------------------------------------
                                             17.039213   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068433    0.058356    2.472144    8.620172 ^ SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.062519    0.017597    8.637769 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.218722    0.247626    8.885395 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.218820    0.004040    8.889435 ^ wbs_dat_o[22] (out)
                                              8.889435   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.889435   data arrival time
---------------------------------------------------------------------------------------------
                                             17.040564   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071011    0.059739    2.473964    8.621991 ^ SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.063832    0.014701    8.636692 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191105    0.218898    0.248240    8.884933 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.218996    0.004042    8.888974 ^ wbs_dat_o[3] (out)
                                              8.888974   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.888974   data arrival time
---------------------------------------------------------------------------------------------
                                             17.041025   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.085149    0.064071    2.482159    8.630186 ^ SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.064071    0.005438    8.635624 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.220737    0.249644    8.885268 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.220806    0.003409    8.888677 ^ wbs_dat_o[1] (out)
                                              8.888677   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.888677   data arrival time
---------------------------------------------------------------------------------------------
                                             17.041321   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064929    0.057202    2.471787    8.619815 ^ SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.059861    0.016555    8.636369 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.218522    0.246660    8.883030 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.218610    0.003821    8.886850 ^ wbs_dat_o[19] (out)
                                              8.886850   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.886850   data arrival time
---------------------------------------------------------------------------------------------
                                             17.043148   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.082447    0.062978    2.481344    8.629372 ^ SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.062978    0.005239    8.634610 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.220016    0.247586    8.882196 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.220139    0.004531    8.886727 ^ wbs_dat_o[0] (out)
                                              8.886727   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.886727   data arrival time
---------------------------------------------------------------------------------------------
                                             17.043270   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068025    0.058428    2.473048    8.621076 ^ SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.061645    0.014258    8.635334 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.218763    0.247335    8.882669 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.218861    0.004041    8.886710 ^ wbs_dat_o[16] (out)
                                              8.886710   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.886710   data arrival time
---------------------------------------------------------------------------------------------
                                             17.043287   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.065879    0.057629    2.472074    8.620101 ^ SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.061172    0.014143    8.634245 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.218699    0.247114    8.881359 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.218797    0.004040    8.885399 ^ wbs_dat_o[18] (out)
                                              8.885399   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.885399   data arrival time
---------------------------------------------------------------------------------------------
                                             17.044600   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061078    0.055814    2.470988    8.619015 ^ SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.058314    0.014247    8.633263 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192184    0.221049    0.246051    8.879313 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.221214    0.005243    8.884557 ^ wbs_dat_o[24] (out)
                                              8.884557   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.884557   data arrival time
---------------------------------------------------------------------------------------------
                                             17.045441   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063880    0.057169    2.472577    8.620604 ^ SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.059045    0.013059    8.633663 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.218807    0.246413    8.880075 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.218905    0.004043    8.884119 ^ wbs_dat_o[4] (out)
                                              8.884119   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.884119   data arrival time
---------------------------------------------------------------------------------------------
                                             17.045879   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063766    0.056861    2.471849    8.619877 ^ SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.059474    0.014208    8.634085 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.219034    0.246438    8.880523 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.219107    0.003491    8.884014 ^ wbs_dat_o[5] (out)
                                              8.884014   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.884014   data arrival time
---------------------------------------------------------------------------------------------
                                             17.045984   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062764    0.056715    2.472207    8.620234 ^ SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.058370    0.012026    8.632260 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.220770    0.247577    8.879838 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.220839    0.003410    8.883247 ^ wbs_dat_o[7] (out)
                                              8.883247   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.883247   data arrival time
---------------------------------------------------------------------------------------------
                                             17.046753   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074357    0.059045    2.478143    8.626170 ^ SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.059045    0.005469    8.631639 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190996    0.218733    0.246279    8.877919 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.218837    0.004151    8.882071 ^ wbs_dat_o[27] (out)
                                              8.882071   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.882071   data arrival time
---------------------------------------------------------------------------------------------
                                             17.047928   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058423    0.054801    2.470190    8.618217 ^ SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.056688    0.013785    8.632002 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.218930    0.245433    8.877435 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.219042    0.004330    8.881765 ^ wbs_dat_o[17] (out)
                                              8.881765   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.881765   data arrival time
---------------------------------------------------------------------------------------------
                                             17.048233   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074238    0.059347    2.478101    8.626128 ^ SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.059347    0.005383    8.631512 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.219009    0.246373    8.877885 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.219082    0.003491    8.881375 ^ wbs_dat_o[23] (out)
                                              8.881375   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.881375   data arrival time
---------------------------------------------------------------------------------------------
                                             17.048624   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057055    0.054357    2.469924    8.617951 ^ SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.055471    0.013120    8.631071 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191043    0.218749    0.244881    8.875953 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.218860    0.004286    8.880239 ^ wbs_dat_o[25] (out)
                                              8.880239   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.880239   data arrival time
---------------------------------------------------------------------------------------------
                                             17.049759   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.054975    0.053939    2.469731    8.617759 ^ SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.055099    0.013332    8.631090 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.218787    0.244770    8.875860 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.218897    0.004288    8.880149 ^ wbs_dat_o[29] (out)
                                              8.880149   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.880149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.049850   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057206    0.054556    2.470539    8.618566 ^ SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.055595    0.011222    8.629787 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191229    0.218948    0.245070    8.874858 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.219059    0.004293    8.879151 ^ wbs_dat_o[6] (out)
                                              8.879151   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.879151   data arrival time
---------------------------------------------------------------------------------------------
                                             17.050848   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068409    0.057167    2.476369    8.624396 ^ SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.057167    0.004453    8.628850 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191328    0.220035    0.245318    8.874167 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.220168    0.004714    8.878881 ^ wbs_dat_o[26] (out)
                                              8.878881   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.878881   data arrival time
---------------------------------------------------------------------------------------------
                                             17.051119   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069165    0.057548    2.476489    8.624516 ^ SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.057548    0.004492    8.629009 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.219139    0.245673    8.874681 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.219219    0.003655    8.878337 ^ wbs_dat_o[21] (out)
                                              8.878337   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.878337   data arrival time
---------------------------------------------------------------------------------------------
                                             17.051662   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053916    0.053121    2.468957    8.616983 ^ SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.054188    0.012642    8.629626 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.218633    0.244504    8.874130 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.218730    0.004040    8.878170 ^ wbs_dat_o[20] (out)
                                              8.878170   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.878170   data arrival time
---------------------------------------------------------------------------------------------
                                             17.051828   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056850    0.054436    2.470488    8.618515 ^ SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.055262    0.010878    8.629393 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190703    0.219182    0.244864    8.874256 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.219262    0.003658    8.877913 ^ wbs_dat_o[8] (out)
                                              8.877913   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.877913   data arrival time
---------------------------------------------------------------------------------------------
                                             17.052084   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.054933    0.046438    2.470203    8.618230 ^ SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.054197    0.009910    8.628140 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191059    0.218757    0.244596    8.872737 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.218856    0.004045    8.876781 ^ wbs_dat_o[10] (out)
                                              8.876781   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.876781   data arrival time
---------------------------------------------------------------------------------------------
                                             17.053219   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051572    0.045399    2.469078    8.617105 ^ SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.052780    0.009213    8.626319 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191748    0.220489    0.243815    8.870133 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.220638    0.004995    8.875129 ^ wbs_dat_o[9] (out)
                                              8.875129   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.875129   data arrival time
---------------------------------------------------------------------------------------------
                                             17.054871   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050267    0.046349    2.469017    8.617044 ^ SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.046922    0.008090    8.625134 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191220    0.218859    0.241885    8.867019 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.218965    0.004210    8.871228 ^ wbs_dat_o[11] (out)
                                              8.871228   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.871228   data arrival time
---------------------------------------------------------------------------------------------
                                             17.058771   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.048118    0.045896    2.468313    8.616340 ^ SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.046375    0.007564    8.623903 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.218847    0.241496    8.865399 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.218919    0.003490    8.868889 ^ wbs_dat_o[12] (out)
                                              8.868889   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.868889   data arrival time
---------------------------------------------------------------------------------------------
                                             17.061108   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.040153    0.044676    2.465854    8.613881 ^ SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.044676    0.005753    8.619634 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.219004    0.241087    8.860722 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.219116    0.004323    8.865044 ^ wbs_dat_o[13] (out)
                                              8.865044   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.865044   data arrival time
---------------------------------------------------------------------------------------------
                                             17.064955   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.029923    0.043442    2.462481    8.610508 ^ SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.043442    0.003814    8.614322 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.218539    0.240494    8.854815 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.218637    0.004040    8.858856 ^ wbs_dat_o[14] (out)
                                              8.858856   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.858856   data arrival time
---------------------------------------------------------------------------------------------
                                             17.071142   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001374    5.899954 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.232160    6.132113 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.015913    6.148027 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.028380    0.042782    2.462015    8.610042 ^ SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.042782    0.003079    8.613121 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.218664    0.240264    8.853385 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.218768    0.004152    8.857537 ^ wbs_dat_o[15] (out)
                                              8.857537   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.857537   data arrival time
---------------------------------------------------------------------------------------------
                                             17.072462   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004298    0.920000    0.000000    9.460000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920149    0.000078    9.460078 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005707    0.078114    0.709030   10.169108 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.078114    0.000227   10.169336 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004295    0.066087    0.585035   10.754371 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.066087    0.000153   10.754524 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018252    0.060905    0.139277   10.893801 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.061019    0.001784   10.895585 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.081828    0.788442    1.115574   12.011160 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.789430    0.020741   12.031900 ^ SRAM_0/AD[0] (EF_SRAM_1024x32)
                                             12.031900   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.539044   29.533936   library setup time
                                             29.533936   data required time
---------------------------------------------------------------------------------------------
                                             29.533936   data required time
                                            -12.031900   data arrival time
---------------------------------------------------------------------------------------------
                                             17.502035   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002727    0.920000    0.000000    9.460000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920070    0.000036    9.460036 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001762    0.048091    0.889175   10.349212 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.048091    0.000052   10.349263 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003288    0.056193    0.581486   10.930749 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.056193    0.000107   10.930856 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.018504    0.042164    0.163309   11.094165 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.042282    0.001402   11.095567 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073455    0.358027    0.867567   11.963134 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.358948    0.016713   11.979847 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                             11.979847   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.489060   29.583920   library setup time
                                             29.583920   data required time
---------------------------------------------------------------------------------------------
                                             29.583920   data required time
                                            -11.979847   data arrival time
---------------------------------------------------------------------------------------------
                                             17.604073   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004034    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920139    0.000073    9.460073 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002423    0.051037    0.895461   10.355535 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.051037    0.000076   10.355611 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003263    0.055996    0.582459   10.938069 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.055996    0.000107   10.938176 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.063749    0.089033    0.211423   11.149599 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.089361    0.004159   11.153758 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045542    0.238803    0.792228   11.945986 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.238945    0.005577   11.951563 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                             11.951563   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.447613   29.625368   library setup time
                                             29.625368   data required time
---------------------------------------------------------------------------------------------
                                             29.625368   data required time
                                            -11.951563   data arrival time
---------------------------------------------------------------------------------------------
                                             17.673805   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004452    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920129    0.000068    9.460068 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003412    0.057226    0.904767   10.364835 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.057226    0.000121   10.364955 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002862    0.053330    0.581443   10.946399 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.053330    0.000084   10.946484 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.054748    0.079961    0.198954   11.145437 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.081622    0.009508   11.154944 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045090    0.236814    0.786875   11.941819 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.236948    0.005406   11.947226 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                             11.947226   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.446802   29.626179   library setup time
                                             29.626179   data required time
---------------------------------------------------------------------------------------------
                                             29.626179   data required time
                                            -11.947226   data arrival time
---------------------------------------------------------------------------------------------
                                             17.678951   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003231    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920093    0.000049    9.460049 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002801    0.053247    0.899039   10.359088 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.053247    0.000085   10.359174 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002945    0.053851    0.580338   10.939511 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.053851    0.000091   10.939602 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.061288    0.087265    0.205165   11.144766 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.088914    0.009945   11.154712 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042132    0.223876    0.779121   11.933832 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.224005    0.005178   11.939010 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                             11.939010   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.441549   29.631430   library setup time
                                             29.631430   data required time
---------------------------------------------------------------------------------------------
                                             29.631430   data required time
                                            -11.939010   data arrival time
---------------------------------------------------------------------------------------------
                                             17.692421   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003504    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920106    0.000056    9.460056 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001813    0.048343    0.889670   10.349726 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.048343    0.000054   10.349780 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003068    0.054695    0.579501   10.929281 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054695    0.000096   10.929377 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.049900    0.079210    0.194238   11.123614 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.080544    0.008511   11.132125 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045755    0.240811    0.788829   11.920954 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.240953    0.005609   11.926562 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                             11.926562   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.448428   29.624552   library setup time
                                             29.624552   data required time
---------------------------------------------------------------------------------------------
                                             29.624552   data required time
                                            -11.926562   data arrival time
---------------------------------------------------------------------------------------------
                                             17.697989   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003530    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920100    0.000052    9.460052 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001771    0.048133    0.889265   10.349318 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.048133    0.000052   10.349370 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003274    0.056097    0.581375   10.930744 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.056097    0.000105   10.930849 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.047029    0.075711    0.191920   11.122769 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.076772    0.007407   11.130177 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045096    0.236868    0.784426   11.914603 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.237037    0.006026   11.920630 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                             11.920630   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.446838   29.626141   library setup time
                                             29.626141   data required time
---------------------------------------------------------------------------------------------
                                             29.626141   data required time
                                            -11.920630   data arrival time
---------------------------------------------------------------------------------------------
                                             17.705511   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002892    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920070    0.000036    9.460036 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002687    0.052557    0.897948   10.357985 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.052557    0.000086   10.358071 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002927    0.053741    0.579873   10.937944 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.053741    0.000089   10.938033 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.046384    0.075152    0.189576   11.127609 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.076491    0.008283   11.135893 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044131    0.232602    0.780834   11.916727 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.232729    0.005224   11.921951 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                             11.921951   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.445090   29.627890   library setup time
                                             29.627890   data required time
---------------------------------------------------------------------------------------------
                                             29.627890   data required time
                                            -11.921951   data arrival time
---------------------------------------------------------------------------------------------
                                             17.705940   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003052    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920085    0.000044    9.460045 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001897    0.048756    0.890463   10.350508 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.048756    0.000055   10.350562 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002652    0.052087    0.575702   10.926265 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.052087    0.000079   10.926344 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.043004    0.070458    0.186653   11.112997 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.071382    0.006807   11.119804 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043645    0.230489    0.776496   11.896300 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.230621    0.005291   11.901591 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                             11.901591   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.444234   29.628744   library setup time
                                             29.628744   data required time
---------------------------------------------------------------------------------------------
                                             29.628744   data required time
                                            -11.901591   data arrival time
---------------------------------------------------------------------------------------------
                                             17.727154   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003551    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920111    0.000059    9.460059 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001809    0.048323    0.889636   10.349694 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.048323    0.000052   10.349747 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002627    0.051941    0.575284   10.925031 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.051941    0.000078   10.925109 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.041155    0.068294    0.183899   11.109008 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.069400    0.007112   11.116120 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043298    0.228961    0.774282   11.890402 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.229086    0.005143   11.895544 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                             11.895544   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.443611   29.629368   library setup time
                                             29.629368   data required time
---------------------------------------------------------------------------------------------
                                             29.629368   data required time
                                            -11.895544   data arrival time
---------------------------------------------------------------------------------------------
                                             17.733824   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003140    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180085    0.000044    8.740045 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002294    0.048678    0.593166    9.333210 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048678    0.000070    9.333281 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011862    0.132984    0.634292    9.967572 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132984    0.000455    9.968027 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070060    0.090806    0.163822   10.131848 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.095756    0.017269   10.149117 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.225260    0.239974   10.389091 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.232317    0.033147   10.422238 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                             10.422238   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632993   29.439985   library setup time
                                             29.439985   data required time
---------------------------------------------------------------------------------------------
                                             29.439985   data required time
                                            -10.422238   data arrival time
---------------------------------------------------------------------------------------------
                                             19.017748   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003140    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180085    0.000044    8.740045 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002294    0.048678    0.593166    9.333210 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048678    0.000070    9.333281 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011862    0.132984    0.634292    9.967572 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132984    0.000455    9.968027 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070060    0.090806    0.163822   10.131848 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.095756    0.017269   10.149117 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.225260    0.239974   10.389091 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.232224    0.032939   10.422030 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                             10.422030   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632958   29.440022   library setup time
                                             29.440022   data required time
---------------------------------------------------------------------------------------------
                                             29.440022   data required time
                                            -10.422030   data arrival time
---------------------------------------------------------------------------------------------
                                             19.017990   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003140    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180085    0.000044    8.740045 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002294    0.048678    0.593166    9.333210 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048678    0.000070    9.333281 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011862    0.132984    0.634292    9.967572 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132984    0.000455    9.968027 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070060    0.090806    0.163822   10.131848 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.095756    0.017269   10.149117 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.225260    0.239974   10.389091 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.232038    0.032522   10.421613 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                             10.421613   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632887   29.440092   library setup time
                                             29.440092   data required time
---------------------------------------------------------------------------------------------
                                             29.440092   data required time
                                            -10.421613   data arrival time
---------------------------------------------------------------------------------------------
                                             19.018480   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003140    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180085    0.000044    8.740045 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002294    0.048678    0.593166    9.333210 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048678    0.000070    9.333281 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011862    0.132984    0.634292    9.967572 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132984    0.000455    9.968027 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070060    0.090806    0.163822   10.131848 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.095756    0.017269   10.149117 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.225260    0.239974   10.389091 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.231794    0.031963   10.421055 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                             10.421055   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632794   29.440186   library setup time
                                             29.440186   data required time
---------------------------------------------------------------------------------------------
                                             29.440186   data required time
                                            -10.421055   data arrival time
---------------------------------------------------------------------------------------------
                                             19.019133   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003140    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180085    0.000044    8.740045 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002294    0.048678    0.593166    9.333210 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048678    0.000070    9.333281 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011862    0.132984    0.634292    9.967572 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132984    0.000455    9.968027 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070060    0.090806    0.163822   10.131848 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.095756    0.017269   10.149117 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.225260    0.239974   10.389091 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.231426    0.031101   10.420193 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                             10.420193   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632654   29.440327   library setup time
                                             29.440327   data required time
---------------------------------------------------------------------------------------------
                                             29.440327   data required time
                                            -10.420193   data arrival time
---------------------------------------------------------------------------------------------
                                             19.020134   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003140    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180085    0.000044    8.740045 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002294    0.048678    0.593166    9.333210 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048678    0.000070    9.333281 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011862    0.132984    0.634292    9.967572 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132984    0.000455    9.968027 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070060    0.090806    0.163822   10.131848 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.095756    0.017269   10.149117 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.225260    0.239974   10.389091 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.230945    0.029939   10.419030 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                             10.419030   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632471   29.440510   library setup time
                                             29.440510   data required time
---------------------------------------------------------------------------------------------
                                             29.440510   data required time
                                            -10.419030   data arrival time
---------------------------------------------------------------------------------------------
                                             19.021479   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003365    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180096    0.000051    8.740050 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589412    9.329463 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329518 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011505    0.129690    0.630783    9.960302 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129690    0.000458    9.960760 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070296    0.091080    0.164047   10.124807 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095571    0.016516   10.141323 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.226496    0.234701   10.376024 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.237112    0.040294   10.416318 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                             10.416318   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.634821   29.438160   library setup time
                                             29.438160   data required time
---------------------------------------------------------------------------------------------
                                             29.438160   data required time
                                            -10.416318   data arrival time
---------------------------------------------------------------------------------------------
                                             19.021841   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003365    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180096    0.000051    8.740050 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589412    9.329463 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329518 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011505    0.129690    0.630783    9.960302 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129690    0.000458    9.960760 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070296    0.091080    0.164047   10.124807 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095571    0.016516   10.141323 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.226496    0.234701   10.376024 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.237000    0.040093   10.416117 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                             10.416117   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.634778   29.438202   library setup time
                                             29.438202   data required time
---------------------------------------------------------------------------------------------
                                             29.438202   data required time
                                            -10.416117   data arrival time
---------------------------------------------------------------------------------------------
                                             19.022085   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003365    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180096    0.000051    8.740050 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589412    9.329463 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329518 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011505    0.129690    0.630783    9.960302 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129690    0.000458    9.960760 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070296    0.091080    0.164047   10.124807 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095571    0.016516   10.141323 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.226496    0.234701   10.376024 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.236790    0.039710   10.415734 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                             10.415734   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.634698   29.438282   library setup time
                                             29.438282   data required time
---------------------------------------------------------------------------------------------
                                             29.438282   data required time
                                            -10.415734   data arrival time
---------------------------------------------------------------------------------------------
                                             19.022547   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003140    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180085    0.000044    8.740045 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002294    0.048678    0.593166    9.333210 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048678    0.000070    9.333281 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011862    0.132984    0.634292    9.967572 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132984    0.000455    9.968027 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070060    0.090806    0.163822   10.131848 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.095756    0.017269   10.149117 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.225260    0.239974   10.389091 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.230466    0.028731   10.417823 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                             10.417823   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632288   29.440691   library setup time
                                             29.440691   data required time
---------------------------------------------------------------------------------------------
                                             29.440691   data required time
                                            -10.417823   data arrival time
---------------------------------------------------------------------------------------------
                                             19.022867   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003365    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180096    0.000051    8.740050 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589412    9.329463 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329518 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011505    0.129690    0.630783    9.960302 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129690    0.000458    9.960760 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070296    0.091080    0.164047   10.124807 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095571    0.016516   10.141323 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.226496    0.234701   10.376024 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.236458    0.039101   10.415125 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                             10.415125   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.634571   29.438408   library setup time
                                             29.438408   data required time
---------------------------------------------------------------------------------------------
                                             29.438408   data required time
                                            -10.415125   data arrival time
---------------------------------------------------------------------------------------------
                                             19.023283   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003365    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180096    0.000051    8.740050 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589412    9.329463 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329518 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011505    0.129690    0.630783    9.960302 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129690    0.000458    9.960760 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070296    0.091080    0.164047   10.124807 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095571    0.016516   10.141323 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.226496    0.234701   10.376024 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.235971    0.038190   10.414214 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                             10.414214   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.634386   29.438595   library setup time
                                             29.438595   data required time
---------------------------------------------------------------------------------------------
                                             29.438595   data required time
                                            -10.414214   data arrival time
---------------------------------------------------------------------------------------------
                                             19.024382   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003140    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180085    0.000044    8.740045 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002294    0.048678    0.593166    9.333210 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048678    0.000070    9.333281 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011862    0.132984    0.634292    9.967572 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.132984    0.000455    9.968027 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070060    0.090806    0.163822   10.131848 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.095756    0.017269   10.149117 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.225260    0.239974   10.389091 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.229651    0.026541   10.415632 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                             10.415632   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.631977   29.441002   library setup time
                                             29.441002   data required time
---------------------------------------------------------------------------------------------
                                             29.441002   data required time
                                            -10.415632   data arrival time
---------------------------------------------------------------------------------------------
                                             19.025368   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003365    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180096    0.000051    8.740050 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589412    9.329463 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329518 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011505    0.129690    0.630783    9.960302 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129690    0.000458    9.960760 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070296    0.091080    0.164047   10.124807 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095571    0.016516   10.141323 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.226496    0.234701   10.376024 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.235475    0.037240   10.413263 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                             10.413263   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.634197   29.438784   library setup time
                                             29.438784   data required time
---------------------------------------------------------------------------------------------
                                             29.438784   data required time
                                            -10.413263   data arrival time
---------------------------------------------------------------------------------------------
                                             19.025520   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003365    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180096    0.000051    8.740050 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589412    9.329463 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329518 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011505    0.129690    0.630783    9.960302 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129690    0.000458    9.960760 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070296    0.091080    0.164047   10.124807 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095571    0.016516   10.141323 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.226496    0.234701   10.376024 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.234867    0.036040   10.412064 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                             10.412064   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.633965   29.439014   library setup time
                                             29.439014   data required time
---------------------------------------------------------------------------------------------
                                             29.439014   data required time
                                            -10.412064   data arrival time
---------------------------------------------------------------------------------------------
                                             19.026949   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003365    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180096    0.000051    8.740050 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.045989    0.589412    9.329463 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045989    0.000056    9.329518 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011505    0.129690    0.630783    9.960302 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.129690    0.000458    9.960760 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070296    0.091080    0.164047   10.124807 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.095571    0.016516   10.141323 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.226496    0.234701   10.376024 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.233825    0.033881   10.409905 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                             10.409905   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.633568   29.439411   library setup time
                                             29.439411   data required time
---------------------------------------------------------------------------------------------
                                             29.439411   data required time
                                            -10.409905   data arrival time
---------------------------------------------------------------------------------------------
                                             19.029507   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023735    0.042619    0.128420   10.094305 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042997    0.002418   10.096723 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.251782    0.224239   10.320962 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.271318    0.056560   10.377522 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                             10.377522   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.647854   29.425125   library setup time
                                             29.425125   data required time
---------------------------------------------------------------------------------------------
                                             29.425125   data required time
                                            -10.377522   data arrival time
---------------------------------------------------------------------------------------------
                                             19.047602   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023735    0.042619    0.128420   10.094305 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042997    0.002418   10.096723 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.251782    0.224239   10.320962 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.271175    0.056362   10.377324 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                             10.377324   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.647800   29.425180   library setup time
                                             29.425180   data required time
---------------------------------------------------------------------------------------------
                                             29.425180   data required time
                                            -10.377324   data arrival time
---------------------------------------------------------------------------------------------
                                             19.047855   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023735    0.042619    0.128420   10.094305 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042997    0.002418   10.096723 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.251782    0.224239   10.320962 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.270857    0.055918   10.376880 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                             10.376880   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.647678   29.425303   library setup time
                                             29.425303   data required time
---------------------------------------------------------------------------------------------
                                             29.425303   data required time
                                            -10.376880   data arrival time
---------------------------------------------------------------------------------------------
                                             19.048422   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023735    0.042619    0.128420   10.094305 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042997    0.002418   10.096723 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.251782    0.224239   10.320962 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.270424    0.055311   10.376273 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                             10.376273   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.647514   29.425465   library setup time
                                             29.425465   data required time
---------------------------------------------------------------------------------------------
                                             29.425465   data required time
                                            -10.376273   data arrival time
---------------------------------------------------------------------------------------------
                                             19.049192   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023735    0.042619    0.128420   10.094305 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042997    0.002418   10.096723 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.251782    0.224239   10.320962 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.269905    0.054575   10.375537 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                             10.375537   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.647316   29.425665   library setup time
                                             29.425665   data required time
---------------------------------------------------------------------------------------------
                                             29.425665   data required time
                                            -10.375537   data arrival time
---------------------------------------------------------------------------------------------
                                             19.050127   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023735    0.042619    0.128420   10.094305 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042997    0.002418   10.096723 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.251782    0.224239   10.320962 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.269194    0.053554   10.374516 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                             10.374516   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.647045   29.425934   library setup time
                                             29.425934   data required time
---------------------------------------------------------------------------------------------
                                             29.425934   data required time
                                            -10.374516   data arrival time
---------------------------------------------------------------------------------------------
                                             19.051418   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023735    0.042619    0.128420   10.094305 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042997    0.002418   10.096723 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.251782    0.224239   10.320962 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.268265    0.052188   10.373151 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                             10.373151   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.646691   29.426289   library setup time
                                             29.426289   data required time
---------------------------------------------------------------------------------------------
                                             29.426289   data required time
                                            -10.373151   data arrival time
---------------------------------------------------------------------------------------------
                                             19.053137   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004687    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180169    0.000089    8.740088 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.053299    0.598635    9.338724 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053299    0.000092    9.338817 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010588    0.121300    0.626724    9.965541 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.121300    0.000345    9.965885 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023735    0.042619    0.128420   10.094305 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042997    0.002418   10.096723 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.251782    0.224239   10.320962 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.267047    0.050345   10.371306 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                             10.371306   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.646227   29.426754   library setup time
                                             29.426754   data required time
---------------------------------------------------------------------------------------------
                                             29.426754   data required time
                                            -10.371306   data arrival time
---------------------------------------------------------------------------------------------
                                             19.055447   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004129    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180141    0.000075    8.740075 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593985    9.334060 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334131 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959772 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960147 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026270    0.045280    0.130822   10.090968 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.045547    0.002499   10.093468 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.225676    0.224563   10.318031 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.232679    0.033050   10.351081 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                             10.351081   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.633131   29.439848   library setup time
                                             29.439848   data required time
---------------------------------------------------------------------------------------------
                                             29.439848   data required time
                                            -10.351081   data arrival time
---------------------------------------------------------------------------------------------
                                             19.088766   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004129    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180141    0.000075    8.740075 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593985    9.334060 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334131 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959772 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960147 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026270    0.045280    0.130822   10.090968 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.045547    0.002499   10.093468 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.225676    0.224563   10.318031 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.232578    0.032823   10.350854 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                             10.350854   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.633093   29.439886   library setup time
                                             29.439886   data required time
---------------------------------------------------------------------------------------------
                                             29.439886   data required time
                                            -10.350854   data arrival time
---------------------------------------------------------------------------------------------
                                             19.089033   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004129    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180141    0.000075    8.740075 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593985    9.334060 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334131 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959772 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960147 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026270    0.045280    0.130822   10.090968 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.045547    0.002499   10.093468 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.225676    0.224563   10.318031 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.232397    0.032411   10.350443 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                             10.350443   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.633024   29.439955   library setup time
                                             29.439955   data required time
---------------------------------------------------------------------------------------------
                                             29.439955   data required time
                                            -10.350443   data arrival time
---------------------------------------------------------------------------------------------
                                             19.089512   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004129    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180141    0.000075    8.740075 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593985    9.334060 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334131 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959772 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960147 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026270    0.045280    0.130822   10.090968 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.045547    0.002499   10.093468 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.225676    0.224563   10.318031 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.232111    0.031751   10.349782 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                             10.349782   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632915   29.440065   library setup time
                                             29.440065   data required time
---------------------------------------------------------------------------------------------
                                             29.440065   data required time
                                            -10.349782   data arrival time
---------------------------------------------------------------------------------------------
                                             19.090284   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004129    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180141    0.000075    8.740075 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593985    9.334060 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334131 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959772 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960147 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026270    0.045280    0.130822   10.090968 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.045547    0.002499   10.093468 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.225676    0.224563   10.318031 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.231717    0.030819   10.348850 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                             10.348850   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632765   29.440214   library setup time
                                             29.440214   data required time
---------------------------------------------------------------------------------------------
                                             29.440214   data required time
                                            -10.348850   data arrival time
---------------------------------------------------------------------------------------------
                                             19.091364   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004129    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180141    0.000075    8.740075 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593985    9.334060 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334131 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959772 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960147 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026270    0.045280    0.130822   10.090968 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.045547    0.002499   10.093468 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.225676    0.224563   10.318031 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.231293    0.029782   10.347814 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                             10.347814   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632603   29.440376   library setup time
                                             29.440376   data required time
---------------------------------------------------------------------------------------------
                                             29.440376   data required time
                                            -10.347814   data arrival time
---------------------------------------------------------------------------------------------
                                             19.092564   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004129    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180141    0.000075    8.740075 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593985    9.334060 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334131 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959772 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960147 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026270    0.045280    0.130822   10.090968 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.045547    0.002499   10.093468 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.225676    0.224563   10.318031 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.230162    0.026808   10.344839 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                             10.344839   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.632172   29.440807   library setup time
                                             29.440807   data required time
---------------------------------------------------------------------------------------------
                                             29.440807   data required time
                                            -10.344839   data arrival time
---------------------------------------------------------------------------------------------
                                             19.095968   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004129    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180141    0.000075    8.740075 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.049285    0.593985    9.334060 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049285    0.000071    9.334131 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010630    0.121661    0.625641    9.959772 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.121661    0.000375    9.960147 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026270    0.045280    0.130822   10.090968 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.045547    0.002499   10.093468 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.225676    0.224563   10.318031 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.229014    0.023370   10.341401 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                             10.341401   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.631735   29.441244   library setup time
                                             29.441244   data required time
---------------------------------------------------------------------------------------------
                                             29.441244   data required time
                                            -10.341401   data arrival time
---------------------------------------------------------------------------------------------
                                             19.099844   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003618    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140099    0.000052    9.310053 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003201    0.055669    0.624123    9.934175 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.055669    0.000109    9.934285 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.018796    0.104654    0.209183   10.143468 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.104671    0.001403   10.144871 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.092481    0.180052    0.185635   10.330505 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.180611    0.008609   10.339115 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                             10.339115   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   29.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   30.158579 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   30.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.072979   clock uncertainty
                                  0.000000   30.072979   clock reconvergence pessimism
                                 -0.487654   29.585325   library setup time
                                             29.585325   data required time
---------------------------------------------------------------------------------------------
                                             29.585325   data required time
                                            -10.339115   data arrival time
---------------------------------------------------------------------------------------------
                                             19.246210   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.097341    0.010016    5.908595 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053735    0.072224    0.179499    6.088094 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.072258    0.001489    6.089584 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014714    0.138966    0.421765    6.511349 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.138966    0.000310    6.511659 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003405    0.040048    0.204301    6.715959 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.040048    0.000114    6.716073 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.716073   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   29.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.097341    0.009063   29.956348 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053735    0.072224    0.162402   30.118750 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.072258    0.001350   30.120100 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.020102   clock uncertainty
                                  0.969343   30.989445   clock reconvergence pessimism
                                 -0.105879   30.883566   library setup time
                                             30.883566   data required time
---------------------------------------------------------------------------------------------
                                             30.883566   data required time
                                             -6.716073   data arrival time
---------------------------------------------------------------------------------------------
                                             24.167494   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.316723    5.898580 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.097341    0.010016    5.908595 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053735    0.072224    0.179499    6.088094 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.072258    0.001489    6.089584 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014714    0.138966    0.421765    6.511349 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.138966    0.000593    6.511941 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.219717    0.269693    6.781634 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.219801    0.003743    6.785377 ^ wbs_ack_o (out)
                                              6.785377   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.785377   data arrival time
---------------------------------------------------------------------------------------------
                                             39.354618   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003407    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170104    0.000054   10.310055 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002703    0.052052    0.594966   10.905021 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.052052    0.000079   10.905099 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.010925    0.135401    0.155033   11.060133 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.135404    0.000576   11.060708 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.096998    0.281438    0.352380   11.413089 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.282999    0.017890   11.430978 ^ SRAM_0/EN (EF_SRAM_1024x32)
                                             11.430978   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.072014    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010726   54.660725 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.095780    0.286558   54.947285 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.095806    0.001243   54.948528 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.150591    0.210051   55.158577 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.153008    0.014399   55.172977 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   55.072979   clock uncertainty
                                  0.000000   55.072979   clock reconvergence pessimism
                                 -1.254781   53.818195   library setup time
                                             53.818195   data required time
---------------------------------------------------------------------------------------------
                                             53.818195   data required time
                                            -11.430978   data arrival time
---------------------------------------------------------------------------------------------
                                             42.387218   slack (MET)



