$date
	Sat Jan 18 20:43:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_16bit_tb $end
$var wire 16 ! dataout [15:0] $end
$var reg 1 " clk $end
$var reg 16 # datain [15:0] $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 16 & datain [15:0] $end
$var wire 16 ' dataout [15:0] $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var reg 16 ( dataout_reg [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
b0 &
0%
0$
b0 #
0"
bx !
$end
#5
1"
#10
b0 !
b0 '
b0 (
0"
1%
#15
1"
#20
0"
0%
#25
b1 !
b1 '
b1 (
1"
#30
0"
b1001000110100 #
b1001000110100 &
1$
#35
b1001000110100 !
b1001000110100 '
b1001000110100 (
1"
#40
0"
0$
#45
b1001000110101 !
b1001000110101 '
b1001000110101 (
1"
#50
0"
#55
b1001000110110 !
b1001000110110 '
b1001000110110 (
1"
#60
0"
#65
b1001000110111 !
b1001000110111 '
b1001000110111 (
1"
#70
0"
#75
b1001000111000 !
b1001000111000 '
b1001000111000 (
1"
#80
0"
#85
b1001000111001 !
b1001000111001 '
b1001000111001 (
1"
#90
0"
#95
b1001000111010 !
b1001000111010 '
b1001000111010 (
1"
#100
0"
b1010101100111 #
b1010101100111 &
1$
#105
b1010101100111 !
b1010101100111 '
b1010101100111 (
1"
#110
0"
0$
#115
b1010101101000 !
b1010101101000 '
b1010101101000 (
1"
#120
0"
#125
b1010101101001 !
b1010101101001 '
b1010101101001 (
1"
#130
0"
#135
b1010101101010 !
b1010101101010 '
b1010101101010 (
1"
#140
0"
#145
b1010101101011 !
b1010101101011 '
b1010101101011 (
1"
#150
0"
#155
b1010101101100 !
b1010101101100 '
b1010101101100 (
1"
#160
0"
#165
b1010101101101 !
b1010101101101 '
b1010101101101 (
1"
#170
b0 !
b0 '
b0 (
0"
1%
#175
1"
#180
0"
0%
#185
b1 !
b1 '
b1 (
1"
#190
0"
#195
b10 !
b10 '
b10 (
1"
#200
0"
#205
b11 !
b11 '
b11 (
1"
#210
0"
#215
b100 !
b100 '
b100 (
1"
#220
0"
#225
b101 !
b101 '
b101 (
1"
#230
0"
