Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29e2278de4c149c8b6e064082325c144 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 48 differs from formal bit length 32 for port 'gpio_bi' [C:/Users/admin/Desktop/activecore-master/designs/rtl/sigma/tb/riscv_tb.sv:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 16 for port 'irq_debounced_bi' [C:/Users/admin/Desktop/activecore-master/designs/rtl/sigma/hw/sigma.sv:77]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 8 for port 'irq_fifo_genfifo_rdata_bi' [C:/Users/admin/Desktop/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:149]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/admin/Desktop/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:149]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/admin/Desktop/activecore-master/designs/rtl/ram/ram_dual.v:69]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/admin/Desktop/activecore-master/designs/rtl/ram/ram_dual.v:75]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/admin/Desktop/activecore-master/designs/rtl/ram/ram_dual.v:138]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
