<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="CPSW_SS" id="CPSW_SS">
  
  
  <register acronym="CPSW_SS_ID_VER" description="ID VERSION REGISTER" id="CPSW_SS_ID_VER" offset="0x0" width="32">
    
  <bitfield begin="31" description=" 3G Identification Value" end="16" id="CPSW_3G_IDENT" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" 3G RTL Version Value" end="11" id="CPSW_3G_RTL_VER" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" 3G Major Version Value" end="8" id="CPSW_3G_MAJ_VER" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description=" 3G Minor Version Value" end="0" id="CPSW_3G_MINOR_VER" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_CTRL" description="SWITCH CONTROL REGISTER" id="CPSW_SS_CTRL" offset="0x4" width="32">
    
  <bitfield begin="31" description=" " end="4" id="RESERVED_1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description=" DLR enable " end="3" id="DLR_EN" rwaccess="RW" width="1">
    <bitenum description="DLR is enabled. DLR packets be moved to destination port transmit queue priority 3 and will be separated out onto dlr_cpdma_ch when packet is to egress on port 0." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="DLR is disabled. DLR packets will not be moved to queue priority 3 and will not be separated out onto dlr_cpdma_ch." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" Port 0 VLAN Encapsulation (egress): " end="2" id="RX_VLAN_ENCAP" rwaccess="RW" width="1">
    <bitenum description="Port 2 receive packets (from 3G) are VLAN encapsulated." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Port 2 receive packets (from 3G) are not VLAN encapsulated." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" VLAN Aware Mode: " end="1" id="VLAN_AWARE" rwaccess="RW" width="1">
    <bitenum description="3G is in the VLAN aware mode." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="3G is in the VLAN unaware mode." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" FIFO Loopback Mode " end="0" id="FIFO_LOOPBACK" rwaccess="RW" width="1">
    <bitenum description="FIFO Loopback mode enabled. Each packet received is turned around and sent out on the same port's transmit path. Port 2 receive is fixed on channel zero. The RXSOFOVERRUN statistic will increment for every packet sent in FIFO loopback mode." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Loopback is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_SOFT_RESET" description="SOFT RESET REGISTER" id="CPSW_SS_SOFT_RESET" offset="0x8" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Software reset - Writing a one to this bit causes the 3G logic to be reset. [[br]]After writing a one to this bit, it may be polled to determine if the reset has occurred. [[br]]If a one is read, the reset has not yet occurred. [[br]]If a zero is read then reset has occurred. [[br]]" end="0" id="SOFT_RESET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_STAT_PORT_EN" description="STATISTICS PORT ENABLE REGISTER" id="CPSW_SS_STAT_PORT_EN" offset="0xC" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Port 2 (GMII2 and Port 2 FIFO) Statistics Enable" end="2" id="P2_STAT_EN" rwaccess="RW" width="1">
    <bitenum description="Port 2 statistics are enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Port 2 statistics are not enabled." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Port 1 (GMII1 and Port 1 FIFO) Statistics Enable " end="1" id="P1_STAT_EN" rwaccess="RW" width="1">
    <bitenum description="Port 1 statistics are enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Port 1 statistics are not enabled." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Port 0 Statistics Enable. [[br]]FIFO overruns (SOFOVERRUNS) are the only port 0 statistics that are enabled to be kept. [[br]] " end="0" id="P0_STAT_EN" rwaccess="RW" width="1">
    <bitenum description="Port 0 statistics are enabled." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Port 0 statistics are not enabled." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_PTYPE" description="TRANSMIT PRIORITY TYPE REGISTER" id="CPSW_SS_PTYPE" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="22" id="RESERVED_1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="21" description=" Port 2 Queue Priority 3 Transmit Shape Enable - If there is only one shaping queue then it must be priority 3. [[br]]" end="21" id="P2_PRI3_SHAPE_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" Port 2 Queue Priority 2 Transmit Shape Enable - If there are two shaping queues then they must be priorities 3 and 2. [[br]]" end="20" id="P2_PRI2_SHAPE_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" Port 2 Queue Priority 1 Transmit Shape Enable - If there are three shaping queues all three bits should be set. [[br]]" end="19" id="P2_PRI1_SHAPE_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Port 1 Queue Priority 3 Transmit Shape Enable - If there is only one shaping queue then it must be priority 3. [[br]]" end="18" id="P1_PRI3_SHAPE_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Port 1 Queue Priority 2 Transmit Shape Enable- If there are two shaping queues then they must be priorities 3 and 2. [[br]]" end="17" id="P1_PRI2_SHAPE_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Port 1 Queue Priority 1 Transmit Shape Enable- If there are three shaping queues all three bits should be set. [[br]]" end="16" id="P1_PRI1_SHAPE_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Port 2 Priority Type Escalate" end="10" id="P2_PTYPE_ESC" rwaccess="RW" width="1">
    <bitenum description="Port 2 priority type escalate Escalate should not be used with queue shaping." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Port 2 priority type fixed" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Port 1 Priority Type Escalate" end="9" id="P1_PTYPE_ESC" rwaccess="RW" width="1">
    <bitenum description="Port 1 priority type escalate Escalate should not be used with queue shaping." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Port 1 priority type fixed" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Port 0 Priority Type Escalate" end="8" id="P0_PTYPE_ESC" rwaccess="RW" width="1">
    <bitenum description="Port 0 priority type escalate Escalate should not be used with queue shaping." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Port 0 priority type fixed" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="5" id="RESERVED_3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description=" Escalate Priority Load Value When a port is in escalate priority, this is the number of higher priority packets sent before the next lower priority is allowed to send a packet. [[br]]Escalate priority allows lower priority packets to be sent at a fixed rate relative to the next higher priority. [[br]]" end="0" id="ESC_PRI_LD_VAL" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_SOFT_IDLE" description="SOFTWARE IDLE" id="CPSW_SS_SOFT_IDLE" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" Software Idle - Setting this bit causes the switch fabric to stop forwarding packets at the next start of packet. [[br]]" end="0" id="SOFT_IDLE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_THRU_RATE" description="THROUGHPUT RATE" id="CPSW_SS_THRU_RATE" offset="0x18" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" CPGMAC_SL Switch FIFO receive through rate. [[br]]This register value is the maximum throughput of the ethernet ports to the crossbar SCR. [[br]]The default is one [[br]]8-byte word for every 3 CLK periods maximum. [[br]]" end="12" id="SL_RX_THRU_RATE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description=" " end="8" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="7" description=" " end="4" id="RESERVED_3" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="3" description=" CPDMA Switch FIFO receive through rate. [[br]]This register value is the maximum throughput of the CPDMA host port to the crossbar SCR. [[br]]The default is one [[br]]8-byte word for every 3 CLK periods maximum. [[br]]" end="0" id="CPDMA_THRU_RATE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_GAP_THRESH" description="CPGMAC_SL SHORT GAP THRESHOLD" id="CPSW_SS_GAP_THRESH" offset="0x1C" width="32">
    
  <bitfield begin="31" description=" " end="5" id="RESERVED_1" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description=" CPGMAC_SL Short Gap Threshold - This is the CPGMAC_SL associated FIFO transmit block usage value for triggering TX_SHORT_GAP. [[br]]" end="0" id="GAP_THRESH" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_TX_START_WDS" description="TRANSMIT START WORDS" id="CPSW_SS_TX_START_WDS" offset="0x20" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" FIFO Packet Transmit (egress) Start Words. [[br]]This value is the number of required packet words in the transmit FIFO before the packet egress will begin. [[br]]This value is non-zero to preclude underrun. [[br]]Decimal 32 is the recommended value. [[br]]It should not be increased unnecessairly to prevent adding to the switch latency. [[br]]" end="0" id="TX_START_WDS" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_FLOW_CTRL" description="FLOW CONTROL" id="CPSW_SS_FLOW_CTRL" offset="0x24" width="16">
    
  <bitfield begin="15" description=" " end="3" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="2" description=" Port 2 Receive flow control enable" end="2" id="P2_FLOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Port 1 Receive flow control enable" end="1" id="P1_FLOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Port 0 Receive flow control enable" end="0" id="P0_FLOW_EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_VLAN_LTYPE" description="LTYPE1 AND LTYPE 2 REGISTER" id="CPSW_SS_VLAN_LTYPE" offset="0x28" width="32">
    
  <bitfield begin="31" description=" Time Sync VLAN LTYPE2 This VLAN LTYPE value is used for tx and rx. [[br]]This is the inner VLAN if both are present. [[br]]" end="16" id="VLAN_LTYPE2" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Time Sync VLAN LTYPE1 This VLAN LTYPE value is used for tx and rx. [[br]]This is the outer VLAN if both are present. [[br]]" end="0" id="VLAN_LTYPE1" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_TS_LTYPE" description="VLAN_LTYPE1 AND VLAN_LTYPE2 REGISTER" id="CPSW_SS_TS_LTYPE" offset="0x2C" width="32">
    
  <bitfield begin="31" description=" Time Sync LTYPE2 This is an Ethertype value to match for tx and rx time sync packets." end="16" id="TS_LTYPE2" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description=" Time Sync LTYPE1 This is an ethertype value to match for tx and rx time sync packets." end="0" id="TS_LTYPE1" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_DLR_LTYPE" description="DLR LTYPE REGISTER" id="CPSW_SS_DLR_LTYPE" offset="0x30" width="16">
    
  <bitfield begin="15" description=" DLR LTYPE" end="0" id="DLR_LTYPE" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CPSW_SS_STS" description="" id="CPSW_SS_STS" offset="0x34" width="32">
    
  <bitfield begin="31" description=" " end="23" id="RESERVED_1" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="22" description=" Port 2 Transmit FIFO Empty" end="22" id="P2_FIFO_EMPTY" rwaccess="" width="1">
    <bitenum description="The port 2 transmit FIFO is empty. The packet can still be in transmission, but when set this bit indicates that there are no full packets in the transmit FIFO." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="There are packet(s) in the port 2 transmit FIFO." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="21" description=" Port 1 Transmit FIFO Empty" end="21" id="P1_FIFO_EMPTY" rwaccess="" width="1">
    <bitenum description="The port 1 transmit FIFO is empty. The packet can still be in transmission, but when set this bit indicates that there are no full packets in the transmit FIFO." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="There are packet(s) in the port 1 transmit FIFO." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="20" description=" Port 0 Transmit FIFO Empty" end="20" id="P0_FIFO_EMPTY" rwaccess="" width="1">
    <bitenum description="The port 2 transmit FIFO is empty. The packet can still be in transmission, but when set this bit indicates that there are no full packets in the transmit FIFO." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="There are packet(s) in the port 2 transmit FIFO." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" " end="0" id="RESERVED_2" rwaccess="R" width="20"></bitfield>
  </register>
</module>
