<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue May  6 14:46:28 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="design_12_2" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS/>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/adpt_in_0" HWVERSION="1.0" INSTANCE="adpt_in_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adpt_in" VLNV="xilinx.com:module_ref:adpt_in:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_12_2_adpt_in_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="addr_10" SIGIS="undef" SIGNAME="adpt_in_0_addr_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_1_4bits_0" PORT="sel"/>
            <CONNECTION INSTANCE="mux2_1_1bits_0" PORT="sel"/>
            <CONNECTION INSTANCE="mux2_1_1bits_1" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="addr_9_0" RIGHT="0" SIGIS="undef" SIGNAME="adpt_in_0_addr_9_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram_dp1_1Kx4_0" PORT="address"/>
            <CONNECTION INSTANCE="ram_dp1_1Kx4_1" PORT="address"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="btn_clk" SIGIS="clk" SIGNAME="cg_fpga_0_btn_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cg_fpga_0" PORT="btn_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="adpt_in_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram_dp1_1Kx4_1" PORT="inclock"/>
            <CONNECTION INSTANCE="ram_dp1_1Kx4_0" PORT="inclock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="data0" RIGHT="0" SIGIS="undef" SIGNAME="adpt_in_0_data0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram_dp1_1Kx4_0" PORT="data"/>
            <CONNECTION INSTANCE="ram_dp1_1Kx4_1" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="data1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="sw_a" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_gpio_sw_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cg_fpga_0" PORT="gpio_sw_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sw_b" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_gpio_sw_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cg_fpga_0" PORT="gpio_sw_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wren" SIGIS="undef" SIGNAME="adpt_in_0_wren">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_1_1bits_0" PORT="data0"/>
            <CONNECTION INSTANCE="mux2_1_1bits_1" PORT="data1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/adpt_out_0" HWVERSION="1.0" INSTANCE="adpt_out_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adpt_out" VLNV="xilinx.com:module_ref:adpt_out:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SCAN_DELAY" VALUE="100000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_12_2_adpt_out_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_100M" SIGIS="undef" SIGNAME="cg_fpga_0_clk_100M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cg_fpga_0" PORT="clk_100M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="digit0" RIGHT="0" SIGIS="undef" SIGNAME="mux2_1_4bits_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_1_4bits_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="digit1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="seg_cs" RIGHT="0" SIGIS="undef" SIGNAME="adpt_out_0_seg_cs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cg_fpga_0" PORT="seg_cs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="seg_data" RIGHT="0" SIGIS="undef" SIGNAME="adpt_out_0_seg_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cg_fpga_0" PORT="seg_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/cg_fpga_0" HWVERSION="1.4" INSTANCE="cg_fpga_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cg_fpga" VLNV="educg.net:user:cg_fpga:1.4">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_12_2_cg_fpga_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_ck_n" SIGIS="clk"/>
        <PORT DIR="IO" NAME="DDR_ck_p" SIGIS="clk"/>
        <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="rst"/>
        <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef"/>
        <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef"/>
        <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef"/>
        <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="audio" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="btn" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="btn_clk" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_btn_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="btn_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="btn_rst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="clk_100M" SIGIS="undef" SIGNAME="cg_fpga_0_clk_100M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_out_0" PORT="clk_100M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_led" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_sw_1" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_gpio_sw_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="sw_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_sw_2" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_gpio_sw_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="sw_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ledm_cs" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ledm_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rx_0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="seg_cs" RIGHT="0" SIGIS="undef" SIGNAME="adpt_out_0_seg_cs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_out_0" PORT="seg_cs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="seg_data" RIGHT="0" SIGIS="undef" SIGNAME="adpt_out_0_seg_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_out_0" PORT="seg_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_0" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_active" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="vid_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_io_in_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_vblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_vsync" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIXED_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:fixedio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="FIXED_IO_ddr_vrn"/>
            <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="FIXED_IO_ddr_vrp"/>
            <PORTMAP LOGICAL="MIO" PHYSICAL="FIXED_IO_mio"/>
            <PORTMAP LOGICAL="PS_CLK" PHYSICAL="FIXED_IO_ps_clk"/>
            <PORTMAP LOGICAL="PS_PORB" PHYSICAL="FIXED_IO_ps_porb"/>
            <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="FIXED_IO_ps_srstb"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR_ba"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_cas_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_cke"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_ck_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_ck_p"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_cs_n"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="DDR_dm"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_dq"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_dqs_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_dqs_p"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_odt"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_ras_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_reset_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_we_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux2_1_1bits_0" HWVERSION="1.0" INSTANCE="mux2_1_1bits_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux2_1_1bits" VLNV="xilinx.com:module_ref:mux2_1_1bits:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_12_2_mux2_1_1bits_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="data0" SIGIS="undef" SIGNAME="adpt_in_0_wren">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="wren"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="mux2_1_1bits_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram_dp1_1Kx4_0" PORT="wren"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="adpt_in_0_addr_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="addr_10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux2_1_1bits_1" HWVERSION="1.0" INSTANCE="mux2_1_1bits_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux2_1_1bits" VLNV="xilinx.com:module_ref:mux2_1_1bits:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_12_2_mux2_1_1bits_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="data0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1" SIGIS="undef" SIGNAME="adpt_in_0_wren">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="wren"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="mux2_1_1bits_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram_dp1_1Kx4_1" PORT="wren"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="adpt_in_0_addr_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="addr_10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux2_1_4bits_0" HWVERSION="1.0" INSTANCE="mux2_1_4bits_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux2_1_4bits" VLNV="xilinx.com:module_ref:mux2_1_4bits:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_12_2_mux2_1_4bits_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="data0" RIGHT="0" SIGIS="undef" SIGNAME="ram_dp1_1Kx4_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram_dp1_1Kx4_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data1" RIGHT="0" SIGIS="undef" SIGNAME="ram_dp1_1Kx4_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ram_dp1_1Kx4_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="mux2_1_4bits_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_out_0" PORT="digit0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="adpt_in_0_addr_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="addr_10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ram_dp1_1Kx4_0" HWVERSION="1.0" INSTANCE="ram_dp1_1Kx4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ram_dp1_1Kx4" VLNV="xilinx.com:module_ref:ram_dp1_1Kx4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_12_2_ram_dp1_1Kx4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="address" RIGHT="0" SIGIS="undef" SIGNAME="adpt_in_0_addr_9_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="addr_9_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="adpt_in_0_data0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="data0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inclock" SIGIS="undef" SIGNAME="adpt_in_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="ram_dp1_1Kx4_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_1_4bits_0" PORT="data0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wren" SIGIS="undef" SIGNAME="mux2_1_1bits_0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_1_1bits_0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ram_dp1_1Kx4_1" HWVERSION="1.0" INSTANCE="ram_dp1_1Kx4_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ram_dp1_1Kx4" VLNV="xilinx.com:module_ref:ram_dp1_1Kx4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_12_2_ram_dp1_1Kx4_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="address" RIGHT="0" SIGIS="undef" SIGNAME="adpt_in_0_addr_9_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="addr_9_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="adpt_in_0_data0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="data0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inclock" SIGIS="undef" SIGNAME="adpt_in_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="ram_dp1_1Kx4_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_1_4bits_0" PORT="data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wren" SIGIS="undef" SIGNAME="mux2_1_1bits_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_1_1bits_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_12_2_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2_1_1bits_0" PORT="data1"/>
            <CONNECTION INSTANCE="mux2_1_1bits_1" PORT="data0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
