INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/cla/cla.srcs/sources_1/new/cla.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_projects/cla/cla.srcs/sim_1/new/cla_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/cla/cla.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
