<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/arruk/riscv/RTL/PRIMER25k/src/alu.v<br>
/home/arruk/riscv/RTL/PRIMER25k/src/clockworks.v<br>
/home/arruk/riscv/RTL/PRIMER25k/src/core.sv<br>
/home/arruk/riscv/RTL/PRIMER25k/src/mem.sv<br>
/home/arruk/riscv/RTL/PRIMER25k/src/soc.v<br>
/home/arruk/riscv/RTL/PRIMER25k/src/uart_tx.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan  6 18:52:44 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>SOC</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.378s, Elapsed time = 0h 0m 0.379s, Peak memory usage = 103.391MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.074s, Elapsed time = 0h 0m 0.074s, Peak memory usage = 103.641MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.023s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 103.641MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.047s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 103.641MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 104.391MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.054s, Elapsed time = 0h 0m 0.054s, Peak memory usage = 105.266MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.035s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 105.391MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.023s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 105.391MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.61s, Elapsed time = 0h 0m 0.611s, Peak memory usage = 105.391MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.093s, Peak memory usage = 105.391MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.095s, Elapsed time = 0h 0m 0.095s, Peak memory usage = 105.391MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 28s, Elapsed time = 0h 0m 28s, Peak memory usage = 139.066MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.565s, Elapsed time = 0h 0m 0.566s, Peak memory usage = 139.066MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 174.613MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 32s, Elapsed time = 0h 0m 33s, Peak memory usage = 174.613MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2236</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1860</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>369</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>6484</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>318</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>3691</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2475</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>318</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>318</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>16</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6805(6487 LUT, 318 ALU) / 23040</td>
<td>30%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2236 / 23280</td>
<td>10%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2236 / 23280</td>
<td>10%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>48 / 56</td>
<td>86%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>100.000(MHz)</td>
<td>55.509(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s/CLK</td>
</tr>
<tr>
<td>2.596</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s/DO[0]</td>
</tr>
<tr>
<td>2.971</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s2/I0</td>
</tr>
<tr>
<td>3.497</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s2/F</td>
</tr>
<tr>
<td>3.872</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s0/I1</td>
</tr>
<tr>
<td>4.009</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s0/O</td>
</tr>
<tr>
<td>4.384</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_s4436/I1</td>
</tr>
<tr>
<td>4.900</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>CPU/reg_file_s4436/F</td>
</tr>
<tr>
<td>5.275</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_s3373/I0</td>
</tr>
<tr>
<td>5.801</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>CPU/reg_file_s3373/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s4/I0</td>
</tr>
<tr>
<td>6.702</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s4/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s2/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s0/I1</td>
</tr>
<tr>
<td>8.495</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/a_e_rs2_5_s0/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s1/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/in_b_op_5_s1/F</td>
</tr>
<tr>
<td>9.771</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s4/I0</td>
</tr>
<tr>
<td>10.297</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s4/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_5_s/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>11.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>11.335</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>11.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>11.385</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>11.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>11.435</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>11.435</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>11.485</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>11.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.685</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>11.735</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>11.735</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>11.785</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>11.835</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>11.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>11.885</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>11.935</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>11.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>11.985</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>11.985</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.035</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.085</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.185</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.235</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.285</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.335</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.385</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.629</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.004</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s10/I1</td>
</tr>
<tr>
<td>13.520</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s10/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>14.356</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s6/F</td>
</tr>
<tr>
<td>14.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>15.258</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s3/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>16.159</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>CPU/n2659_s1/F</td>
</tr>
<tr>
<td>16.534</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s0/I1</td>
</tr>
<tr>
<td>17.050</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>CPU/n2659_s0/F</td>
</tr>
<tr>
<td>17.425</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n1220_s2/I0</td>
</tr>
<tr>
<td>17.951</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n1220_s2/F</td>
</tr>
<tr>
<td>18.326</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_2_s0/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/b_de_IR_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.355, 52.113%; route: 6.375, 35.513%; tC2Q: 2.221, 12.374%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s/CLK</td>
</tr>
<tr>
<td>2.596</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s/DO[0]</td>
</tr>
<tr>
<td>2.971</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s2/I0</td>
</tr>
<tr>
<td>3.497</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s2/F</td>
</tr>
<tr>
<td>3.872</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s0/I1</td>
</tr>
<tr>
<td>4.009</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s0/O</td>
</tr>
<tr>
<td>4.384</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_s4436/I1</td>
</tr>
<tr>
<td>4.900</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>CPU/reg_file_s4436/F</td>
</tr>
<tr>
<td>5.275</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_s3373/I0</td>
</tr>
<tr>
<td>5.801</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>CPU/reg_file_s3373/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s4/I0</td>
</tr>
<tr>
<td>6.702</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s4/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s2/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s0/I1</td>
</tr>
<tr>
<td>8.495</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/a_e_rs2_5_s0/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s1/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/in_b_op_5_s1/F</td>
</tr>
<tr>
<td>9.771</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s4/I0</td>
</tr>
<tr>
<td>10.297</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s4/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_5_s/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>11.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>11.335</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>11.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>11.385</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>11.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>11.435</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>11.435</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>11.485</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>11.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.685</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>11.735</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>11.735</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>11.785</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>11.835</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>11.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>11.885</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>11.935</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>11.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>11.985</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>11.985</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.035</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.085</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.185</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.235</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.285</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.335</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.385</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.629</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.004</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s10/I1</td>
</tr>
<tr>
<td>13.520</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s10/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>14.356</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s6/F</td>
</tr>
<tr>
<td>14.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>15.258</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s3/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>16.159</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>CPU/n2659_s1/F</td>
</tr>
<tr>
<td>16.534</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s0/I1</td>
</tr>
<tr>
<td>17.050</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>CPU/n2659_s0/F</td>
</tr>
<tr>
<td>17.425</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n1215_s2/I0</td>
</tr>
<tr>
<td>17.951</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n1215_s2/F</td>
</tr>
<tr>
<td>18.326</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_7_s0/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/b_de_IR_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.355, 52.113%; route: 6.375, 35.513%; tC2Q: 2.221, 12.374%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s/CLK</td>
</tr>
<tr>
<td>2.596</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s/DO[0]</td>
</tr>
<tr>
<td>2.971</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s2/I0</td>
</tr>
<tr>
<td>3.497</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s2/F</td>
</tr>
<tr>
<td>3.872</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s0/I1</td>
</tr>
<tr>
<td>4.009</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s0/O</td>
</tr>
<tr>
<td>4.384</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_s4436/I1</td>
</tr>
<tr>
<td>4.900</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>CPU/reg_file_s4436/F</td>
</tr>
<tr>
<td>5.275</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_s3373/I0</td>
</tr>
<tr>
<td>5.801</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>CPU/reg_file_s3373/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s4/I0</td>
</tr>
<tr>
<td>6.702</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s4/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s2/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s0/I1</td>
</tr>
<tr>
<td>8.495</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/a_e_rs2_5_s0/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s1/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/in_b_op_5_s1/F</td>
</tr>
<tr>
<td>9.771</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s4/I0</td>
</tr>
<tr>
<td>10.297</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s4/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_5_s/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>11.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>11.335</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>11.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>11.385</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>11.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>11.435</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>11.435</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>11.485</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>11.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.685</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>11.735</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>11.735</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>11.785</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>11.835</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>11.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>11.885</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>11.935</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>11.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>11.985</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>11.985</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.035</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.085</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.185</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.235</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.285</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.335</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.385</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.629</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.004</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s10/I1</td>
</tr>
<tr>
<td>13.520</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s10/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>14.356</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s6/F</td>
</tr>
<tr>
<td>14.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>15.258</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s3/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>16.159</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>CPU/n2659_s1/F</td>
</tr>
<tr>
<td>16.534</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s0/I1</td>
</tr>
<tr>
<td>17.050</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>CPU/n2659_s0/F</td>
</tr>
<tr>
<td>17.425</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n1214_s2/I0</td>
</tr>
<tr>
<td>17.951</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n1214_s2/F</td>
</tr>
<tr>
<td>18.326</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_8_s0/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/b_de_IR_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.355, 52.113%; route: 6.375, 35.513%; tC2Q: 2.221, 12.374%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s/CLK</td>
</tr>
<tr>
<td>2.596</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s/DO[0]</td>
</tr>
<tr>
<td>2.971</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s2/I0</td>
</tr>
<tr>
<td>3.497</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s2/F</td>
</tr>
<tr>
<td>3.872</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s0/I1</td>
</tr>
<tr>
<td>4.009</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s0/O</td>
</tr>
<tr>
<td>4.384</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_s4436/I1</td>
</tr>
<tr>
<td>4.900</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>CPU/reg_file_s4436/F</td>
</tr>
<tr>
<td>5.275</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_s3373/I0</td>
</tr>
<tr>
<td>5.801</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>CPU/reg_file_s3373/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s4/I0</td>
</tr>
<tr>
<td>6.702</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s4/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s2/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s0/I1</td>
</tr>
<tr>
<td>8.495</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/a_e_rs2_5_s0/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s1/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/in_b_op_5_s1/F</td>
</tr>
<tr>
<td>9.771</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s4/I0</td>
</tr>
<tr>
<td>10.297</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s4/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_5_s/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>11.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>11.335</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>11.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>11.385</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>11.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>11.435</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>11.435</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>11.485</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>11.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.685</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>11.735</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>11.735</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>11.785</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>11.835</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>11.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>11.885</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>11.935</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>11.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>11.985</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>11.985</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.035</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.085</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.185</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.235</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.285</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.335</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.385</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.629</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.004</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s10/I1</td>
</tr>
<tr>
<td>13.520</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s10/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>14.356</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s6/F</td>
</tr>
<tr>
<td>14.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>15.258</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s3/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>16.159</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>CPU/n2659_s1/F</td>
</tr>
<tr>
<td>16.534</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s0/I1</td>
</tr>
<tr>
<td>17.050</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>CPU/n2659_s0/F</td>
</tr>
<tr>
<td>17.425</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n1213_s2/I0</td>
</tr>
<tr>
<td>17.951</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n1213_s2/F</td>
</tr>
<tr>
<td>18.326</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_9_s0/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/b_de_IR_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.355, 52.113%; route: 6.375, 35.513%; tC2Q: 2.221, 12.374%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s/CLK</td>
</tr>
<tr>
<td>2.596</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>MI/dmem/RAM_1_RAM_1_0_5_s/DO[0]</td>
</tr>
<tr>
<td>2.971</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s2/I0</td>
</tr>
<tr>
<td>3.497</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s2/F</td>
</tr>
<tr>
<td>3.872</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s0/I1</td>
</tr>
<tr>
<td>4.009</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_w_loadB_5_s0/O</td>
</tr>
<tr>
<td>4.384</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_s4436/I1</td>
</tr>
<tr>
<td>4.900</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>CPU/reg_file_s4436/F</td>
</tr>
<tr>
<td>5.275</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/reg_file_s3373/I0</td>
</tr>
<tr>
<td>5.801</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>CPU/reg_file_s3373/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s4/I0</td>
</tr>
<tr>
<td>6.702</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s4/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s2/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/a_e_rs2_5_s0/I1</td>
</tr>
<tr>
<td>8.495</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/a_e_rs2_5_s0/F</td>
</tr>
<tr>
<td>8.870</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s1/I0</td>
</tr>
<tr>
<td>9.396</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/in_b_op_5_s1/F</td>
</tr>
<tr>
<td>9.771</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s4/I0</td>
</tr>
<tr>
<td>10.297</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/in_b_op_5_s4/F</td>
</tr>
<tr>
<td>10.672</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_5_s/I1</td>
</tr>
<tr>
<td>11.235</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_5_s/COUT</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_6_s/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_6_s/COUT</td>
</tr>
<tr>
<td>11.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_7_s/CIN</td>
</tr>
<tr>
<td>11.335</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_7_s/COUT</td>
</tr>
<tr>
<td>11.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_8_s/CIN</td>
</tr>
<tr>
<td>11.385</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_8_s/COUT</td>
</tr>
<tr>
<td>11.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_9_s/CIN</td>
</tr>
<tr>
<td>11.435</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_9_s/COUT</td>
</tr>
<tr>
<td>11.435</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_10_s/CIN</td>
</tr>
<tr>
<td>11.485</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_10_s/COUT</td>
</tr>
<tr>
<td>11.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_11_s/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_11_s/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_12_s/CIN</td>
</tr>
<tr>
<td>11.585</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.685</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>11.735</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>11.735</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>11.785</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>11.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>11.835</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>11.835</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>11.885</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>11.885</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>11.935</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>11.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>11.985</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>11.985</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.035</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.085</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.135</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.135</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.185</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.235</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.285</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.335</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.385</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.629</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.004</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s10/I1</td>
</tr>
<tr>
<td>13.520</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s10/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>14.356</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s6/F</td>
</tr>
<tr>
<td>14.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>15.258</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s3/F</td>
</tr>
<tr>
<td>15.633</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>16.159</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>CPU/n2659_s1/F</td>
</tr>
<tr>
<td>16.534</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n2659_s0/I1</td>
</tr>
<tr>
<td>17.050</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>CPU/n2659_s0/F</td>
</tr>
<tr>
<td>17.425</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/n1212_s2/I0</td>
</tr>
<tr>
<td>17.951</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>CPU/n1212_s2/F</td>
</tr>
<tr>
<td>18.326</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_10_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CPU/b_de_IR_10_s0/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CPU/b_de_IR_10_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.355, 52.113%; route: 6.375, 35.513%; tC2Q: 2.221, 12.374%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
