`timescale 1ns/10ps
 // Generated by Cadence Genus(TM) Synthesis Solution 18.14-s037_1 // Generated on: Jan 28 2021 17:26:42 CST (Jan 28 2021 23:26:42 UTC) // Verification Directory fv/nor_gate module nor_gate(x, y, z); input x, y; output z; wire x, y; wire z; wire n_3, n_6; NOR2_X1 g13__8780(.A1 (n_6), .A2 (n_3), .ZN (z)); CLKBUF_X1 drc_buf_sp(.A (y), .Z (n_3)); CLKBUF_X1 drc_buf_sp16(.A (x), .Z (n_6)); endmodule
