
FreeRTOS_Task_Scheduling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bbc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  08005d8c  08005d8c  00006d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f40  08005f40  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f40  08005f40  00006f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f48  08005f48  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f48  08005f48  00006f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f4c  08005f4c  00006f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005f50  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014564  2000006c  08005fbc  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200145d0  08005fbc  000075d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000134fb  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d10  00000000  00000000  0001a597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e0  00000000  00000000  0001d2a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e81  00000000  00000000  0001e588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025d53  00000000  00000000  0001f409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015fcf  00000000  00000000  0004515c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ecaab  00000000  00000000  0005b12b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00147bd6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054a0  00000000  00000000  00147c1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  0014d0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005d74 	.word	0x08005d74

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08005d74 	.word	0x08005d74

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20012eb0 	.word	0x20012eb0

080002a4 <__aeabi_uldivmod>:
 80002a4:	b953      	cbnz	r3, 80002bc <__aeabi_uldivmod+0x18>
 80002a6:	b94a      	cbnz	r2, 80002bc <__aeabi_uldivmod+0x18>
 80002a8:	2900      	cmp	r1, #0
 80002aa:	bf08      	it	eq
 80002ac:	2800      	cmpeq	r0, #0
 80002ae:	bf1c      	itt	ne
 80002b0:	f04f 31ff 	movne.w	r1, #4294967295
 80002b4:	f04f 30ff 	movne.w	r0, #4294967295
 80002b8:	f000 b988 	b.w	80005cc <__aeabi_idiv0>
 80002bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c4:	f000 f806 	bl	80002d4 <__udivmoddi4>
 80002c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d0:	b004      	add	sp, #16
 80002d2:	4770      	bx	lr

080002d4 <__udivmoddi4>:
 80002d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d8:	9d08      	ldr	r5, [sp, #32]
 80002da:	468e      	mov	lr, r1
 80002dc:	4604      	mov	r4, r0
 80002de:	4688      	mov	r8, r1
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d14a      	bne.n	800037a <__udivmoddi4+0xa6>
 80002e4:	428a      	cmp	r2, r1
 80002e6:	4617      	mov	r7, r2
 80002e8:	d962      	bls.n	80003b0 <__udivmoddi4+0xdc>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	b14e      	cbz	r6, 8000304 <__udivmoddi4+0x30>
 80002f0:	f1c6 0320 	rsb	r3, r6, #32
 80002f4:	fa01 f806 	lsl.w	r8, r1, r6
 80002f8:	fa20 f303 	lsr.w	r3, r0, r3
 80002fc:	40b7      	lsls	r7, r6
 80002fe:	ea43 0808 	orr.w	r8, r3, r8
 8000302:	40b4      	lsls	r4, r6
 8000304:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000310:	0c23      	lsrs	r3, r4, #16
 8000312:	fb0e 8811 	mls	r8, lr, r1, r8
 8000316:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800031a:	fb01 f20c 	mul.w	r2, r1, ip
 800031e:	429a      	cmp	r2, r3
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x62>
 8000322:	18fb      	adds	r3, r7, r3
 8000324:	f101 30ff 	add.w	r0, r1, #4294967295
 8000328:	f080 80ea 	bcs.w	8000500 <__udivmoddi4+0x22c>
 800032c:	429a      	cmp	r2, r3
 800032e:	f240 80e7 	bls.w	8000500 <__udivmoddi4+0x22c>
 8000332:	3902      	subs	r1, #2
 8000334:	443b      	add	r3, r7
 8000336:	1a9a      	subs	r2, r3, r2
 8000338:	b2a3      	uxth	r3, r4
 800033a:	fbb2 f0fe 	udiv	r0, r2, lr
 800033e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb00 fc0c 	mul.w	ip, r0, ip
 800034a:	459c      	cmp	ip, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x8e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295
 8000354:	f080 80d6 	bcs.w	8000504 <__udivmoddi4+0x230>
 8000358:	459c      	cmp	ip, r3
 800035a:	f240 80d3 	bls.w	8000504 <__udivmoddi4+0x230>
 800035e:	443b      	add	r3, r7
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000366:	eba3 030c 	sub.w	r3, r3, ip
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa2>
 800036e:	40f3      	lsrs	r3, r6
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xb6>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb0>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa2>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x14c>
 8000392:	4573      	cmp	r3, lr
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xc8>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 8105 	bhi.w	80005a6 <__udivmoddi4+0x2d2>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb6e 0203 	sbc.w	r2, lr, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	4690      	mov	r8, r2
 80003a6:	2d00      	cmp	r5, #0
 80003a8:	d0e5      	beq.n	8000376 <__udivmoddi4+0xa2>
 80003aa:	e9c5 4800 	strd	r4, r8, [r5]
 80003ae:	e7e2      	b.n	8000376 <__udivmoddi4+0xa2>
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f000 8090 	beq.w	80004d6 <__udivmoddi4+0x202>
 80003b6:	fab2 f682 	clz	r6, r2
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f040 80a4 	bne.w	8000508 <__udivmoddi4+0x234>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	0c03      	lsrs	r3, r0, #16
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	b280      	uxth	r0, r0
 80003ca:	b2bc      	uxth	r4, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb2 fcfe 	udiv	ip, r2, lr
 80003d2:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003da:	fb04 f20c 	mul.w	r2, r4, ip
 80003de:	429a      	cmp	r2, r3
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x11e>
 80003e2:	18fb      	adds	r3, r7, r3
 80003e4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e8:	d202      	bcs.n	80003f0 <__udivmoddi4+0x11c>
 80003ea:	429a      	cmp	r2, r3
 80003ec:	f200 80e0 	bhi.w	80005b0 <__udivmoddi4+0x2dc>
 80003f0:	46c4      	mov	ip, r8
 80003f2:	1a9b      	subs	r3, r3, r2
 80003f4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003fc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000400:	fb02 f404 	mul.w	r4, r2, r4
 8000404:	429c      	cmp	r4, r3
 8000406:	d907      	bls.n	8000418 <__udivmoddi4+0x144>
 8000408:	18fb      	adds	r3, r7, r3
 800040a:	f102 30ff 	add.w	r0, r2, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x142>
 8000410:	429c      	cmp	r4, r3
 8000412:	f200 80ca 	bhi.w	80005aa <__udivmoddi4+0x2d6>
 8000416:	4602      	mov	r2, r0
 8000418:	1b1b      	subs	r3, r3, r4
 800041a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x98>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa0e f401 	lsl.w	r4, lr, r1
 8000430:	fa20 f306 	lsr.w	r3, r0, r6
 8000434:	fa2e fe06 	lsr.w	lr, lr, r6
 8000438:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800043c:	4323      	orrs	r3, r4
 800043e:	fa00 f801 	lsl.w	r8, r0, r1
 8000442:	fa1f fc87 	uxth.w	ip, r7
 8000446:	fbbe f0f9 	udiv	r0, lr, r9
 800044a:	0c1c      	lsrs	r4, r3, #16
 800044c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000450:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000454:	fb00 fe0c 	mul.w	lr, r0, ip
 8000458:	45a6      	cmp	lr, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d909      	bls.n	8000474 <__udivmoddi4+0x1a0>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f100 3aff 	add.w	sl, r0, #4294967295
 8000466:	f080 809c 	bcs.w	80005a2 <__udivmoddi4+0x2ce>
 800046a:	45a6      	cmp	lr, r4
 800046c:	f240 8099 	bls.w	80005a2 <__udivmoddi4+0x2ce>
 8000470:	3802      	subs	r0, #2
 8000472:	443c      	add	r4, r7
 8000474:	eba4 040e 	sub.w	r4, r4, lr
 8000478:	fa1f fe83 	uxth.w	lr, r3
 800047c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000480:	fb09 4413 	mls	r4, r9, r3, r4
 8000484:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000488:	fb03 fc0c 	mul.w	ip, r3, ip
 800048c:	45a4      	cmp	ip, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1ce>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f103 3eff 	add.w	lr, r3, #4294967295
 8000496:	f080 8082 	bcs.w	800059e <__udivmoddi4+0x2ca>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d97f      	bls.n	800059e <__udivmoddi4+0x2ca>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a6:	eba4 040c 	sub.w	r4, r4, ip
 80004aa:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ae:	4564      	cmp	r4, ip
 80004b0:	4673      	mov	r3, lr
 80004b2:	46e1      	mov	r9, ip
 80004b4:	d362      	bcc.n	800057c <__udivmoddi4+0x2a8>
 80004b6:	d05f      	beq.n	8000578 <__udivmoddi4+0x2a4>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x1fe>
 80004ba:	ebb8 0203 	subs.w	r2, r8, r3
 80004be:	eb64 0409 	sbc.w	r4, r4, r9
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	fa22 f301 	lsr.w	r3, r2, r1
 80004ca:	431e      	orrs	r6, r3
 80004cc:	40cc      	lsrs	r4, r1
 80004ce:	e9c5 6400 	strd	r6, r4, [r5]
 80004d2:	2100      	movs	r1, #0
 80004d4:	e74f      	b.n	8000376 <__udivmoddi4+0xa2>
 80004d6:	fbb1 fcf2 	udiv	ip, r1, r2
 80004da:	0c01      	lsrs	r1, r0, #16
 80004dc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004e0:	b280      	uxth	r0, r0
 80004e2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e6:	463b      	mov	r3, r7
 80004e8:	4638      	mov	r0, r7
 80004ea:	463c      	mov	r4, r7
 80004ec:	46b8      	mov	r8, r7
 80004ee:	46be      	mov	lr, r7
 80004f0:	2620      	movs	r6, #32
 80004f2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f6:	eba2 0208 	sub.w	r2, r2, r8
 80004fa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fe:	e766      	b.n	80003ce <__udivmoddi4+0xfa>
 8000500:	4601      	mov	r1, r0
 8000502:	e718      	b.n	8000336 <__udivmoddi4+0x62>
 8000504:	4610      	mov	r0, r2
 8000506:	e72c      	b.n	8000362 <__udivmoddi4+0x8e>
 8000508:	f1c6 0220 	rsb	r2, r6, #32
 800050c:	fa2e f302 	lsr.w	r3, lr, r2
 8000510:	40b7      	lsls	r7, r6
 8000512:	40b1      	lsls	r1, r6
 8000514:	fa20 f202 	lsr.w	r2, r0, r2
 8000518:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800051c:	430a      	orrs	r2, r1
 800051e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000522:	b2bc      	uxth	r4, r7
 8000524:	fb0e 3318 	mls	r3, lr, r8, r3
 8000528:	0c11      	lsrs	r1, r2, #16
 800052a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052e:	fb08 f904 	mul.w	r9, r8, r4
 8000532:	40b0      	lsls	r0, r6
 8000534:	4589      	cmp	r9, r1
 8000536:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800053a:	b280      	uxth	r0, r0
 800053c:	d93e      	bls.n	80005bc <__udivmoddi4+0x2e8>
 800053e:	1879      	adds	r1, r7, r1
 8000540:	f108 3cff 	add.w	ip, r8, #4294967295
 8000544:	d201      	bcs.n	800054a <__udivmoddi4+0x276>
 8000546:	4589      	cmp	r9, r1
 8000548:	d81f      	bhi.n	800058a <__udivmoddi4+0x2b6>
 800054a:	eba1 0109 	sub.w	r1, r1, r9
 800054e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	fb0e 1119 	mls	r1, lr, r9, r1
 800055a:	b292      	uxth	r2, r2
 800055c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000560:	4542      	cmp	r2, r8
 8000562:	d229      	bcs.n	80005b8 <__udivmoddi4+0x2e4>
 8000564:	18ba      	adds	r2, r7, r2
 8000566:	f109 31ff 	add.w	r1, r9, #4294967295
 800056a:	d2c4      	bcs.n	80004f6 <__udivmoddi4+0x222>
 800056c:	4542      	cmp	r2, r8
 800056e:	d2c2      	bcs.n	80004f6 <__udivmoddi4+0x222>
 8000570:	f1a9 0102 	sub.w	r1, r9, #2
 8000574:	443a      	add	r2, r7
 8000576:	e7be      	b.n	80004f6 <__udivmoddi4+0x222>
 8000578:	45f0      	cmp	r8, lr
 800057a:	d29d      	bcs.n	80004b8 <__udivmoddi4+0x1e4>
 800057c:	ebbe 0302 	subs.w	r3, lr, r2
 8000580:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000584:	3801      	subs	r0, #1
 8000586:	46e1      	mov	r9, ip
 8000588:	e796      	b.n	80004b8 <__udivmoddi4+0x1e4>
 800058a:	eba7 0909 	sub.w	r9, r7, r9
 800058e:	4449      	add	r1, r9
 8000590:	f1a8 0c02 	sub.w	ip, r8, #2
 8000594:	fbb1 f9fe 	udiv	r9, r1, lr
 8000598:	fb09 f804 	mul.w	r8, r9, r4
 800059c:	e7db      	b.n	8000556 <__udivmoddi4+0x282>
 800059e:	4673      	mov	r3, lr
 80005a0:	e77f      	b.n	80004a2 <__udivmoddi4+0x1ce>
 80005a2:	4650      	mov	r0, sl
 80005a4:	e766      	b.n	8000474 <__udivmoddi4+0x1a0>
 80005a6:	4608      	mov	r0, r1
 80005a8:	e6fd      	b.n	80003a6 <__udivmoddi4+0xd2>
 80005aa:	443b      	add	r3, r7
 80005ac:	3a02      	subs	r2, #2
 80005ae:	e733      	b.n	8000418 <__udivmoddi4+0x144>
 80005b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b4:	443b      	add	r3, r7
 80005b6:	e71c      	b.n	80003f2 <__udivmoddi4+0x11e>
 80005b8:	4649      	mov	r1, r9
 80005ba:	e79c      	b.n	80004f6 <__udivmoddi4+0x222>
 80005bc:	eba1 0109 	sub.w	r1, r1, r9
 80005c0:	46c4      	mov	ip, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c4      	b.n	8000556 <__udivmoddi4+0x282>

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d6:	f000 fac5 	bl	8000b64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005da:	f000 f857 	bl	800068c <SystemClock_Config>

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

  /* Initialize Segger Sysview */
  SEGGER_SYSVIEW_Conf();
 80005de:	f003 f931 	bl	8003844 <SEGGER_SYSVIEW_Conf>

  /* Handle NVIC Priority grouping */
  vSetVarulMaxPRIGROUPValue();
 80005e2:	f002 fe5d 	bl	80032a0 <vSetVarulMaxPRIGROUPValue>

  /* Start Recording Task Trace */
  SEGGER_SYSVIEW_Start();
 80005e6:	f004 f891 	bl	800470c <SEGGER_SYSVIEW_Start>

  /* Create Task 1 */
  task_creation_status = xTaskCreate(task1, "Task-1", 200, "Hello World from task 1, This is an experiment of the effect of timeslicing", 2, &task1_handle);
 80005ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000668 <main+0x98>)
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	2302      	movs	r3, #2
 80005f0:	9300      	str	r3, [sp, #0]
 80005f2:	4b1e      	ldr	r3, [pc, #120]	@ (800066c <main+0x9c>)
 80005f4:	22c8      	movs	r2, #200	@ 0xc8
 80005f6:	491e      	ldr	r1, [pc, #120]	@ (8000670 <main+0xa0>)
 80005f8:	481e      	ldr	r0, [pc, #120]	@ (8000674 <main+0xa4>)
 80005fa:	f001 fd48 	bl	800208e <xTaskCreate>
 80005fe:	4603      	mov	r3, r0
 8000600:	4a1d      	ldr	r2, [pc, #116]	@ (8000678 <main+0xa8>)
 8000602:	6013      	str	r3, [r2, #0]
  configASSERT(task_creation_status);
 8000604:	4b1c      	ldr	r3, [pc, #112]	@ (8000678 <main+0xa8>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d10b      	bne.n	8000624 <main+0x54>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 800060c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000610:	f383 8811 	msr	BASEPRI, r3
 8000614:	f3bf 8f6f 	isb	sy
 8000618:	f3bf 8f4f 	dsb	sy
 800061c:	607b      	str	r3, [r7, #4]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800061e:	bf00      	nop
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <main+0x50>

  /* Create Task 2 */
  task_creation_status = xTaskCreate(task2, "Task-2", 200, "Hello World from task 2, This is an experiment of the effect of timeslicing", 2, &task2_handle);
 8000624:	4b15      	ldr	r3, [pc, #84]	@ (800067c <main+0xac>)
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	2302      	movs	r3, #2
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	4b14      	ldr	r3, [pc, #80]	@ (8000680 <main+0xb0>)
 800062e:	22c8      	movs	r2, #200	@ 0xc8
 8000630:	4914      	ldr	r1, [pc, #80]	@ (8000684 <main+0xb4>)
 8000632:	4815      	ldr	r0, [pc, #84]	@ (8000688 <main+0xb8>)
 8000634:	f001 fd2b 	bl	800208e <xTaskCreate>
 8000638:	4603      	mov	r3, r0
 800063a:	4a0f      	ldr	r2, [pc, #60]	@ (8000678 <main+0xa8>)
 800063c:	6013      	str	r3, [r2, #0]
  configASSERT(task_creation_status);
 800063e:	4b0e      	ldr	r3, [pc, #56]	@ (8000678 <main+0xa8>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d10b      	bne.n	800065e <main+0x8e>
    __asm volatile
 8000646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800064a:	f383 8811 	msr	BASEPRI, r3
 800064e:	f3bf 8f6f 	isb	sy
 8000652:	f3bf 8f4f 	dsb	sy
 8000656:	603b      	str	r3, [r7, #0]
}
 8000658:	bf00      	nop
 800065a:	bf00      	nop
 800065c:	e7fd      	b.n	800065a <main+0x8a>


  /* Start the Scheduler */
  vTaskStartScheduler();
 800065e:	f001 ff29 	bl	80024b4 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000662:	bf00      	nop
 8000664:	e7fd      	b.n	8000662 <main+0x92>
 8000666:	bf00      	nop
 8000668:	2000008c 	.word	0x2000008c
 800066c:	08005d8c 	.word	0x08005d8c
 8000670:	08005dd8 	.word	0x08005dd8
 8000674:	08000771 	.word	0x08000771
 8000678:	20000088 	.word	0x20000088
 800067c:	20000090 	.word	0x20000090
 8000680:	08005de0 	.word	0x08005de0
 8000684:	08005e2c 	.word	0x08005e2c
 8000688:	08000789 	.word	0x08000789

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b094      	sub	sp, #80	@ 0x50
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	f107 031c 	add.w	r3, r7, #28
 8000696:	2234      	movs	r2, #52	@ 0x34
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f005 f8a8 	bl	80057f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a0:	f107 0308 	add.w	r3, r7, #8
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b0:	2300      	movs	r3, #0
 80006b2:	607b      	str	r3, [r7, #4]
 80006b4:	4b2c      	ldr	r3, [pc, #176]	@ (8000768 <SystemClock_Config+0xdc>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b8:	4a2b      	ldr	r2, [pc, #172]	@ (8000768 <SystemClock_Config+0xdc>)
 80006ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006be:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c0:	4b29      	ldr	r3, [pc, #164]	@ (8000768 <SystemClock_Config+0xdc>)
 80006c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006cc:	2300      	movs	r3, #0
 80006ce:	603b      	str	r3, [r7, #0]
 80006d0:	4b26      	ldr	r3, [pc, #152]	@ (800076c <SystemClock_Config+0xe0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a25      	ldr	r2, [pc, #148]	@ (800076c <SystemClock_Config+0xe0>)
 80006d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006da:	6013      	str	r3, [r2, #0]
 80006dc:	4b23      	ldr	r3, [pc, #140]	@ (800076c <SystemClock_Config+0xe0>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006e4:	603b      	str	r3, [r7, #0]
 80006e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e8:	2302      	movs	r3, #2
 80006ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ec:	2301      	movs	r3, #1
 80006ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f0:	2310      	movs	r3, #16
 80006f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f4:	2302      	movs	r3, #2
 80006f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006f8:	2300      	movs	r3, #0
 80006fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006fc:	2308      	movs	r3, #8
 80006fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000700:	23b4      	movs	r3, #180	@ 0xb4
 8000702:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000704:	2302      	movs	r3, #2
 8000706:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000708:	2302      	movs	r3, #2
 800070a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800070c:	2302      	movs	r3, #2
 800070e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000710:	f107 031c 	add.w	r3, r7, #28
 8000714:	4618      	mov	r0, r3
 8000716:	f000 fe7b 	bl	8001410 <HAL_RCC_OscConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000720:	f000 f850 	bl	80007c4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000724:	f000 fb42 	bl	8000dac <HAL_PWREx_EnableOverDrive>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800072e:	f000 f849 	bl	80007c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000732:	230f      	movs	r3, #15
 8000734:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000736:	2302      	movs	r3, #2
 8000738:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800073a:	2300      	movs	r3, #0
 800073c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800073e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000742:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000744:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000748:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800074a:	f107 0308 	add.w	r3, r7, #8
 800074e:	2105      	movs	r1, #5
 8000750:	4618      	mov	r0, r3
 8000752:	f000 fb7b 	bl	8000e4c <HAL_RCC_ClockConfig>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800075c:	f000 f832 	bl	80007c4 <Error_Handler>
  }
}
 8000760:	bf00      	nop
 8000762:	3750      	adds	r7, #80	@ 0x50
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40023800 	.word	0x40023800
 800076c:	40007000 	.word	0x40007000

08000770 <task1>:

/* USER CODE BEGIN 4 */

/* Task 1 function */
static void task1 (void *parameters)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
	while(1)
	{
		printf("%s\n",(char *) parameters);
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f004 ff49 	bl	8005610 <puts>
		vTaskDelay(pdMS_TO_TICKS(5));
 800077e:	2005      	movs	r0, #5
 8000780:	f001 fe12 	bl	80023a8 <vTaskDelay>
		printf("%s\n",(char *) parameters);
 8000784:	bf00      	nop
 8000786:	e7f7      	b.n	8000778 <task1+0x8>

08000788 <task2>:
	vTaskDelete(task1_handle);
}

/* Task 2 function */
static void task2 (void *parameters)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		printf("%s\n",(char *) parameters);
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f004 ff3d 	bl	8005610 <puts>
		vTaskDelay(pdMS_TO_TICKS(10));
 8000796:	200a      	movs	r0, #10
 8000798:	f001 fe06 	bl	80023a8 <vTaskDelay>
		printf("%s\n",(char *) parameters);
 800079c:	bf00      	nop
 800079e:	e7f7      	b.n	8000790 <task2+0x8>

080007a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a04      	ldr	r2, [pc, #16]	@ (80007c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d101      	bne.n	80007b6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80007b2:	f000 f9f9 	bl	8000ba8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007b6:	bf00      	nop
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40000800 	.word	0x40000800

080007c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c8:	b672      	cpsid	i
}
 80007ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <Error_Handler+0x8>

080007d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	607b      	str	r3, [r7, #4]
 80007da:	4b10      	ldr	r3, [pc, #64]	@ (800081c <HAL_MspInit+0x4c>)
 80007dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007de:	4a0f      	ldr	r2, [pc, #60]	@ (800081c <HAL_MspInit+0x4c>)
 80007e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80007e6:	4b0d      	ldr	r3, [pc, #52]	@ (800081c <HAL_MspInit+0x4c>)
 80007e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007ee:	607b      	str	r3, [r7, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	603b      	str	r3, [r7, #0]
 80007f6:	4b09      	ldr	r3, [pc, #36]	@ (800081c <HAL_MspInit+0x4c>)
 80007f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007fa:	4a08      	ldr	r2, [pc, #32]	@ (800081c <HAL_MspInit+0x4c>)
 80007fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000800:	6413      	str	r3, [r2, #64]	@ 0x40
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <HAL_MspInit+0x4c>)
 8000804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	40023800 	.word	0x40023800

08000820 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b08e      	sub	sp, #56	@ 0x38
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000828:	2300      	movs	r3, #0
 800082a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800082c:	2300      	movs	r3, #0
 800082e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000830:	2300      	movs	r3, #0
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	4b33      	ldr	r3, [pc, #204]	@ (8000904 <HAL_InitTick+0xe4>)
 8000836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000838:	4a32      	ldr	r2, [pc, #200]	@ (8000904 <HAL_InitTick+0xe4>)
 800083a:	f043 0304 	orr.w	r3, r3, #4
 800083e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000840:	4b30      	ldr	r3, [pc, #192]	@ (8000904 <HAL_InitTick+0xe4>)
 8000842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000844:	f003 0304 	and.w	r3, r3, #4
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800084c:	f107 0210 	add.w	r2, r7, #16
 8000850:	f107 0314 	add.w	r3, r7, #20
 8000854:	4611      	mov	r1, r2
 8000856:	4618      	mov	r0, r3
 8000858:	f000 fbfe 	bl	8001058 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800085c:	6a3b      	ldr	r3, [r7, #32]
 800085e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000862:	2b00      	cmp	r3, #0
 8000864:	d103      	bne.n	800086e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000866:	f000 fbe3 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 800086a:	6378      	str	r0, [r7, #52]	@ 0x34
 800086c:	e004      	b.n	8000878 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800086e:	f000 fbdf 	bl	8001030 <HAL_RCC_GetPCLK1Freq>
 8000872:	4603      	mov	r3, r0
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800087a:	4a23      	ldr	r2, [pc, #140]	@ (8000908 <HAL_InitTick+0xe8>)
 800087c:	fba2 2303 	umull	r2, r3, r2, r3
 8000880:	0c9b      	lsrs	r3, r3, #18
 8000882:	3b01      	subs	r3, #1
 8000884:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000886:	4b21      	ldr	r3, [pc, #132]	@ (800090c <HAL_InitTick+0xec>)
 8000888:	4a21      	ldr	r2, [pc, #132]	@ (8000910 <HAL_InitTick+0xf0>)
 800088a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800088c:	4b1f      	ldr	r3, [pc, #124]	@ (800090c <HAL_InitTick+0xec>)
 800088e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000892:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000894:	4a1d      	ldr	r2, [pc, #116]	@ (800090c <HAL_InitTick+0xec>)
 8000896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000898:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800089a:	4b1c      	ldr	r3, [pc, #112]	@ (800090c <HAL_InitTick+0xec>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008a0:	4b1a      	ldr	r3, [pc, #104]	@ (800090c <HAL_InitTick+0xec>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008a6:	4b19      	ldr	r3, [pc, #100]	@ (800090c <HAL_InitTick+0xec>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80008ac:	4817      	ldr	r0, [pc, #92]	@ (800090c <HAL_InitTick+0xec>)
 80008ae:	f001 f84d 	bl	800194c <HAL_TIM_Base_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80008b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d11b      	bne.n	80008f8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80008c0:	4812      	ldr	r0, [pc, #72]	@ (800090c <HAL_InitTick+0xec>)
 80008c2:	f001 f89d 	bl	8001a00 <HAL_TIM_Base_Start_IT>
 80008c6:	4603      	mov	r3, r0
 80008c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80008cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d111      	bne.n	80008f8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80008d4:	201e      	movs	r0, #30
 80008d6:	f000 fa5b 	bl	8000d90 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	2b0f      	cmp	r3, #15
 80008de:	d808      	bhi.n	80008f2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80008e0:	2200      	movs	r2, #0
 80008e2:	6879      	ldr	r1, [r7, #4]
 80008e4:	201e      	movs	r0, #30
 80008e6:	f000 fa37 	bl	8000d58 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000914 <HAL_InitTick+0xf4>)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	6013      	str	r3, [r2, #0]
 80008f0:	e002      	b.n	80008f8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80008f2:	2301      	movs	r3, #1
 80008f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80008f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3738      	adds	r7, #56	@ 0x38
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	40023800 	.word	0x40023800
 8000908:	431bde83 	.word	0x431bde83
 800090c:	20000094 	.word	0x20000094
 8000910:	40000800 	.word	0x40000800
 8000914:	20000004 	.word	0x20000004

08000918 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800091c:	bf00      	nop
 800091e:	e7fd      	b.n	800091c <NMI_Handler+0x4>

08000920 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <HardFault_Handler+0x4>

08000928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800092c:	bf00      	nop
 800092e:	e7fd      	b.n	800092c <MemManage_Handler+0x4>

08000930 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000934:	bf00      	nop
 8000936:	e7fd      	b.n	8000934 <BusFault_Handler+0x4>

08000938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800093c:	bf00      	nop
 800093e:	e7fd      	b.n	800093c <UsageFault_Handler+0x4>

08000940 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000944:	bf00      	nop
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
	...

08000950 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000954:	4802      	ldr	r0, [pc, #8]	@ (8000960 <TIM4_IRQHandler+0x10>)
 8000956:	f001 f8c3 	bl	8001ae0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000094 	.word	0x20000094

08000964 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	71fb      	strb	r3, [r7, #7]
	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 800096e:	4b0c      	ldr	r3, [pc, #48]	@ (80009a0 <ITM_SendChar+0x3c>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4a0b      	ldr	r2, [pc, #44]	@ (80009a0 <ITM_SendChar+0x3c>)
 8000974:	f043 0301 	orr.w	r3, r3, #1
 8000978:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 800097a:	bf00      	nop
 800097c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f003 0301 	and.w	r3, r3, #1
 8000986:	2b00      	cmp	r3, #0
 8000988:	d0f8      	beq.n	800097c <ITM_SendChar+0x18>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 800098a:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	6013      	str	r3, [r2, #0]
}
 8000992:	bf00      	nop
 8000994:	370c      	adds	r7, #12
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	e0000e00 	.word	0xe0000e00

080009a4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	60f8      	str	r0, [r7, #12]
 80009ac:	60b9      	str	r1, [r7, #8]
 80009ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
 80009b4:	e00a      	b.n	80009cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009b6:	f3af 8000 	nop.w
 80009ba:	4601      	mov	r1, r0
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	1c5a      	adds	r2, r3, #1
 80009c0:	60ba      	str	r2, [r7, #8]
 80009c2:	b2ca      	uxtb	r2, r1
 80009c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	3301      	adds	r3, #1
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	697a      	ldr	r2, [r7, #20]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	dbf0      	blt.n	80009b6 <_read+0x12>
  }

  return len;
 80009d4:	687b      	ldr	r3, [r7, #4]
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3718      	adds	r7, #24
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b086      	sub	sp, #24
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	60f8      	str	r0, [r7, #12]
 80009e6:	60b9      	str	r1, [r7, #8]
 80009e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ea:	2300      	movs	r3, #0
 80009ec:	617b      	str	r3, [r7, #20]
 80009ee:	e009      	b.n	8000a04 <_write+0x26>
  {
//    __io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	1c5a      	adds	r2, r3, #1
 80009f4:	60ba      	str	r2, [r7, #8]
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff ffb3 	bl	8000964 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	3301      	adds	r3, #1
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	697a      	ldr	r2, [r7, #20]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	dbf1      	blt.n	80009f0 <_write+0x12>
  }
  return len;
 8000a0c:	687b      	ldr	r3, [r7, #4]
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3718      	adds	r7, #24
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <_close>:

int _close(int file)
{
 8000a16:	b480      	push	{r7}
 8000a18:	b083      	sub	sp, #12
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr

08000a2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	b083      	sub	sp, #12
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
 8000a36:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a3e:	605a      	str	r2, [r3, #4]
  return 0;
 8000a40:	2300      	movs	r3, #0
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr

08000a4e <_isatty>:

int _isatty(int file)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	b083      	sub	sp, #12
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a56:	2301      	movs	r3, #1
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	60b9      	str	r1, [r7, #8]
 8000a6e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a70:	2300      	movs	r3, #0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3714      	adds	r7, #20
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
	...

08000a80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b086      	sub	sp, #24
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a88:	4a14      	ldr	r2, [pc, #80]	@ (8000adc <_sbrk+0x5c>)
 8000a8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <_sbrk+0x60>)
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a94:	4b13      	ldr	r3, [pc, #76]	@ (8000ae4 <_sbrk+0x64>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d102      	bne.n	8000aa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ae4 <_sbrk+0x64>)
 8000a9e:	4a12      	ldr	r2, [pc, #72]	@ (8000ae8 <_sbrk+0x68>)
 8000aa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aa2:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <_sbrk+0x64>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d207      	bcs.n	8000ac0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ab0:	f004 feec 	bl	800588c <__errno>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	220c      	movs	r2, #12
 8000ab8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295
 8000abe:	e009      	b.n	8000ad4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ac0:	4b08      	ldr	r3, [pc, #32]	@ (8000ae4 <_sbrk+0x64>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ac6:	4b07      	ldr	r3, [pc, #28]	@ (8000ae4 <_sbrk+0x64>)
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	4a05      	ldr	r2, [pc, #20]	@ (8000ae4 <_sbrk+0x64>)
 8000ad0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3718      	adds	r7, #24
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	20020000 	.word	0x20020000
 8000ae0:	00000400 	.word	0x00000400
 8000ae4:	200000dc 	.word	0x200000dc
 8000ae8:	200145d0 	.word	0x200145d0

08000aec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000af0:	4b06      	ldr	r3, [pc, #24]	@ (8000b0c <SystemInit+0x20>)
 8000af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000af6:	4a05      	ldr	r2, [pc, #20]	@ (8000b0c <SystemInit+0x20>)
 8000af8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000afc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b48 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b14:	f7ff ffea 	bl	8000aec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b18:	480c      	ldr	r0, [pc, #48]	@ (8000b4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b1a:	490d      	ldr	r1, [pc, #52]	@ (8000b50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b20:	e002      	b.n	8000b28 <LoopCopyDataInit>

08000b22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b26:	3304      	adds	r3, #4

08000b28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b2c:	d3f9      	bcc.n	8000b22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b30:	4c0a      	ldr	r4, [pc, #40]	@ (8000b5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b34:	e001      	b.n	8000b3a <LoopFillZerobss>

08000b36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b38:	3204      	adds	r2, #4

08000b3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b3c:	d3fb      	bcc.n	8000b36 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b3e:	f004 feab 	bl	8005898 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b42:	f7ff fd45 	bl	80005d0 <main>
  bx  lr    
 8000b46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b50:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b54:	08005f50 	.word	0x08005f50
  ldr r2, =_sbss
 8000b58:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000b5c:	200145d0 	.word	0x200145d0

08000b60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b60:	e7fe      	b.n	8000b60 <ADC_IRQHandler>
	...

08000b64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b68:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba4 <HAL_Init+0x40>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba4 <HAL_Init+0x40>)
 8000b6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b74:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba4 <HAL_Init+0x40>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba4 <HAL_Init+0x40>)
 8000b7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b80:	4b08      	ldr	r3, [pc, #32]	@ (8000ba4 <HAL_Init+0x40>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a07      	ldr	r2, [pc, #28]	@ (8000ba4 <HAL_Init+0x40>)
 8000b86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b8c:	2003      	movs	r0, #3
 8000b8e:	f000 f8d8 	bl	8000d42 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b92:	200f      	movs	r0, #15
 8000b94:	f7ff fe44 	bl	8000820 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b98:	f7ff fe1a 	bl	80007d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b9c:	2300      	movs	r3, #0
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40023c00 	.word	0x40023c00

08000ba8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bac:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <HAL_IncTick+0x20>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	4b06      	ldr	r3, [pc, #24]	@ (8000bcc <HAL_IncTick+0x24>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	4a04      	ldr	r2, [pc, #16]	@ (8000bcc <HAL_IncTick+0x24>)
 8000bba:	6013      	str	r3, [r2, #0]
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	20000008 	.word	0x20000008
 8000bcc:	200000e0 	.word	0x200000e0

08000bd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd4:	4b03      	ldr	r3, [pc, #12]	@ (8000be4 <HAL_GetTick+0x14>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	200000e0 	.word	0x200000e0

08000be8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	f003 0307 	and.w	r3, r3, #7
 8000bf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c2c <__NVIC_SetPriorityGrouping+0x44>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bfe:	68ba      	ldr	r2, [r7, #8]
 8000c00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c04:	4013      	ands	r3, r2
 8000c06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c1a:	4a04      	ldr	r2, [pc, #16]	@ (8000c2c <__NVIC_SetPriorityGrouping+0x44>)
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	60d3      	str	r3, [r2, #12]
}
 8000c20:	bf00      	nop
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c34:	4b04      	ldr	r3, [pc, #16]	@ (8000c48 <__NVIC_GetPriorityGrouping+0x18>)
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	0a1b      	lsrs	r3, r3, #8
 8000c3a:	f003 0307 	and.w	r3, r3, #7
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	db0b      	blt.n	8000c76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	f003 021f 	and.w	r2, r3, #31
 8000c64:	4907      	ldr	r1, [pc, #28]	@ (8000c84 <__NVIC_EnableIRQ+0x38>)
 8000c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6a:	095b      	lsrs	r3, r3, #5
 8000c6c:	2001      	movs	r0, #1
 8000c6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c76:	bf00      	nop
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	e000e100 	.word	0xe000e100

08000c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	6039      	str	r1, [r7, #0]
 8000c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	db0a      	blt.n	8000cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	b2da      	uxtb	r2, r3
 8000ca0:	490c      	ldr	r1, [pc, #48]	@ (8000cd4 <__NVIC_SetPriority+0x4c>)
 8000ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca6:	0112      	lsls	r2, r2, #4
 8000ca8:	b2d2      	uxtb	r2, r2
 8000caa:	440b      	add	r3, r1
 8000cac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cb0:	e00a      	b.n	8000cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4908      	ldr	r1, [pc, #32]	@ (8000cd8 <__NVIC_SetPriority+0x50>)
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	3b04      	subs	r3, #4
 8000cc0:	0112      	lsls	r2, r2, #4
 8000cc2:	b2d2      	uxtb	r2, r2
 8000cc4:	440b      	add	r3, r1
 8000cc6:	761a      	strb	r2, [r3, #24]
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	e000e100 	.word	0xe000e100
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b089      	sub	sp, #36	@ 0x24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cf0:	69fb      	ldr	r3, [r7, #28]
 8000cf2:	f1c3 0307 	rsb	r3, r3, #7
 8000cf6:	2b04      	cmp	r3, #4
 8000cf8:	bf28      	it	cs
 8000cfa:	2304      	movcs	r3, #4
 8000cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3304      	adds	r3, #4
 8000d02:	2b06      	cmp	r3, #6
 8000d04:	d902      	bls.n	8000d0c <NVIC_EncodePriority+0x30>
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	3b03      	subs	r3, #3
 8000d0a:	e000      	b.n	8000d0e <NVIC_EncodePriority+0x32>
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d10:	f04f 32ff 	mov.w	r2, #4294967295
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	401a      	ands	r2, r3
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d24:	f04f 31ff 	mov.w	r1, #4294967295
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	43d9      	mvns	r1, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d34:	4313      	orrs	r3, r2
         );
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3724      	adds	r7, #36	@ 0x24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr

08000d42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b082      	sub	sp, #8
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d4a:	6878      	ldr	r0, [r7, #4]
 8000d4c:	f7ff ff4c 	bl	8000be8 <__NVIC_SetPriorityGrouping>
}
 8000d50:	bf00      	nop
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	60b9      	str	r1, [r7, #8]
 8000d62:	607a      	str	r2, [r7, #4]
 8000d64:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d6a:	f7ff ff61 	bl	8000c30 <__NVIC_GetPriorityGrouping>
 8000d6e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d70:	687a      	ldr	r2, [r7, #4]
 8000d72:	68b9      	ldr	r1, [r7, #8]
 8000d74:	6978      	ldr	r0, [r7, #20]
 8000d76:	f7ff ffb1 	bl	8000cdc <NVIC_EncodePriority>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d80:	4611      	mov	r1, r2
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff ff80 	bl	8000c88 <__NVIC_SetPriority>
}
 8000d88:	bf00      	nop
 8000d8a:	3718      	adds	r7, #24
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff ff54 	bl	8000c4c <__NVIC_EnableIRQ>
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8000db2:	2300      	movs	r3, #0
 8000db4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	603b      	str	r3, [r7, #0]
 8000dba:	4b20      	ldr	r3, [pc, #128]	@ (8000e3c <HAL_PWREx_EnableOverDrive+0x90>)
 8000dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dbe:	4a1f      	ldr	r2, [pc, #124]	@ (8000e3c <HAL_PWREx_EnableOverDrive+0x90>)
 8000dc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e3c <HAL_PWREx_EnableOverDrive+0x90>)
 8000dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dce:	603b      	str	r3, [r7, #0]
 8000dd0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e40 <HAL_PWREx_EnableOverDrive+0x94>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000dd8:	f7ff fefa 	bl	8000bd0 <HAL_GetTick>
 8000ddc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000dde:	e009      	b.n	8000df4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000de0:	f7ff fef6 	bl	8000bd0 <HAL_GetTick>
 8000de4:	4602      	mov	r2, r0
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000dee:	d901      	bls.n	8000df4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8000df0:	2303      	movs	r3, #3
 8000df2:	e01f      	b.n	8000e34 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000df4:	4b13      	ldr	r3, [pc, #76]	@ (8000e44 <HAL_PWREx_EnableOverDrive+0x98>)
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000dfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e00:	d1ee      	bne.n	8000de0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000e02:	4b11      	ldr	r3, [pc, #68]	@ (8000e48 <HAL_PWREx_EnableOverDrive+0x9c>)
 8000e04:	2201      	movs	r2, #1
 8000e06:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e08:	f7ff fee2 	bl	8000bd0 <HAL_GetTick>
 8000e0c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000e0e:	e009      	b.n	8000e24 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000e10:	f7ff fede 	bl	8000bd0 <HAL_GetTick>
 8000e14:	4602      	mov	r2, r0
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e1e:	d901      	bls.n	8000e24 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8000e20:	2303      	movs	r3, #3
 8000e22:	e007      	b.n	8000e34 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000e24:	4b07      	ldr	r3, [pc, #28]	@ (8000e44 <HAL_PWREx_EnableOverDrive+0x98>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000e30:	d1ee      	bne.n	8000e10 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8000e32:	2300      	movs	r3, #0
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40023800 	.word	0x40023800
 8000e40:	420e0040 	.word	0x420e0040
 8000e44:	40007000 	.word	0x40007000
 8000e48:	420e0044 	.word	0x420e0044

08000e4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d101      	bne.n	8000e60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	e0cc      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000e60:	4b68      	ldr	r3, [pc, #416]	@ (8001004 <HAL_RCC_ClockConfig+0x1b8>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f003 030f 	and.w	r3, r3, #15
 8000e68:	683a      	ldr	r2, [r7, #0]
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	d90c      	bls.n	8000e88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e6e:	4b65      	ldr	r3, [pc, #404]	@ (8001004 <HAL_RCC_ClockConfig+0x1b8>)
 8000e70:	683a      	ldr	r2, [r7, #0]
 8000e72:	b2d2      	uxtb	r2, r2
 8000e74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e76:	4b63      	ldr	r3, [pc, #396]	@ (8001004 <HAL_RCC_ClockConfig+0x1b8>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f003 030f 	and.w	r3, r3, #15
 8000e7e:	683a      	ldr	r2, [r7, #0]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d001      	beq.n	8000e88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000e84:	2301      	movs	r3, #1
 8000e86:	e0b8      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f003 0302 	and.w	r3, r3, #2
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d020      	beq.n	8000ed6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f003 0304 	and.w	r3, r3, #4
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d005      	beq.n	8000eac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000ea0:	4b59      	ldr	r3, [pc, #356]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	4a58      	ldr	r2, [pc, #352]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000ea6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8000eaa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f003 0308 	and.w	r3, r3, #8
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d005      	beq.n	8000ec4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000eb8:	4b53      	ldr	r3, [pc, #332]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	4a52      	ldr	r2, [pc, #328]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000ebe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8000ec2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ec4:	4b50      	ldr	r3, [pc, #320]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	494d      	ldr	r1, [pc, #308]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f003 0301 	and.w	r3, r3, #1
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d044      	beq.n	8000f6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d107      	bne.n	8000efa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eea:	4b47      	ldr	r3, [pc, #284]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d119      	bne.n	8000f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e07f      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d003      	beq.n	8000f0a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f06:	2b03      	cmp	r3, #3
 8000f08:	d107      	bne.n	8000f1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f0a:	4b3f      	ldr	r3, [pc, #252]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d109      	bne.n	8000f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
 8000f18:	e06f      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f1a:	4b3b      	ldr	r3, [pc, #236]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f003 0302 	and.w	r3, r3, #2
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d101      	bne.n	8000f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e067      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f2a:	4b37      	ldr	r3, [pc, #220]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000f2c:	689b      	ldr	r3, [r3, #8]
 8000f2e:	f023 0203 	bic.w	r2, r3, #3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	4934      	ldr	r1, [pc, #208]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000f3c:	f7ff fe48 	bl	8000bd0 <HAL_GetTick>
 8000f40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f42:	e00a      	b.n	8000f5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f44:	f7ff fe44 	bl	8000bd0 <HAL_GetTick>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d901      	bls.n	8000f5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000f56:	2303      	movs	r3, #3
 8000f58:	e04f      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	f003 020c 	and.w	r2, r3, #12
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d1eb      	bne.n	8000f44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000f6c:	4b25      	ldr	r3, [pc, #148]	@ (8001004 <HAL_RCC_ClockConfig+0x1b8>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f003 030f 	and.w	r3, r3, #15
 8000f74:	683a      	ldr	r2, [r7, #0]
 8000f76:	429a      	cmp	r2, r3
 8000f78:	d20c      	bcs.n	8000f94 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f7a:	4b22      	ldr	r3, [pc, #136]	@ (8001004 <HAL_RCC_ClockConfig+0x1b8>)
 8000f7c:	683a      	ldr	r2, [r7, #0]
 8000f7e:	b2d2      	uxtb	r2, r2
 8000f80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f82:	4b20      	ldr	r3, [pc, #128]	@ (8001004 <HAL_RCC_ClockConfig+0x1b8>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f003 030f 	and.w	r3, r3, #15
 8000f8a:	683a      	ldr	r2, [r7, #0]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d001      	beq.n	8000f94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	e032      	b.n	8000ffa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f003 0304 	and.w	r3, r3, #4
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d008      	beq.n	8000fb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000fa0:	4b19      	ldr	r3, [pc, #100]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	4916      	ldr	r1, [pc, #88]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 0308 	and.w	r3, r3, #8
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d009      	beq.n	8000fd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000fbe:	4b12      	ldr	r3, [pc, #72]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	691b      	ldr	r3, [r3, #16]
 8000fca:	00db      	lsls	r3, r3, #3
 8000fcc:	490e      	ldr	r1, [pc, #56]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000fd2:	f000 f873 	bl	80010bc <HAL_RCC_GetSysClockFreq>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001008 <HAL_RCC_ClockConfig+0x1bc>)
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	091b      	lsrs	r3, r3, #4
 8000fde:	f003 030f 	and.w	r3, r3, #15
 8000fe2:	490a      	ldr	r1, [pc, #40]	@ (800100c <HAL_RCC_ClockConfig+0x1c0>)
 8000fe4:	5ccb      	ldrb	r3, [r1, r3]
 8000fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8000fea:	4a09      	ldr	r2, [pc, #36]	@ (8001010 <HAL_RCC_ClockConfig+0x1c4>)
 8000fec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8000fee:	4b09      	ldr	r3, [pc, #36]	@ (8001014 <HAL_RCC_ClockConfig+0x1c8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff fc14 	bl	8000820 <HAL_InitTick>

  return HAL_OK;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40023c00 	.word	0x40023c00
 8001008:	40023800 	.word	0x40023800
 800100c:	08005efc 	.word	0x08005efc
 8001010:	20000000 	.word	0x20000000
 8001014:	20000004 	.word	0x20000004

08001018 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800101c:	4b03      	ldr	r3, [pc, #12]	@ (800102c <HAL_RCC_GetHCLKFreq+0x14>)
 800101e:	681b      	ldr	r3, [r3, #0]
}
 8001020:	4618      	mov	r0, r3
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000000 	.word	0x20000000

08001030 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001034:	f7ff fff0 	bl	8001018 <HAL_RCC_GetHCLKFreq>
 8001038:	4602      	mov	r2, r0
 800103a:	4b05      	ldr	r3, [pc, #20]	@ (8001050 <HAL_RCC_GetPCLK1Freq+0x20>)
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	0a9b      	lsrs	r3, r3, #10
 8001040:	f003 0307 	and.w	r3, r3, #7
 8001044:	4903      	ldr	r1, [pc, #12]	@ (8001054 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001046:	5ccb      	ldrb	r3, [r1, r3]
 8001048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800104c:	4618      	mov	r0, r3
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40023800 	.word	0x40023800
 8001054:	08005f0c 	.word	0x08005f0c

08001058 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	220f      	movs	r2, #15
 8001066:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001068:	4b12      	ldr	r3, [pc, #72]	@ (80010b4 <HAL_RCC_GetClockConfig+0x5c>)
 800106a:	689b      	ldr	r3, [r3, #8]
 800106c:	f003 0203 	and.w	r2, r3, #3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001074:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <HAL_RCC_GetClockConfig+0x5c>)
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001080:	4b0c      	ldr	r3, [pc, #48]	@ (80010b4 <HAL_RCC_GetClockConfig+0x5c>)
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800108c:	4b09      	ldr	r3, [pc, #36]	@ (80010b4 <HAL_RCC_GetClockConfig+0x5c>)
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	08db      	lsrs	r3, r3, #3
 8001092:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800109a:	4b07      	ldr	r3, [pc, #28]	@ (80010b8 <HAL_RCC_GetClockConfig+0x60>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 020f 	and.w	r2, r3, #15
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	601a      	str	r2, [r3, #0]
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	40023800 	.word	0x40023800
 80010b8:	40023c00 	.word	0x40023c00

080010bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010c0:	b0a6      	sub	sp, #152	@ 0x98
 80010c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80010c4:	2300      	movs	r3, #0
 80010c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80010ca:	2300      	movs	r3, #0
 80010cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80010d0:	2300      	movs	r3, #0
 80010d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80010d6:	2300      	movs	r3, #0
 80010d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80010dc:	2300      	movs	r3, #0
 80010de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80010e2:	4bc8      	ldr	r3, [pc, #800]	@ (8001404 <HAL_RCC_GetSysClockFreq+0x348>)
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	f003 030c 	and.w	r3, r3, #12
 80010ea:	2b0c      	cmp	r3, #12
 80010ec:	f200 817e 	bhi.w	80013ec <HAL_RCC_GetSysClockFreq+0x330>
 80010f0:	a201      	add	r2, pc, #4	@ (adr r2, 80010f8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80010f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f6:	bf00      	nop
 80010f8:	0800112d 	.word	0x0800112d
 80010fc:	080013ed 	.word	0x080013ed
 8001100:	080013ed 	.word	0x080013ed
 8001104:	080013ed 	.word	0x080013ed
 8001108:	08001135 	.word	0x08001135
 800110c:	080013ed 	.word	0x080013ed
 8001110:	080013ed 	.word	0x080013ed
 8001114:	080013ed 	.word	0x080013ed
 8001118:	0800113d 	.word	0x0800113d
 800111c:	080013ed 	.word	0x080013ed
 8001120:	080013ed 	.word	0x080013ed
 8001124:	080013ed 	.word	0x080013ed
 8001128:	080012a7 	.word	0x080012a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800112c:	4bb6      	ldr	r3, [pc, #728]	@ (8001408 <HAL_RCC_GetSysClockFreq+0x34c>)
 800112e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001132:	e15f      	b.n	80013f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001134:	4bb5      	ldr	r3, [pc, #724]	@ (800140c <HAL_RCC_GetSysClockFreq+0x350>)
 8001136:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800113a:	e15b      	b.n	80013f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800113c:	4bb1      	ldr	r3, [pc, #708]	@ (8001404 <HAL_RCC_GetSysClockFreq+0x348>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001144:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001148:	4bae      	ldr	r3, [pc, #696]	@ (8001404 <HAL_RCC_GetSysClockFreq+0x348>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d031      	beq.n	80011b8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001154:	4bab      	ldr	r3, [pc, #684]	@ (8001404 <HAL_RCC_GetSysClockFreq+0x348>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	099b      	lsrs	r3, r3, #6
 800115a:	2200      	movs	r2, #0
 800115c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800115e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001160:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001166:	663b      	str	r3, [r7, #96]	@ 0x60
 8001168:	2300      	movs	r3, #0
 800116a:	667b      	str	r3, [r7, #100]	@ 0x64
 800116c:	4ba7      	ldr	r3, [pc, #668]	@ (800140c <HAL_RCC_GetSysClockFreq+0x350>)
 800116e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001172:	462a      	mov	r2, r5
 8001174:	fb03 f202 	mul.w	r2, r3, r2
 8001178:	2300      	movs	r3, #0
 800117a:	4621      	mov	r1, r4
 800117c:	fb01 f303 	mul.w	r3, r1, r3
 8001180:	4413      	add	r3, r2
 8001182:	4aa2      	ldr	r2, [pc, #648]	@ (800140c <HAL_RCC_GetSysClockFreq+0x350>)
 8001184:	4621      	mov	r1, r4
 8001186:	fba1 1202 	umull	r1, r2, r1, r2
 800118a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800118c:	460a      	mov	r2, r1
 800118e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001190:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001192:	4413      	add	r3, r2
 8001194:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001196:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800119a:	2200      	movs	r2, #0
 800119c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800119e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80011a0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80011a4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80011a8:	f7ff f87c 	bl	80002a4 <__aeabi_uldivmod>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4613      	mov	r3, r2
 80011b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80011b6:	e064      	b.n	8001282 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011b8:	4b92      	ldr	r3, [pc, #584]	@ (8001404 <HAL_RCC_GetSysClockFreq+0x348>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	099b      	lsrs	r3, r3, #6
 80011be:	2200      	movs	r2, #0
 80011c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80011c2:	657a      	str	r2, [r7, #84]	@ 0x54
 80011c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80011ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80011cc:	2300      	movs	r3, #0
 80011ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011d0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80011d4:	4622      	mov	r2, r4
 80011d6:	462b      	mov	r3, r5
 80011d8:	f04f 0000 	mov.w	r0, #0
 80011dc:	f04f 0100 	mov.w	r1, #0
 80011e0:	0159      	lsls	r1, r3, #5
 80011e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80011e6:	0150      	lsls	r0, r2, #5
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	4621      	mov	r1, r4
 80011ee:	1a51      	subs	r1, r2, r1
 80011f0:	6139      	str	r1, [r7, #16]
 80011f2:	4629      	mov	r1, r5
 80011f4:	eb63 0301 	sbc.w	r3, r3, r1
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	f04f 0300 	mov.w	r3, #0
 8001202:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001206:	4659      	mov	r1, fp
 8001208:	018b      	lsls	r3, r1, #6
 800120a:	4651      	mov	r1, sl
 800120c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001210:	4651      	mov	r1, sl
 8001212:	018a      	lsls	r2, r1, #6
 8001214:	4651      	mov	r1, sl
 8001216:	ebb2 0801 	subs.w	r8, r2, r1
 800121a:	4659      	mov	r1, fp
 800121c:	eb63 0901 	sbc.w	r9, r3, r1
 8001220:	f04f 0200 	mov.w	r2, #0
 8001224:	f04f 0300 	mov.w	r3, #0
 8001228:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800122c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001230:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001234:	4690      	mov	r8, r2
 8001236:	4699      	mov	r9, r3
 8001238:	4623      	mov	r3, r4
 800123a:	eb18 0303 	adds.w	r3, r8, r3
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	462b      	mov	r3, r5
 8001242:	eb49 0303 	adc.w	r3, r9, r3
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	f04f 0200 	mov.w	r2, #0
 800124c:	f04f 0300 	mov.w	r3, #0
 8001250:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001254:	4629      	mov	r1, r5
 8001256:	028b      	lsls	r3, r1, #10
 8001258:	4621      	mov	r1, r4
 800125a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800125e:	4621      	mov	r1, r4
 8001260:	028a      	lsls	r2, r1, #10
 8001262:	4610      	mov	r0, r2
 8001264:	4619      	mov	r1, r3
 8001266:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800126a:	2200      	movs	r2, #0
 800126c:	643b      	str	r3, [r7, #64]	@ 0x40
 800126e:	647a      	str	r2, [r7, #68]	@ 0x44
 8001270:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001274:	f7ff f816 	bl	80002a4 <__aeabi_uldivmod>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4613      	mov	r3, r2
 800127e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001282:	4b60      	ldr	r3, [pc, #384]	@ (8001404 <HAL_RCC_GetSysClockFreq+0x348>)
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	0c1b      	lsrs	r3, r3, #16
 8001288:	f003 0303 	and.w	r3, r3, #3
 800128c:	3301      	adds	r3, #1
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8001294:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001298:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800129c:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80012a4:	e0a6      	b.n	80013f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012a6:	4b57      	ldr	r3, [pc, #348]	@ (8001404 <HAL_RCC_GetSysClockFreq+0x348>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80012ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80012b2:	4b54      	ldr	r3, [pc, #336]	@ (8001404 <HAL_RCC_GetSysClockFreq+0x348>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d02a      	beq.n	8001314 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012be:	4b51      	ldr	r3, [pc, #324]	@ (8001404 <HAL_RCC_GetSysClockFreq+0x348>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	099b      	lsrs	r3, r3, #6
 80012c4:	2200      	movs	r2, #0
 80012c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80012c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80012ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012cc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80012d0:	2100      	movs	r1, #0
 80012d2:	4b4e      	ldr	r3, [pc, #312]	@ (800140c <HAL_RCC_GetSysClockFreq+0x350>)
 80012d4:	fb03 f201 	mul.w	r2, r3, r1
 80012d8:	2300      	movs	r3, #0
 80012da:	fb00 f303 	mul.w	r3, r0, r3
 80012de:	4413      	add	r3, r2
 80012e0:	4a4a      	ldr	r2, [pc, #296]	@ (800140c <HAL_RCC_GetSysClockFreq+0x350>)
 80012e2:	fba0 1202 	umull	r1, r2, r0, r2
 80012e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80012e8:	460a      	mov	r2, r1
 80012ea:	673a      	str	r2, [r7, #112]	@ 0x70
 80012ec:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80012ee:	4413      	add	r3, r2
 80012f0:	677b      	str	r3, [r7, #116]	@ 0x74
 80012f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80012f6:	2200      	movs	r2, #0
 80012f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80012fa:	637a      	str	r2, [r7, #52]	@ 0x34
 80012fc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001300:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001304:	f7fe ffce 	bl	80002a4 <__aeabi_uldivmod>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4613      	mov	r3, r2
 800130e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001312:	e05b      	b.n	80013cc <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001314:	4b3b      	ldr	r3, [pc, #236]	@ (8001404 <HAL_RCC_GetSysClockFreq+0x348>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	099b      	lsrs	r3, r3, #6
 800131a:	2200      	movs	r2, #0
 800131c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800131e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001322:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001326:	623b      	str	r3, [r7, #32]
 8001328:	2300      	movs	r3, #0
 800132a:	627b      	str	r3, [r7, #36]	@ 0x24
 800132c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001330:	4642      	mov	r2, r8
 8001332:	464b      	mov	r3, r9
 8001334:	f04f 0000 	mov.w	r0, #0
 8001338:	f04f 0100 	mov.w	r1, #0
 800133c:	0159      	lsls	r1, r3, #5
 800133e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001342:	0150      	lsls	r0, r2, #5
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	4641      	mov	r1, r8
 800134a:	ebb2 0a01 	subs.w	sl, r2, r1
 800134e:	4649      	mov	r1, r9
 8001350:	eb63 0b01 	sbc.w	fp, r3, r1
 8001354:	f04f 0200 	mov.w	r2, #0
 8001358:	f04f 0300 	mov.w	r3, #0
 800135c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001360:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001364:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001368:	ebb2 040a 	subs.w	r4, r2, sl
 800136c:	eb63 050b 	sbc.w	r5, r3, fp
 8001370:	f04f 0200 	mov.w	r2, #0
 8001374:	f04f 0300 	mov.w	r3, #0
 8001378:	00eb      	lsls	r3, r5, #3
 800137a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800137e:	00e2      	lsls	r2, r4, #3
 8001380:	4614      	mov	r4, r2
 8001382:	461d      	mov	r5, r3
 8001384:	4643      	mov	r3, r8
 8001386:	18e3      	adds	r3, r4, r3
 8001388:	603b      	str	r3, [r7, #0]
 800138a:	464b      	mov	r3, r9
 800138c:	eb45 0303 	adc.w	r3, r5, r3
 8001390:	607b      	str	r3, [r7, #4]
 8001392:	f04f 0200 	mov.w	r2, #0
 8001396:	f04f 0300 	mov.w	r3, #0
 800139a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800139e:	4629      	mov	r1, r5
 80013a0:	028b      	lsls	r3, r1, #10
 80013a2:	4621      	mov	r1, r4
 80013a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80013a8:	4621      	mov	r1, r4
 80013aa:	028a      	lsls	r2, r1, #10
 80013ac:	4610      	mov	r0, r2
 80013ae:	4619      	mov	r1, r3
 80013b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80013b4:	2200      	movs	r2, #0
 80013b6:	61bb      	str	r3, [r7, #24]
 80013b8:	61fa      	str	r2, [r7, #28]
 80013ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013be:	f7fe ff71 	bl	80002a4 <__aeabi_uldivmod>
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	4613      	mov	r3, r2
 80013c8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80013cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001404 <HAL_RCC_GetSysClockFreq+0x348>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	0f1b      	lsrs	r3, r3, #28
 80013d2:	f003 0307 	and.w	r3, r3, #7
 80013d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80013da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80013de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80013ea:	e003      	b.n	80013f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80013ec:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <HAL_RCC_GetSysClockFreq+0x34c>)
 80013ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80013f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3798      	adds	r7, #152	@ 0x98
 80013fc:	46bd      	mov	sp, r7
 80013fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001402:	bf00      	nop
 8001404:	40023800 	.word	0x40023800
 8001408:	00f42400 	.word	0x00f42400
 800140c:	017d7840 	.word	0x017d7840

08001410 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e28d      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	2b00      	cmp	r3, #0
 800142c:	f000 8083 	beq.w	8001536 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001430:	4b94      	ldr	r3, [pc, #592]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	f003 030c 	and.w	r3, r3, #12
 8001438:	2b04      	cmp	r3, #4
 800143a:	d019      	beq.n	8001470 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800143c:	4b91      	ldr	r3, [pc, #580]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f003 030c 	and.w	r3, r3, #12
        || \
 8001444:	2b08      	cmp	r3, #8
 8001446:	d106      	bne.n	8001456 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001448:	4b8e      	ldr	r3, [pc, #568]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001450:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001454:	d00c      	beq.n	8001470 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001456:	4b8b      	ldr	r3, [pc, #556]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800145e:	2b0c      	cmp	r3, #12
 8001460:	d112      	bne.n	8001488 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001462:	4b88      	ldr	r3, [pc, #544]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800146a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800146e:	d10b      	bne.n	8001488 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001470:	4b84      	ldr	r3, [pc, #528]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d05b      	beq.n	8001534 <HAL_RCC_OscConfig+0x124>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d157      	bne.n	8001534 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e25a      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001490:	d106      	bne.n	80014a0 <HAL_RCC_OscConfig+0x90>
 8001492:	4b7c      	ldr	r3, [pc, #496]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a7b      	ldr	r2, [pc, #492]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800149c:	6013      	str	r3, [r2, #0]
 800149e:	e01d      	b.n	80014dc <HAL_RCC_OscConfig+0xcc>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014a8:	d10c      	bne.n	80014c4 <HAL_RCC_OscConfig+0xb4>
 80014aa:	4b76      	ldr	r3, [pc, #472]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a75      	ldr	r2, [pc, #468]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80014b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014b4:	6013      	str	r3, [r2, #0]
 80014b6:	4b73      	ldr	r3, [pc, #460]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a72      	ldr	r2, [pc, #456]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80014bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014c0:	6013      	str	r3, [r2, #0]
 80014c2:	e00b      	b.n	80014dc <HAL_RCC_OscConfig+0xcc>
 80014c4:	4b6f      	ldr	r3, [pc, #444]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a6e      	ldr	r2, [pc, #440]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80014ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014ce:	6013      	str	r3, [r2, #0]
 80014d0:	4b6c      	ldr	r3, [pc, #432]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a6b      	ldr	r2, [pc, #428]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80014d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d013      	beq.n	800150c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e4:	f7ff fb74 	bl	8000bd0 <HAL_GetTick>
 80014e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ea:	e008      	b.n	80014fe <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014ec:	f7ff fb70 	bl	8000bd0 <HAL_GetTick>
 80014f0:	4602      	mov	r2, r0
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	2b64      	cmp	r3, #100	@ 0x64
 80014f8:	d901      	bls.n	80014fe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80014fa:	2303      	movs	r3, #3
 80014fc:	e21f      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014fe:	4b61      	ldr	r3, [pc, #388]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d0f0      	beq.n	80014ec <HAL_RCC_OscConfig+0xdc>
 800150a:	e014      	b.n	8001536 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800150c:	f7ff fb60 	bl	8000bd0 <HAL_GetTick>
 8001510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001512:	e008      	b.n	8001526 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001514:	f7ff fb5c 	bl	8000bd0 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b64      	cmp	r3, #100	@ 0x64
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e20b      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001526:	4b57      	ldr	r3, [pc, #348]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1f0      	bne.n	8001514 <HAL_RCC_OscConfig+0x104>
 8001532:	e000      	b.n	8001536 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	2b00      	cmp	r3, #0
 8001540:	d06f      	beq.n	8001622 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001542:	4b50      	ldr	r3, [pc, #320]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f003 030c 	and.w	r3, r3, #12
 800154a:	2b00      	cmp	r3, #0
 800154c:	d017      	beq.n	800157e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800154e:	4b4d      	ldr	r3, [pc, #308]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	f003 030c 	and.w	r3, r3, #12
        || \
 8001556:	2b08      	cmp	r3, #8
 8001558:	d105      	bne.n	8001566 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800155a:	4b4a      	ldr	r3, [pc, #296]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d00b      	beq.n	800157e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001566:	4b47      	ldr	r3, [pc, #284]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800156e:	2b0c      	cmp	r3, #12
 8001570:	d11c      	bne.n	80015ac <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001572:	4b44      	ldr	r3, [pc, #272]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d116      	bne.n	80015ac <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800157e:	4b41      	ldr	r3, [pc, #260]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d005      	beq.n	8001596 <HAL_RCC_OscConfig+0x186>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	2b01      	cmp	r3, #1
 8001590:	d001      	beq.n	8001596 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e1d3      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001596:	4b3b      	ldr	r3, [pc, #236]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	691b      	ldr	r3, [r3, #16]
 80015a2:	00db      	lsls	r3, r3, #3
 80015a4:	4937      	ldr	r1, [pc, #220]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80015a6:	4313      	orrs	r3, r2
 80015a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015aa:	e03a      	b.n	8001622 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d020      	beq.n	80015f6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015b4:	4b34      	ldr	r3, [pc, #208]	@ (8001688 <HAL_RCC_OscConfig+0x278>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ba:	f7ff fb09 	bl	8000bd0 <HAL_GetTick>
 80015be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015c0:	e008      	b.n	80015d4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015c2:	f7ff fb05 	bl	8000bd0 <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d901      	bls.n	80015d4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e1b4      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 0302 	and.w	r3, r3, #2
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d0f0      	beq.n	80015c2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e0:	4b28      	ldr	r3, [pc, #160]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	691b      	ldr	r3, [r3, #16]
 80015ec:	00db      	lsls	r3, r3, #3
 80015ee:	4925      	ldr	r1, [pc, #148]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 80015f0:	4313      	orrs	r3, r2
 80015f2:	600b      	str	r3, [r1, #0]
 80015f4:	e015      	b.n	8001622 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015f6:	4b24      	ldr	r3, [pc, #144]	@ (8001688 <HAL_RCC_OscConfig+0x278>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fc:	f7ff fae8 	bl	8000bd0 <HAL_GetTick>
 8001600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001604:	f7ff fae4 	bl	8000bd0 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b02      	cmp	r3, #2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e193      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001616:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1f0      	bne.n	8001604 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0308 	and.w	r3, r3, #8
 800162a:	2b00      	cmp	r3, #0
 800162c:	d036      	beq.n	800169c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	695b      	ldr	r3, [r3, #20]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d016      	beq.n	8001664 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001636:	4b15      	ldr	r3, [pc, #84]	@ (800168c <HAL_RCC_OscConfig+0x27c>)
 8001638:	2201      	movs	r2, #1
 800163a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800163c:	f7ff fac8 	bl	8000bd0 <HAL_GetTick>
 8001640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001642:	e008      	b.n	8001656 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001644:	f7ff fac4 	bl	8000bd0 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	2b02      	cmp	r3, #2
 8001650:	d901      	bls.n	8001656 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e173      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001656:	4b0b      	ldr	r3, [pc, #44]	@ (8001684 <HAL_RCC_OscConfig+0x274>)
 8001658:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d0f0      	beq.n	8001644 <HAL_RCC_OscConfig+0x234>
 8001662:	e01b      	b.n	800169c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001664:	4b09      	ldr	r3, [pc, #36]	@ (800168c <HAL_RCC_OscConfig+0x27c>)
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800166a:	f7ff fab1 	bl	8000bd0 <HAL_GetTick>
 800166e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001670:	e00e      	b.n	8001690 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001672:	f7ff faad 	bl	8000bd0 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b02      	cmp	r3, #2
 800167e:	d907      	bls.n	8001690 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e15c      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
 8001684:	40023800 	.word	0x40023800
 8001688:	42470000 	.word	0x42470000
 800168c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001690:	4b8a      	ldr	r3, [pc, #552]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001692:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001694:	f003 0302 	and.w	r3, r3, #2
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1ea      	bne.n	8001672 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	f000 8097 	beq.w	80017d8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016aa:	2300      	movs	r3, #0
 80016ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ae:	4b83      	ldr	r3, [pc, #524]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d10f      	bne.n	80016da <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	60bb      	str	r3, [r7, #8]
 80016be:	4b7f      	ldr	r3, [pc, #508]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 80016c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c2:	4a7e      	ldr	r2, [pc, #504]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 80016c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ca:	4b7c      	ldr	r3, [pc, #496]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 80016cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d2:	60bb      	str	r3, [r7, #8]
 80016d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016d6:	2301      	movs	r3, #1
 80016d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016da:	4b79      	ldr	r3, [pc, #484]	@ (80018c0 <HAL_RCC_OscConfig+0x4b0>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d118      	bne.n	8001718 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016e6:	4b76      	ldr	r3, [pc, #472]	@ (80018c0 <HAL_RCC_OscConfig+0x4b0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a75      	ldr	r2, [pc, #468]	@ (80018c0 <HAL_RCC_OscConfig+0x4b0>)
 80016ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016f2:	f7ff fa6d 	bl	8000bd0 <HAL_GetTick>
 80016f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016f8:	e008      	b.n	800170c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016fa:	f7ff fa69 	bl	8000bd0 <HAL_GetTick>
 80016fe:	4602      	mov	r2, r0
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e118      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800170c:	4b6c      	ldr	r3, [pc, #432]	@ (80018c0 <HAL_RCC_OscConfig+0x4b0>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0f0      	beq.n	80016fa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	2b01      	cmp	r3, #1
 800171e:	d106      	bne.n	800172e <HAL_RCC_OscConfig+0x31e>
 8001720:	4b66      	ldr	r3, [pc, #408]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001724:	4a65      	ldr	r2, [pc, #404]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001726:	f043 0301 	orr.w	r3, r3, #1
 800172a:	6713      	str	r3, [r2, #112]	@ 0x70
 800172c:	e01c      	b.n	8001768 <HAL_RCC_OscConfig+0x358>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	2b05      	cmp	r3, #5
 8001734:	d10c      	bne.n	8001750 <HAL_RCC_OscConfig+0x340>
 8001736:	4b61      	ldr	r3, [pc, #388]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800173a:	4a60      	ldr	r2, [pc, #384]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 800173c:	f043 0304 	orr.w	r3, r3, #4
 8001740:	6713      	str	r3, [r2, #112]	@ 0x70
 8001742:	4b5e      	ldr	r3, [pc, #376]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001746:	4a5d      	ldr	r2, [pc, #372]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001748:	f043 0301 	orr.w	r3, r3, #1
 800174c:	6713      	str	r3, [r2, #112]	@ 0x70
 800174e:	e00b      	b.n	8001768 <HAL_RCC_OscConfig+0x358>
 8001750:	4b5a      	ldr	r3, [pc, #360]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001754:	4a59      	ldr	r2, [pc, #356]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001756:	f023 0301 	bic.w	r3, r3, #1
 800175a:	6713      	str	r3, [r2, #112]	@ 0x70
 800175c:	4b57      	ldr	r3, [pc, #348]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 800175e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001760:	4a56      	ldr	r2, [pc, #344]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001762:	f023 0304 	bic.w	r3, r3, #4
 8001766:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d015      	beq.n	800179c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001770:	f7ff fa2e 	bl	8000bd0 <HAL_GetTick>
 8001774:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001776:	e00a      	b.n	800178e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001778:	f7ff fa2a 	bl	8000bd0 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001786:	4293      	cmp	r3, r2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e0d7      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800178e:	4b4b      	ldr	r3, [pc, #300]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d0ee      	beq.n	8001778 <HAL_RCC_OscConfig+0x368>
 800179a:	e014      	b.n	80017c6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800179c:	f7ff fa18 	bl	8000bd0 <HAL_GetTick>
 80017a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017a2:	e00a      	b.n	80017ba <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017a4:	f7ff fa14 	bl	8000bd0 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e0c1      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017ba:	4b40      	ldr	r3, [pc, #256]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 80017bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017be:	f003 0302 	and.w	r3, r3, #2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1ee      	bne.n	80017a4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017c6:	7dfb      	ldrb	r3, [r7, #23]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d105      	bne.n	80017d8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017cc:	4b3b      	ldr	r3, [pc, #236]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 80017ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d0:	4a3a      	ldr	r2, [pc, #232]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 80017d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	f000 80ad 	beq.w	800193c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017e2:	4b36      	ldr	r3, [pc, #216]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 030c 	and.w	r3, r3, #12
 80017ea:	2b08      	cmp	r3, #8
 80017ec:	d060      	beq.n	80018b0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d145      	bne.n	8001882 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017f6:	4b33      	ldr	r3, [pc, #204]	@ (80018c4 <HAL_RCC_OscConfig+0x4b4>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017fc:	f7ff f9e8 	bl	8000bd0 <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001804:	f7ff f9e4 	bl	8000bd0 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b02      	cmp	r3, #2
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e093      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001816:	4b29      	ldr	r3, [pc, #164]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1f0      	bne.n	8001804 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	69da      	ldr	r2, [r3, #28]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6a1b      	ldr	r3, [r3, #32]
 800182a:	431a      	orrs	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001830:	019b      	lsls	r3, r3, #6
 8001832:	431a      	orrs	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001838:	085b      	lsrs	r3, r3, #1
 800183a:	3b01      	subs	r3, #1
 800183c:	041b      	lsls	r3, r3, #16
 800183e:	431a      	orrs	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001844:	061b      	lsls	r3, r3, #24
 8001846:	431a      	orrs	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184c:	071b      	lsls	r3, r3, #28
 800184e:	491b      	ldr	r1, [pc, #108]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001850:	4313      	orrs	r3, r2
 8001852:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001854:	4b1b      	ldr	r3, [pc, #108]	@ (80018c4 <HAL_RCC_OscConfig+0x4b4>)
 8001856:	2201      	movs	r2, #1
 8001858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800185a:	f7ff f9b9 	bl	8000bd0 <HAL_GetTick>
 800185e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001860:	e008      	b.n	8001874 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001862:	f7ff f9b5 	bl	8000bd0 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	2b02      	cmp	r3, #2
 800186e:	d901      	bls.n	8001874 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e064      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001874:	4b11      	ldr	r3, [pc, #68]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d0f0      	beq.n	8001862 <HAL_RCC_OscConfig+0x452>
 8001880:	e05c      	b.n	800193c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001882:	4b10      	ldr	r3, [pc, #64]	@ (80018c4 <HAL_RCC_OscConfig+0x4b4>)
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001888:	f7ff f9a2 	bl	8000bd0 <HAL_GetTick>
 800188c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800188e:	e008      	b.n	80018a2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001890:	f7ff f99e 	bl	8000bd0 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e04d      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018a2:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <HAL_RCC_OscConfig+0x4ac>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1f0      	bne.n	8001890 <HAL_RCC_OscConfig+0x480>
 80018ae:	e045      	b.n	800193c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d107      	bne.n	80018c8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e040      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
 80018bc:	40023800 	.word	0x40023800
 80018c0:	40007000 	.word	0x40007000
 80018c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80018c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001948 <HAL_RCC_OscConfig+0x538>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d030      	beq.n	8001938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d129      	bne.n	8001938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d122      	bne.n	8001938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80018f8:	4013      	ands	r3, r2
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80018fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001900:	4293      	cmp	r3, r2
 8001902:	d119      	bne.n	8001938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190e:	085b      	lsrs	r3, r3, #1
 8001910:	3b01      	subs	r3, #1
 8001912:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001914:	429a      	cmp	r2, r3
 8001916:	d10f      	bne.n	8001938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001922:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001924:	429a      	cmp	r2, r3
 8001926:	d107      	bne.n	8001938 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001934:	429a      	cmp	r2, r3
 8001936:	d001      	beq.n	800193c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e000      	b.n	800193e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	3718      	adds	r7, #24
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40023800 	.word	0x40023800

0800194c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e041      	b.n	80019e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001964:	b2db      	uxtb	r3, r3
 8001966:	2b00      	cmp	r3, #0
 8001968:	d106      	bne.n	8001978 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f000 f839 	bl	80019ea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2202      	movs	r2, #2
 800197c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3304      	adds	r3, #4
 8001988:	4619      	mov	r1, r3
 800198a:	4610      	mov	r0, r2
 800198c:	f000 f9c0 	bl	8001d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2201      	movs	r2, #1
 80019bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2201      	movs	r2, #1
 80019cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2201      	movs	r2, #1
 80019d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
	...

08001a00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d001      	beq.n	8001a18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e04e      	b.n	8001ab6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	68da      	ldr	r2, [r3, #12]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f042 0201 	orr.w	r2, r2, #1
 8001a2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a23      	ldr	r2, [pc, #140]	@ (8001ac4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d022      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a42:	d01d      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a1f      	ldr	r2, [pc, #124]	@ (8001ac8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d018      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a1e      	ldr	r2, [pc, #120]	@ (8001acc <HAL_TIM_Base_Start_IT+0xcc>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d013      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ad0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d00e      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a1b      	ldr	r2, [pc, #108]	@ (8001ad4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d009      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a19      	ldr	r2, [pc, #100]	@ (8001ad8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d004      	beq.n	8001a80 <HAL_TIM_Base_Start_IT+0x80>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a18      	ldr	r2, [pc, #96]	@ (8001adc <HAL_TIM_Base_Start_IT+0xdc>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d111      	bne.n	8001aa4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f003 0307 	and.w	r3, r3, #7
 8001a8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2b06      	cmp	r3, #6
 8001a90:	d010      	beq.n	8001ab4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f042 0201 	orr.w	r2, r2, #1
 8001aa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001aa2:	e007      	b.n	8001ab4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f042 0201 	orr.w	r2, r2, #1
 8001ab2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3714      	adds	r7, #20
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	40010000 	.word	0x40010000
 8001ac8:	40000400 	.word	0x40000400
 8001acc:	40000800 	.word	0x40000800
 8001ad0:	40000c00 	.word	0x40000c00
 8001ad4:	40010400 	.word	0x40010400
 8001ad8:	40014000 	.word	0x40014000
 8001adc:	40001800 	.word	0x40001800

08001ae0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	f003 0302 	and.w	r3, r3, #2
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d020      	beq.n	8001b44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d01b      	beq.n	8001b44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f06f 0202 	mvn.w	r2, #2
 8001b14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	699b      	ldr	r3, [r3, #24]
 8001b22:	f003 0303 	and.w	r3, r3, #3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d003      	beq.n	8001b32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f000 f8d2 	bl	8001cd4 <HAL_TIM_IC_CaptureCallback>
 8001b30:	e005      	b.n	8001b3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 f8c4 	bl	8001cc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f000 f8d5 	bl	8001ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	f003 0304 	and.w	r3, r3, #4
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d020      	beq.n	8001b90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d01b      	beq.n	8001b90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f06f 0204 	mvn.w	r2, #4
 8001b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2202      	movs	r2, #2
 8001b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 f8ac 	bl	8001cd4 <HAL_TIM_IC_CaptureCallback>
 8001b7c:	e005      	b.n	8001b8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f000 f89e 	bl	8001cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 f8af 	bl	8001ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d020      	beq.n	8001bdc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f003 0308 	and.w	r3, r3, #8
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d01b      	beq.n	8001bdc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f06f 0208 	mvn.w	r2, #8
 8001bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2204      	movs	r2, #4
 8001bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	69db      	ldr	r3, [r3, #28]
 8001bba:	f003 0303 	and.w	r3, r3, #3
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d003      	beq.n	8001bca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 f886 	bl	8001cd4 <HAL_TIM_IC_CaptureCallback>
 8001bc8:	e005      	b.n	8001bd6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 f878 	bl	8001cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f889 	bl	8001ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	f003 0310 	and.w	r3, r3, #16
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d020      	beq.n	8001c28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	f003 0310 	and.w	r3, r3, #16
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d01b      	beq.n	8001c28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f06f 0210 	mvn.w	r2, #16
 8001bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2208      	movs	r2, #8
 8001bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d003      	beq.n	8001c16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f860 	bl	8001cd4 <HAL_TIM_IC_CaptureCallback>
 8001c14:	e005      	b.n	8001c22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 f852 	bl	8001cc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 f863 	bl	8001ce8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d00c      	beq.n	8001c4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d007      	beq.n	8001c4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f06f 0201 	mvn.w	r2, #1
 8001c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f7fe fdaa 	bl	80007a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d00c      	beq.n	8001c70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d007      	beq.n	8001c70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f000 f900 	bl	8001e70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d00c      	beq.n	8001c94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d007      	beq.n	8001c94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 f834 	bl	8001cfc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	f003 0320 	and.w	r3, r3, #32
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00c      	beq.n	8001cb8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f003 0320 	and.w	r3, r3, #32
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d007      	beq.n	8001cb8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f06f 0220 	mvn.w	r2, #32
 8001cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 f8d2 	bl	8001e5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001cb8:	bf00      	nop
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a43      	ldr	r2, [pc, #268]	@ (8001e30 <TIM_Base_SetConfig+0x120>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d013      	beq.n	8001d50 <TIM_Base_SetConfig+0x40>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d2e:	d00f      	beq.n	8001d50 <TIM_Base_SetConfig+0x40>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a40      	ldr	r2, [pc, #256]	@ (8001e34 <TIM_Base_SetConfig+0x124>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d00b      	beq.n	8001d50 <TIM_Base_SetConfig+0x40>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a3f      	ldr	r2, [pc, #252]	@ (8001e38 <TIM_Base_SetConfig+0x128>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d007      	beq.n	8001d50 <TIM_Base_SetConfig+0x40>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a3e      	ldr	r2, [pc, #248]	@ (8001e3c <TIM_Base_SetConfig+0x12c>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d003      	beq.n	8001d50 <TIM_Base_SetConfig+0x40>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4a3d      	ldr	r2, [pc, #244]	@ (8001e40 <TIM_Base_SetConfig+0x130>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d108      	bne.n	8001d62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a32      	ldr	r2, [pc, #200]	@ (8001e30 <TIM_Base_SetConfig+0x120>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d02b      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d70:	d027      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a2f      	ldr	r2, [pc, #188]	@ (8001e34 <TIM_Base_SetConfig+0x124>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d023      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a2e      	ldr	r2, [pc, #184]	@ (8001e38 <TIM_Base_SetConfig+0x128>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d01f      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a2d      	ldr	r2, [pc, #180]	@ (8001e3c <TIM_Base_SetConfig+0x12c>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d01b      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a2c      	ldr	r2, [pc, #176]	@ (8001e40 <TIM_Base_SetConfig+0x130>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d017      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a2b      	ldr	r2, [pc, #172]	@ (8001e44 <TIM_Base_SetConfig+0x134>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d013      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4a2a      	ldr	r2, [pc, #168]	@ (8001e48 <TIM_Base_SetConfig+0x138>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d00f      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4a29      	ldr	r2, [pc, #164]	@ (8001e4c <TIM_Base_SetConfig+0x13c>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d00b      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4a28      	ldr	r2, [pc, #160]	@ (8001e50 <TIM_Base_SetConfig+0x140>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d007      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a27      	ldr	r2, [pc, #156]	@ (8001e54 <TIM_Base_SetConfig+0x144>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d003      	beq.n	8001dc2 <TIM_Base_SetConfig+0xb2>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a26      	ldr	r2, [pc, #152]	@ (8001e58 <TIM_Base_SetConfig+0x148>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d108      	bne.n	8001dd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001dc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4a0e      	ldr	r2, [pc, #56]	@ (8001e30 <TIM_Base_SetConfig+0x120>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d003      	beq.n	8001e02 <TIM_Base_SetConfig+0xf2>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a10      	ldr	r2, [pc, #64]	@ (8001e40 <TIM_Base_SetConfig+0x130>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d103      	bne.n	8001e0a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	691a      	ldr	r2, [r3, #16]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f043 0204 	orr.w	r2, r3, #4
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	601a      	str	r2, [r3, #0]
}
 8001e22:	bf00      	nop
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	40010000 	.word	0x40010000
 8001e34:	40000400 	.word	0x40000400
 8001e38:	40000800 	.word	0x40000800
 8001e3c:	40000c00 	.word	0x40000c00
 8001e40:	40010400 	.word	0x40010400
 8001e44:	40014000 	.word	0x40014000
 8001e48:	40014400 	.word	0x40014400
 8001e4c:	40014800 	.word	0x40014800
 8001e50:	40001800 	.word	0x40001800
 8001e54:	40001c00 	.word	0x40001c00
 8001e58:	40002000 	.word	0x40002000

08001e5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f003 f954 	bl	800513c <SEGGER_SYSVIEW_ShrinkId>
 8001e94:	4603      	mov	r3, r0
 8001e96:	4619      	mov	r1, r3
 8001e98:	f240 1019 	movw	r0, #281	@ 0x119
 8001e9c:	f002 fad6 	bl	800444c <SEGGER_SYSVIEW_RecordU32>

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f103 0208 	add.w	r2, r3, #8
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f103 0208 	add.w	r2, r3, #8
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f103 0208 	add.w	r2, r3, #8
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8001ecc:	f240 1019 	movw	r0, #281	@ 0x119
 8001ed0:	f002 ff5e 	bl	8004d90 <SEGGER_SYSVIEW_RecordEndCall>
}
 8001ed4:	bf00      	nop
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f003 f928 	bl	800513c <SEGGER_SYSVIEW_ShrinkId>
 8001eec:	4603      	mov	r3, r0
 8001eee:	4619      	mov	r1, r3
 8001ef0:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8001ef4:	f002 faaa 	bl	800444c <SEGGER_SYSVIEW_RecordU32>

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8001efe:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8001f02:	f002 ff45 	bl	8004d90 <SEGGER_SYSVIEW_RecordEndCall>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001f0e:	b590      	push	{r4, r7, lr}
 8001f10:	b085      	sub	sp, #20
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
 8001f16:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	60bb      	str	r3, [r7, #8]

    traceENTER_vListInsert( pxList, pxNewListItem );
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f003 f90b 	bl	800513c <SEGGER_SYSVIEW_ShrinkId>
 8001f26:	4604      	mov	r4, r0
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f003 f906 	bl	800513c <SEGGER_SYSVIEW_ShrinkId>
 8001f30:	4603      	mov	r3, r0
 8001f32:	461a      	mov	r2, r3
 8001f34:	4621      	mov	r1, r4
 8001f36:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8001f3a:	f002 fac3 	bl	80044c4 <SEGGER_SYSVIEW_RecordU32x2>
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f44:	d103      	bne.n	8001f4e <vListInsert+0x40>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	e00c      	b.n	8001f68 <vListInsert+0x5a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	3308      	adds	r3, #8
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	e002      	b.n	8001f5c <vListInsert+0x4e>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68ba      	ldr	r2, [r7, #8]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d2f6      	bcs.n	8001f56 <vListInsert+0x48>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	1c5a      	adds	r2, r3, #1
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8001f94:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8001f98:	f002 fefa 	bl	8004d90 <SEGGER_SYSVIEW_RecordEndCall>
}
 8001f9c:	bf00      	nop
 8001f9e:	3714      	adds	r7, #20
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd90      	pop	{r4, r7, pc}

08001fa4 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	691b      	ldr	r3, [r3, #16]
 8001fb0:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f003 f8c1 	bl	800513c <SEGGER_SYSVIEW_ShrinkId>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	f240 101d 	movw	r0, #285	@ 0x11d
 8001fc2:	f002 fa43 	bl	800444c <SEGGER_SYSVIEW_RecordU32>

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	6892      	ldr	r2, [r2, #8]
 8001fce:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	6852      	ldr	r2, [r2, #4]
 8001fd8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d103      	bne.n	8001fec <uxListRemove+0x48>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689a      	ldr	r2, [r3, #8]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	1e5a      	subs	r2, r3, #1
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4619      	mov	r1, r3
 8002002:	f240 101d 	movw	r0, #285	@ 0x11d
 8002006:	f002 feff 	bl	8004e08 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
}
 800200e:	4618      	mov	r0, r3
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8002016:	b580      	push	{r7, lr}
 8002018:	b08a      	sub	sp, #40	@ 0x28
 800201a:	af04      	add	r7, sp, #16
 800201c:	60f8      	str	r0, [r7, #12]
 800201e:	60b9      	str	r1, [r7, #8]
 8002020:	607a      	str	r2, [r7, #4]
 8002022:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	4618      	mov	r0, r3
 800202a:	f001 f981 	bl	8003330 <pvPortMalloc>
 800202e:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d013      	beq.n	800205e <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8002036:	2058      	movs	r0, #88	@ 0x58
 8002038:	f001 f97a 	bl	8003330 <pvPortMalloc>
 800203c:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d008      	beq.n	8002056 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002044:	2258      	movs	r2, #88	@ 0x58
 8002046:	2100      	movs	r1, #0
 8002048:	6978      	ldr	r0, [r7, #20]
 800204a:	f003 fbd1 	bl	80057f0 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	631a      	str	r2, [r3, #48]	@ 0x30
 8002054:	e005      	b.n	8002062 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002056:	6938      	ldr	r0, [r7, #16]
 8002058:	f001 fa9c 	bl	8003594 <vPortFree>
 800205c:	e001      	b.n	8002062 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800205e:	2300      	movs	r3, #0
 8002060:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d00d      	beq.n	8002084 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002068:	2300      	movs	r3, #0
 800206a:	9303      	str	r3, [sp, #12]
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	9302      	str	r3, [sp, #8]
 8002070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002072:	9301      	str	r3, [sp, #4]
 8002074:	6a3b      	ldr	r3, [r7, #32]
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	68b9      	ldr	r1, [r7, #8]
 800207e:	68f8      	ldr	r0, [r7, #12]
 8002080:	f000 f84b 	bl	800211a <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8002084:	697b      	ldr	r3, [r7, #20]
    }
 8002086:	4618      	mov	r0, r3
 8002088:	3718      	adds	r7, #24
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800208e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002090:	b08b      	sub	sp, #44	@ 0x2c
 8002092:	af04      	add	r7, sp, #16
 8002094:	60f8      	str	r0, [r7, #12]
 8002096:	60b9      	str	r1, [r7, #8]
 8002098:	607a      	str	r2, [r7, #4]
 800209a:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4618      	mov	r0, r3
 80020a0:	f003 f84c 	bl	800513c <SEGGER_SYSVIEW_ShrinkId>
 80020a4:	4605      	mov	r5, r0
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f003 f847 	bl	800513c <SEGGER_SYSVIEW_ShrinkId>
 80020ae:	4606      	mov	r6, r0
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f003 f842 	bl	800513c <SEGGER_SYSVIEW_ShrinkId>
 80020b8:	4604      	mov	r4, r0
 80020ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020bc:	4618      	mov	r0, r3
 80020be:	f003 f83d 	bl	800513c <SEGGER_SYSVIEW_ShrinkId>
 80020c2:	4603      	mov	r3, r0
 80020c4:	9302      	str	r3, [sp, #8]
 80020c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020c8:	9301      	str	r3, [sp, #4]
 80020ca:	9400      	str	r4, [sp, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4632      	mov	r2, r6
 80020d0:	4629      	mov	r1, r5
 80020d2:	20c2      	movs	r0, #194	@ 0xc2
 80020d4:	f002 fa50 	bl	8004578 <SEGGER_SYSVIEW_RecordU32x6>

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 80020d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020da:	9301      	str	r3, [sp, #4]
 80020dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020de:	9300      	str	r3, [sp, #0]
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	68b9      	ldr	r1, [r7, #8]
 80020e6:	68f8      	ldr	r0, [r7, #12]
 80020e8:	f7ff ff95 	bl	8002016 <prvCreateTask>
 80020ec:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d005      	beq.n	8002100 <xTaskCreate+0x72>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80020f4:	6938      	ldr	r0, [r7, #16]
 80020f6:	f000 f8a1 	bl	800223c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80020fa:	2301      	movs	r3, #1
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	e002      	b.n	8002106 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002100:	f04f 33ff 	mov.w	r3, #4294967295
 8002104:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	4619      	mov	r1, r3
 800210a:	20c2      	movs	r0, #194	@ 0xc2
 800210c:	f002 fe7c 	bl	8004e08 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8002110:	697b      	ldr	r3, [r7, #20]
    }
 8002112:	4618      	mov	r0, r3
 8002114:	371c      	adds	r7, #28
 8002116:	46bd      	mov	sp, r7
 8002118:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800211a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b088      	sub	sp, #32
 800211e:	af00      	add	r7, sp, #0
 8002120:	60f8      	str	r0, [r7, #12]
 8002122:	60b9      	str	r1, [r7, #8]
 8002124:	607a      	str	r2, [r7, #4]
 8002126:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8002128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800212a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	461a      	mov	r2, r3
 8002132:	21a5      	movs	r1, #165	@ 0xa5
 8002134:	f003 fb5c 	bl	80057f0 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8002138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800213a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002142:	3b01      	subs	r3, #1
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	f023 0307 	bic.w	r3, r3, #7
 8002150:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	f003 0307 	and.w	r3, r3, #7
 8002158:	2b00      	cmp	r3, #0
 800215a:	d00b      	beq.n	8002174 <prvInitialiseNewTask+0x5a>
    __asm volatile
 800215c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002160:	f383 8811 	msr	BASEPRI, r3
 8002164:	f3bf 8f6f 	isb	sy
 8002168:	f3bf 8f4f 	dsb	sy
 800216c:	617b      	str	r3, [r7, #20]
}
 800216e:	bf00      	nop
 8002170:	bf00      	nop
 8002172:	e7fd      	b.n	8002170 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d01e      	beq.n	80021b8 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800217a:	2300      	movs	r3, #0
 800217c:	61fb      	str	r3, [r7, #28]
 800217e:	e012      	b.n	80021a6 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	4413      	add	r3, r2
 8002186:	7819      	ldrb	r1, [r3, #0]
 8002188:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	4413      	add	r3, r2
 800218e:	3334      	adds	r3, #52	@ 0x34
 8002190:	460a      	mov	r2, r1
 8002192:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002194:	68ba      	ldr	r2, [r7, #8]
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	4413      	add	r3, r2
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d006      	beq.n	80021ae <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	3301      	adds	r3, #1
 80021a4:	61fb      	str	r3, [r7, #28]
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	2b09      	cmp	r3, #9
 80021aa:	d9e9      	bls.n	8002180 <prvInitialiseNewTask+0x66>
 80021ac:	e000      	b.n	80021b0 <prvInitialiseNewTask+0x96>
            {
                break;
 80021ae:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 80021b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021b2:	2200      	movs	r2, #0
 80021b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80021b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ba:	2b04      	cmp	r3, #4
 80021bc:	d90b      	bls.n	80021d6 <prvInitialiseNewTask+0xbc>
    __asm volatile
 80021be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021c2:	f383 8811 	msr	BASEPRI, r3
 80021c6:	f3bf 8f6f 	isb	sy
 80021ca:	f3bf 8f4f 	dsb	sy
 80021ce:	613b      	str	r3, [r7, #16]
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	e7fd      	b.n	80021d2 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80021d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021d8:	2b04      	cmp	r3, #4
 80021da:	d901      	bls.n	80021e0 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80021dc:	2304      	movs	r3, #4
 80021de:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80021e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80021e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021ea:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80021ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ee:	3304      	adds	r3, #4
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff fe73 	bl	8001edc <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80021f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021f8:	3318      	adds	r3, #24
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff fe6e 	bl	8001edc <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002202:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002204:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8002206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002208:	f1c3 0205 	rsb	r2, r3, #5
 800220c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800220e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002212:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002214:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	68f9      	ldr	r1, [r7, #12]
 800221a:	69b8      	ldr	r0, [r7, #24]
 800221c:	f000 fd92 	bl	8002d44 <pxPortInitialiseStack>
 8002220:	4602      	mov	r2, r0
 8002222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002224:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8002226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002228:	2b00      	cmp	r3, #0
 800222a:	d002      	beq.n	8002232 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800222c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800222e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002230:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002232:	bf00      	nop
 8002234:	3720      	adds	r7, #32
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
	...

0800223c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 800223c:	b5b0      	push	{r4, r5, r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af02      	add	r7, sp, #8
 8002242:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8002244:	f000 fefe 	bl	8003044 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8002248:	4b50      	ldr	r3, [pc, #320]	@ (800238c <prvAddNewTaskToReadyList+0x150>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	3301      	adds	r3, #1
 800224e:	4a4f      	ldr	r2, [pc, #316]	@ (800238c <prvAddNewTaskToReadyList+0x150>)
 8002250:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8002252:	4b4f      	ldr	r3, [pc, #316]	@ (8002390 <prvAddNewTaskToReadyList+0x154>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d109      	bne.n	800226e <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 800225a:	4a4d      	ldr	r2, [pc, #308]	@ (8002390 <prvAddNewTaskToReadyList+0x154>)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002260:	4b4a      	ldr	r3, [pc, #296]	@ (800238c <prvAddNewTaskToReadyList+0x150>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d110      	bne.n	800228a <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8002268:	f000 fc44 	bl	8002af4 <prvInitialiseTaskLists>
 800226c:	e00d      	b.n	800228a <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800226e:	4b49      	ldr	r3, [pc, #292]	@ (8002394 <prvAddNewTaskToReadyList+0x158>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d109      	bne.n	800228a <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002276:	4b46      	ldr	r3, [pc, #280]	@ (8002390 <prvAddNewTaskToReadyList+0x154>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002280:	429a      	cmp	r2, r3
 8002282:	d802      	bhi.n	800228a <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8002284:	4a42      	ldr	r2, [pc, #264]	@ (8002390 <prvAddNewTaskToReadyList+0x154>)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800228a:	4b43      	ldr	r3, [pc, #268]	@ (8002398 <prvAddNewTaskToReadyList+0x15c>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	3301      	adds	r3, #1
 8002290:	4a41      	ldr	r2, [pc, #260]	@ (8002398 <prvAddNewTaskToReadyList+0x15c>)
 8002292:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002294:	4b40      	ldr	r3, [pc, #256]	@ (8002398 <prvAddNewTaskToReadyList+0x15c>)
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d016      	beq.n	80022d0 <prvAddNewTaskToReadyList+0x94>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f002 fe23 	bl	8004ef0 <SEGGER_SYSVIEW_OnTaskCreate>
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	461d      	mov	r5, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	461c      	mov	r4, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	1ae3      	subs	r3, r4, r3
 80022c8:	9300      	str	r3, [sp, #0]
 80022ca:	462b      	mov	r3, r5
 80022cc:	f001 fb7e 	bl	80039cc <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f002 fe90 	bl	8004ff8 <SEGGER_SYSVIEW_OnTaskStartReady>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022dc:	2201      	movs	r2, #1
 80022de:	409a      	lsls	r2, r3
 80022e0:	4b2e      	ldr	r3, [pc, #184]	@ (800239c <prvAddNewTaskToReadyList+0x160>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	4a2d      	ldr	r2, [pc, #180]	@ (800239c <prvAddNewTaskToReadyList+0x160>)
 80022e8:	6013      	str	r3, [r2, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022ee:	492c      	ldr	r1, [pc, #176]	@ (80023a0 <prvAddNewTaskToReadyList+0x164>)
 80022f0:	4613      	mov	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4413      	add	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	440b      	add	r3, r1
 80022fa:	3304      	adds	r3, #4
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68fa      	ldr	r2, [r7, #12]
 8002304:	609a      	str	r2, [r3, #8]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	689a      	ldr	r2, [r3, #8]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	3204      	adds	r2, #4
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	1d1a      	adds	r2, r3, #4
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	609a      	str	r2, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002324:	4613      	mov	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	4413      	add	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	4a1c      	ldr	r2, [pc, #112]	@ (80023a0 <prvAddNewTaskToReadyList+0x164>)
 800232e:	441a      	add	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	615a      	str	r2, [r3, #20]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002338:	4919      	ldr	r1, [pc, #100]	@ (80023a0 <prvAddNewTaskToReadyList+0x164>)
 800233a:	4613      	mov	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4413      	add	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	440b      	add	r3, r1
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800234a:	1c59      	adds	r1, r3, #1
 800234c:	4814      	ldr	r0, [pc, #80]	@ (80023a0 <prvAddNewTaskToReadyList+0x164>)
 800234e:	4613      	mov	r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	4413      	add	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	4403      	add	r3, r0
 8002358:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800235a:	f000 fea5 	bl	80030a8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800235e:	4b0d      	ldr	r3, [pc, #52]	@ (8002394 <prvAddNewTaskToReadyList+0x158>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00e      	beq.n	8002384 <prvAddNewTaskToReadyList+0x148>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8002366:	4b0a      	ldr	r3, [pc, #40]	@ (8002390 <prvAddNewTaskToReadyList+0x154>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002370:	429a      	cmp	r2, r3
 8002372:	d207      	bcs.n	8002384 <prvAddNewTaskToReadyList+0x148>
 8002374:	4b0b      	ldr	r3, [pc, #44]	@ (80023a4 <prvAddNewTaskToReadyList+0x168>)
 8002376:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	f3bf 8f4f 	dsb	sy
 8002380:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002384:	bf00      	nop
 8002386:	3710      	adds	r7, #16
 8002388:	46bd      	mov	sp, r7
 800238a:	bdb0      	pop	{r4, r5, r7, pc}
 800238c:	200001bc 	.word	0x200001bc
 8002390:	200000e4 	.word	0x200000e4
 8002394:	200001c8 	.word	0x200001c8
 8002398:	200001d8 	.word	0x200001d8
 800239c:	200001c4 	.word	0x200001c4
 80023a0:	200000e8 	.word	0x200000e8
 80023a4:	e000ed04 	.word	0xe000ed04

080023a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );
 80023b4:	6879      	ldr	r1, [r7, #4]
 80023b6:	20c5      	movs	r0, #197	@ 0xc5
 80023b8:	f002 f848 	bl	800444c <SEGGER_SYSVIEW_RecordU32>

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d018      	beq.n	80023f4 <vTaskDelay+0x4c>
        {
            vTaskSuspendAll();
 80023c2:	f000 f8cd 	bl	8002560 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 80023c6:	4b14      	ldr	r3, [pc, #80]	@ (8002418 <vTaskDelay+0x70>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d00b      	beq.n	80023e6 <vTaskDelay+0x3e>
    __asm volatile
 80023ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023d2:	f383 8811 	msr	BASEPRI, r3
 80023d6:	f3bf 8f6f 	isb	sy
 80023da:	f3bf 8f4f 	dsb	sy
 80023de:	60bb      	str	r3, [r7, #8]
}
 80023e0:	bf00      	nop
 80023e2:	bf00      	nop
 80023e4:	e7fd      	b.n	80023e2 <vTaskDelay+0x3a>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80023e6:	2100      	movs	r1, #0
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f000 fc1d 	bl	8002c28 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80023ee:	f000 f8c9 	bl	8002584 <xTaskResumeAll>
 80023f2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d107      	bne.n	800240a <vTaskDelay+0x62>
        {
            taskYIELD_WITHIN_API();
 80023fa:	4b08      	ldr	r3, [pc, #32]	@ (800241c <vTaskDelay+0x74>)
 80023fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	f3bf 8f4f 	dsb	sy
 8002406:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
 800240a:	20c5      	movs	r0, #197	@ 0xc5
 800240c:	f002 fcc0 	bl	8004d90 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8002410:	bf00      	nop
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	200001e4 	.word	0x200001e4
 800241c:	e000ed04 	.word	0xe000ed04

08002420 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b08a      	sub	sp, #40	@ 0x28
 8002424:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8002426:	2301      	movs	r3, #1
 8002428:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 800242a:	2300      	movs	r3, #0
 800242c:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]
 8002432:	e011      	b.n	8002458 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8002434:	4a1c      	ldr	r2, [pc, #112]	@ (80024a8 <prvCreateIdleTasks+0x88>)
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	4413      	add	r3, r2
 800243a:	7819      	ldrb	r1, [r3, #0]
 800243c:	1d3a      	adds	r2, r7, #4
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	4413      	add	r3, r2
 8002442:	460a      	mov	r2, r1
 8002444:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8002446:	1d3a      	adds	r2, r7, #4
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	4413      	add	r3, r2
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d006      	beq.n	8002460 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	3301      	adds	r3, #1
 8002456:	617b      	str	r3, [r7, #20]
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	2b09      	cmp	r3, #9
 800245c:	ddea      	ble.n	8002434 <prvCreateIdleTasks+0x14>
 800245e:	e000      	b.n	8002462 <prvCreateIdleTasks+0x42>
        {
            break;
 8002460:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002462:	2300      	movs	r3, #0
 8002464:	61bb      	str	r3, [r7, #24]
 8002466:	e015      	b.n	8002494 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8002468:	4b10      	ldr	r3, [pc, #64]	@ (80024ac <prvCreateIdleTasks+0x8c>)
 800246a:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	4a0f      	ldr	r2, [pc, #60]	@ (80024b0 <prvCreateIdleTasks+0x90>)
 8002472:	4413      	add	r3, r2
 8002474:	1d39      	adds	r1, r7, #4
 8002476:	9301      	str	r3, [sp, #4]
 8002478:	2300      	movs	r3, #0
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	2300      	movs	r3, #0
 800247e:	2282      	movs	r2, #130	@ 0x82
 8002480:	6938      	ldr	r0, [r7, #16]
 8002482:	f7ff fe04 	bl	800208e <xTaskCreate>
 8002486:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d006      	beq.n	800249c <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	3301      	adds	r3, #1
 8002492:	61bb      	str	r3, [r7, #24]
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	2b00      	cmp	r3, #0
 8002498:	dde6      	ble.n	8002468 <prvCreateIdleTasks+0x48>
 800249a:	e000      	b.n	800249e <prvCreateIdleTasks+0x7e>
        {
            break;
 800249c:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800249e:	69fb      	ldr	r3, [r7, #28]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3720      	adds	r7, #32
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	08005e34 	.word	0x08005e34
 80024ac:	08002ae5 	.word	0x08002ae5
 80024b0:	200001e0 	.word	0x200001e0

080024b4 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
    BaseType_t xReturn;

    traceENTER_vTaskStartScheduler();
 80024ba:	20cd      	movs	r0, #205	@ 0xcd
 80024bc:	f001 ffa8 	bl	8004410 <SEGGER_SYSVIEW_RecordVoid>
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 80024c0:	f7ff ffae 	bl	8002420 <prvCreateIdleTasks>
 80024c4:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d124      	bne.n	8002516 <vTaskStartScheduler+0x62>
    __asm volatile
 80024cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024d0:	f383 8811 	msr	BASEPRI, r3
 80024d4:	f3bf 8f6f 	isb	sy
 80024d8:	f3bf 8f4f 	dsb	sy
 80024dc:	60bb      	str	r3, [r7, #8]
}
 80024de:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80024e0:	4b19      	ldr	r3, [pc, #100]	@ (8002548 <vTaskStartScheduler+0x94>)
 80024e2:	f04f 32ff 	mov.w	r2, #4294967295
 80024e6:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80024e8:	4b18      	ldr	r3, [pc, #96]	@ (800254c <vTaskStartScheduler+0x98>)
 80024ea:	2201      	movs	r2, #1
 80024ec:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80024ee:	4b18      	ldr	r3, [pc, #96]	@ (8002550 <vTaskStartScheduler+0x9c>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80024f4:	4b17      	ldr	r3, [pc, #92]	@ (8002554 <vTaskStartScheduler+0xa0>)
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	4b17      	ldr	r3, [pc, #92]	@ (8002558 <vTaskStartScheduler+0xa4>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d102      	bne.n	8002506 <vTaskStartScheduler+0x52>
 8002500:	f002 fcda 	bl	8004eb8 <SEGGER_SYSVIEW_OnIdle>
 8002504:	e004      	b.n	8002510 <vTaskStartScheduler+0x5c>
 8002506:	4b14      	ldr	r3, [pc, #80]	@ (8002558 <vTaskStartScheduler+0xa4>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f002 fd32 	bl	8004f74 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8002510:	f000 fca8 	bl	8002e64 <xPortStartScheduler>
 8002514:	e00f      	b.n	8002536 <vTaskStartScheduler+0x82>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800251c:	d10b      	bne.n	8002536 <vTaskStartScheduler+0x82>
    __asm volatile
 800251e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002522:	f383 8811 	msr	BASEPRI, r3
 8002526:	f3bf 8f6f 	isb	sy
 800252a:	f3bf 8f4f 	dsb	sy
 800252e:	607b      	str	r3, [r7, #4]
}
 8002530:	bf00      	nop
 8002532:	bf00      	nop
 8002534:	e7fd      	b.n	8002532 <vTaskStartScheduler+0x7e>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002536:	4b09      	ldr	r3, [pc, #36]	@ (800255c <vTaskStartScheduler+0xa8>)
 8002538:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 800253a:	20cd      	movs	r0, #205	@ 0xcd
 800253c:	f002 fc28 	bl	8004d90 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002540:	bf00      	nop
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	200001dc 	.word	0x200001dc
 800254c:	200001c8 	.word	0x200001c8
 8002550:	200001c0 	.word	0x200001c0
 8002554:	200001e0 	.word	0x200001e0
 8002558:	200000e4 	.word	0x200000e4
 800255c:	08005f14 	.word	0x08005f14

08002560 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
    traceENTER_vTaskSuspendAll();
 8002564:	20cf      	movs	r0, #207	@ 0xcf
 8002566:	f001 ff53 	bl	8004410 <SEGGER_SYSVIEW_RecordVoid>
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800256a:	4b05      	ldr	r3, [pc, #20]	@ (8002580 <vTaskSuspendAll+0x20>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	3301      	adds	r3, #1
 8002570:	4a03      	ldr	r2, [pc, #12]	@ (8002580 <vTaskSuspendAll+0x20>)
 8002572:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 8002574:	20cf      	movs	r0, #207	@ 0xcf
 8002576:	f002 fc0b 	bl	8004d90 <SEGGER_SYSVIEW_RecordEndCall>
}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	200001e4 	.word	0x200001e4

08002584 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b088      	sub	sp, #32
 8002588:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800258a:	2300      	movs	r3, #0
 800258c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800258e:	2300      	movs	r3, #0
 8002590:	61bb      	str	r3, [r7, #24]

    traceENTER_xTaskResumeAll();
 8002592:	20d0      	movs	r0, #208	@ 0xd0
 8002594:	f001 ff3c 	bl	8004410 <SEGGER_SYSVIEW_RecordVoid>
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8002598:	f000 fd54 	bl	8003044 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800259c:	2300      	movs	r3, #0
 800259e:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 80025a0:	4b79      	ldr	r3, [pc, #484]	@ (8002788 <xTaskResumeAll+0x204>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d10b      	bne.n	80025c0 <xTaskResumeAll+0x3c>
    __asm volatile
 80025a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025ac:	f383 8811 	msr	BASEPRI, r3
 80025b0:	f3bf 8f6f 	isb	sy
 80025b4:	f3bf 8f4f 	dsb	sy
 80025b8:	603b      	str	r3, [r7, #0]
}
 80025ba:	bf00      	nop
 80025bc:	bf00      	nop
 80025be:	e7fd      	b.n	80025bc <xTaskResumeAll+0x38>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 80025c0:	4b71      	ldr	r3, [pc, #452]	@ (8002788 <xTaskResumeAll+0x204>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	3b01      	subs	r3, #1
 80025c6:	4a70      	ldr	r2, [pc, #448]	@ (8002788 <xTaskResumeAll+0x204>)
 80025c8:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80025ca:	4b6f      	ldr	r3, [pc, #444]	@ (8002788 <xTaskResumeAll+0x204>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f040 80ce 	bne.w	8002770 <xTaskResumeAll+0x1ec>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80025d4:	4b6d      	ldr	r3, [pc, #436]	@ (800278c <xTaskResumeAll+0x208>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f000 80c9 	beq.w	8002770 <xTaskResumeAll+0x1ec>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025de:	e092      	b.n	8002706 <xTaskResumeAll+0x182>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80025e0:	4b6b      	ldr	r3, [pc, #428]	@ (8002790 <xTaskResumeAll+0x20c>)
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ec:	60fb      	str	r3, [r7, #12]
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	69fa      	ldr	r2, [r7, #28]
 80025f4:	6a12      	ldr	r2, [r2, #32]
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	69fa      	ldr	r2, [r7, #28]
 80025fe:	69d2      	ldr	r2, [r2, #28]
 8002600:	605a      	str	r2, [r3, #4]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	3318      	adds	r3, #24
 800260a:	429a      	cmp	r2, r3
 800260c:	d103      	bne.n	8002616 <xTaskResumeAll+0x92>
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	6a1a      	ldr	r2, [r3, #32]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	605a      	str	r2, [r3, #4]
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	2200      	movs	r2, #0
 800261a:	629a      	str	r2, [r3, #40]	@ 0x28
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	1e5a      	subs	r2, r3, #1
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	60bb      	str	r3, [r7, #8]
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	69fa      	ldr	r2, [r7, #28]
 8002632:	68d2      	ldr	r2, [r2, #12]
 8002634:	609a      	str	r2, [r3, #8]
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	69fa      	ldr	r2, [r7, #28]
 800263c:	6892      	ldr	r2, [r2, #8]
 800263e:	605a      	str	r2, [r3, #4]
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	3304      	adds	r3, #4
 8002648:	429a      	cmp	r2, r3
 800264a:	d103      	bne.n	8002654 <xTaskResumeAll+0xd0>
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	68da      	ldr	r2, [r3, #12]
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	605a      	str	r2, [r3, #4]
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	2200      	movs	r2, #0
 8002658:	615a      	str	r2, [r3, #20]
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	1e5a      	subs	r2, r3, #1
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	4618      	mov	r0, r3
 8002668:	f002 fcc6 	bl	8004ff8 <SEGGER_SYSVIEW_OnTaskStartReady>
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002670:	2201      	movs	r2, #1
 8002672:	409a      	lsls	r2, r3
 8002674:	4b47      	ldr	r3, [pc, #284]	@ (8002794 <xTaskResumeAll+0x210>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4313      	orrs	r3, r2
 800267a:	4a46      	ldr	r2, [pc, #280]	@ (8002794 <xTaskResumeAll+0x210>)
 800267c:	6013      	str	r3, [r2, #0]
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002682:	4945      	ldr	r1, [pc, #276]	@ (8002798 <xTaskResumeAll+0x214>)
 8002684:	4613      	mov	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	440b      	add	r3, r1
 800268e:	3304      	adds	r3, #4
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	607b      	str	r3, [r7, #4]
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	609a      	str	r2, [r3, #8]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689a      	ldr	r2, [r3, #8]
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	60da      	str	r2, [r3, #12]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	69fa      	ldr	r2, [r7, #28]
 80026a8:	3204      	adds	r2, #4
 80026aa:	605a      	str	r2, [r3, #4]
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	1d1a      	adds	r2, r3, #4
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	609a      	str	r2, [r3, #8]
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026b8:	4613      	mov	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	4413      	add	r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	4a35      	ldr	r2, [pc, #212]	@ (8002798 <xTaskResumeAll+0x214>)
 80026c2:	441a      	add	r2, r3
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	615a      	str	r2, [r3, #20]
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026cc:	4932      	ldr	r1, [pc, #200]	@ (8002798 <xTaskResumeAll+0x214>)
 80026ce:	4613      	mov	r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	4413      	add	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	440b      	add	r3, r1
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	69fa      	ldr	r2, [r7, #28]
 80026dc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80026de:	1c59      	adds	r1, r3, #1
 80026e0:	482d      	ldr	r0, [pc, #180]	@ (8002798 <xTaskResumeAll+0x214>)
 80026e2:	4613      	mov	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4403      	add	r3, r0
 80026ec:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026f2:	4b2a      	ldr	r3, [pc, #168]	@ (800279c <xTaskResumeAll+0x218>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d904      	bls.n	8002706 <xTaskResumeAll+0x182>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 80026fc:	4a28      	ldr	r2, [pc, #160]	@ (80027a0 <xTaskResumeAll+0x21c>)
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	2101      	movs	r1, #1
 8002702:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002706:	4b22      	ldr	r3, [pc, #136]	@ (8002790 <xTaskResumeAll+0x20c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	2b00      	cmp	r3, #0
 800270c:	f47f af68 	bne.w	80025e0 <xTaskResumeAll+0x5c>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <xTaskResumeAll+0x196>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8002716:	f000 fa6b 	bl	8002bf0 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800271a:	4b22      	ldr	r3, [pc, #136]	@ (80027a4 <xTaskResumeAll+0x220>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d012      	beq.n	800274c <xTaskResumeAll+0x1c8>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8002726:	f000 f859 	bl	80027dc <xTaskIncrementTick>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d004      	beq.n	800273a <xTaskResumeAll+0x1b6>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8002730:	4a1b      	ldr	r2, [pc, #108]	@ (80027a0 <xTaskResumeAll+0x21c>)
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	2101      	movs	r1, #1
 8002736:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	3b01      	subs	r3, #1
 800273e:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1ef      	bne.n	8002726 <xTaskResumeAll+0x1a2>

                            xPendedTicks = 0;
 8002746:	4b17      	ldr	r3, [pc, #92]	@ (80027a4 <xTaskResumeAll+0x220>)
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800274c:	4a14      	ldr	r2, [pc, #80]	@ (80027a0 <xTaskResumeAll+0x21c>)
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d00b      	beq.n	8002770 <xTaskResumeAll+0x1ec>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002758:	2301      	movs	r3, #1
 800275a:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800275c:	4b0f      	ldr	r3, [pc, #60]	@ (800279c <xTaskResumeAll+0x218>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <xTaskResumeAll+0x224>)
 8002762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	f3bf 8f4f 	dsb	sy
 800276c:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002770:	f000 fc9a 	bl	80030a8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	4619      	mov	r1, r3
 8002778:	20d0      	movs	r0, #208	@ 0xd0
 800277a:	f002 fb45 	bl	8004e08 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 800277e:	69bb      	ldr	r3, [r7, #24]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3720      	adds	r7, #32
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	200001e4 	.word	0x200001e4
 800278c:	200001bc 	.word	0x200001bc
 8002790:	2000017c 	.word	0x2000017c
 8002794:	200001c4 	.word	0x200001c4
 8002798:	200000e8 	.word	0x200000e8
 800279c:	200000e4 	.word	0x200000e4
 80027a0:	200001d0 	.word	0x200001d0
 80027a4:	200001cc 	.word	0x200001cc
 80027a8:	e000ed04 	.word	0xe000ed04

080027ac <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
    TickType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;

    traceENTER_xTaskGetTickCountFromISR();
 80027b2:	20d2      	movs	r0, #210	@ 0xd2
 80027b4:	f001 fe2c 	bl	8004410 <SEGGER_SYSVIEW_RecordVoid>
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80027b8:	f000 fd30 	bl	800321c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80027bc:	2300      	movs	r3, #0
 80027be:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80027c0:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <xTaskGetTickCountFromISR+0x2c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 80027c6:	6839      	ldr	r1, [r7, #0]
 80027c8:	20d2      	movs	r0, #210	@ 0xd2
 80027ca:	f002 fb1d 	bl	8004e08 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80027ce:	683b      	ldr	r3, [r7, #0]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	200001c0 	.word	0x200001c0

080027dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b08a      	sub	sp, #40	@ 0x28
 80027e0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80027e2:	2300      	movs	r3, #0
 80027e4:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_PREEMPTION == 1 ) && ( configNUMBER_OF_CORES > 1 )
    BaseType_t xYieldRequiredForCore[ configNUMBER_OF_CORES ] = { pdFALSE };
    #endif /* #if ( configUSE_PREEMPTION == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    traceENTER_xTaskIncrementTick();
 80027e6:	20db      	movs	r0, #219	@ 0xdb
 80027e8:	f001 fe12 	bl	8004410 <SEGGER_SYSVIEW_RecordVoid>

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80027ec:	4b7c      	ldr	r3, [pc, #496]	@ (80029e0 <xTaskIncrementTick+0x204>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	f040 80e5 	bne.w	80029c0 <xTaskIncrementTick+0x1e4>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80027f6:	4b7b      	ldr	r3, [pc, #492]	@ (80029e4 <xTaskIncrementTick+0x208>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	3301      	adds	r3, #1
 80027fc:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80027fe:	4a79      	ldr	r2, [pc, #484]	@ (80029e4 <xTaskIncrementTick+0x208>)
 8002800:	6a3b      	ldr	r3, [r7, #32]
 8002802:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d121      	bne.n	800284e <xTaskIncrementTick+0x72>
        {
            taskSWITCH_DELAYED_LISTS();
 800280a:	4b77      	ldr	r3, [pc, #476]	@ (80029e8 <xTaskIncrementTick+0x20c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00b      	beq.n	800282c <xTaskIncrementTick+0x50>
    __asm volatile
 8002814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002818:	f383 8811 	msr	BASEPRI, r3
 800281c:	f3bf 8f6f 	isb	sy
 8002820:	f3bf 8f4f 	dsb	sy
 8002824:	607b      	str	r3, [r7, #4]
}
 8002826:	bf00      	nop
 8002828:	bf00      	nop
 800282a:	e7fd      	b.n	8002828 <xTaskIncrementTick+0x4c>
 800282c:	4b6e      	ldr	r3, [pc, #440]	@ (80029e8 <xTaskIncrementTick+0x20c>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	61fb      	str	r3, [r7, #28]
 8002832:	4b6e      	ldr	r3, [pc, #440]	@ (80029ec <xTaskIncrementTick+0x210>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a6c      	ldr	r2, [pc, #432]	@ (80029e8 <xTaskIncrementTick+0x20c>)
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	4a6c      	ldr	r2, [pc, #432]	@ (80029ec <xTaskIncrementTick+0x210>)
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	6013      	str	r3, [r2, #0]
 8002840:	4b6b      	ldr	r3, [pc, #428]	@ (80029f0 <xTaskIncrementTick+0x214>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	3301      	adds	r3, #1
 8002846:	4a6a      	ldr	r2, [pc, #424]	@ (80029f0 <xTaskIncrementTick+0x214>)
 8002848:	6013      	str	r3, [r2, #0]
 800284a:	f000 f9d1 	bl	8002bf0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800284e:	4b69      	ldr	r3, [pc, #420]	@ (80029f4 <xTaskIncrementTick+0x218>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	6a3a      	ldr	r2, [r7, #32]
 8002854:	429a      	cmp	r2, r3
 8002856:	f0c0 80ac 	bcc.w	80029b2 <xTaskIncrementTick+0x1d6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800285a:	4b63      	ldr	r3, [pc, #396]	@ (80029e8 <xTaskIncrementTick+0x20c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d104      	bne.n	800286e <xTaskIncrementTick+0x92>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8002864:	4b63      	ldr	r3, [pc, #396]	@ (80029f4 <xTaskIncrementTick+0x218>)
 8002866:	f04f 32ff 	mov.w	r2, #4294967295
 800286a:	601a      	str	r2, [r3, #0]
                    break;
 800286c:	e0a1      	b.n	80029b2 <xTaskIncrementTick+0x1d6>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800286e:	4b5e      	ldr	r3, [pc, #376]	@ (80029e8 <xTaskIncrementTick+0x20c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800287e:	6a3a      	ldr	r2, [r7, #32]
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	429a      	cmp	r2, r3
 8002884:	d203      	bcs.n	800288e <xTaskIncrementTick+0xb2>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002886:	4a5b      	ldr	r2, [pc, #364]	@ (80029f4 <xTaskIncrementTick+0x218>)
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	6013      	str	r3, [r2, #0]
                        break;
 800288c:	e091      	b.n	80029b2 <xTaskIncrementTick+0x1d6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	613b      	str	r3, [r7, #16]
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	68d2      	ldr	r2, [r2, #12]
 800289c:	609a      	str	r2, [r3, #8]
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	6892      	ldr	r2, [r2, #8]
 80028a6:	605a      	str	r2, [r3, #4]
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	685a      	ldr	r2, [r3, #4]
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	3304      	adds	r3, #4
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d103      	bne.n	80028bc <xTaskIncrementTick+0xe0>
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	68da      	ldr	r2, [r3, #12]
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	605a      	str	r2, [r3, #4]
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	2200      	movs	r2, #0
 80028c0:	615a      	str	r2, [r3, #20]
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	1e5a      	subs	r2, r3, #1
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d01e      	beq.n	8002912 <xTaskIncrementTick+0x136>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	69db      	ldr	r3, [r3, #28]
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	6a12      	ldr	r2, [r2, #32]
 80028e2:	609a      	str	r2, [r3, #8]
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	69d2      	ldr	r2, [r2, #28]
 80028ec:	605a      	str	r2, [r3, #4]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	3318      	adds	r3, #24
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d103      	bne.n	8002902 <xTaskIncrementTick+0x126>
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	6a1a      	ldr	r2, [r3, #32]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	605a      	str	r2, [r3, #4]
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	2200      	movs	r2, #0
 8002906:	629a      	str	r2, [r3, #40]	@ 0x28
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	1e5a      	subs	r2, r3, #1
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	4618      	mov	r0, r3
 8002916:	f002 fb6f 	bl	8004ff8 <SEGGER_SYSVIEW_OnTaskStartReady>
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800291e:	2201      	movs	r2, #1
 8002920:	409a      	lsls	r2, r3
 8002922:	4b35      	ldr	r3, [pc, #212]	@ (80029f8 <xTaskIncrementTick+0x21c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4313      	orrs	r3, r2
 8002928:	4a33      	ldr	r2, [pc, #204]	@ (80029f8 <xTaskIncrementTick+0x21c>)
 800292a:	6013      	str	r3, [r2, #0]
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002930:	4932      	ldr	r1, [pc, #200]	@ (80029fc <xTaskIncrementTick+0x220>)
 8002932:	4613      	mov	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	4413      	add	r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	440b      	add	r3, r1
 800293c:	3304      	adds	r3, #4
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	60bb      	str	r3, [r7, #8]
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	68ba      	ldr	r2, [r7, #8]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	60da      	str	r2, [r3, #12]
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	3204      	adds	r2, #4
 8002958:	605a      	str	r2, [r3, #4]
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	1d1a      	adds	r2, r3, #4
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	609a      	str	r2, [r3, #8]
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002966:	4613      	mov	r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	4413      	add	r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	4a23      	ldr	r2, [pc, #140]	@ (80029fc <xTaskIncrementTick+0x220>)
 8002970:	441a      	add	r2, r3
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	615a      	str	r2, [r3, #20]
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800297a:	4920      	ldr	r1, [pc, #128]	@ (80029fc <xTaskIncrementTick+0x220>)
 800297c:	4613      	mov	r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	4413      	add	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	440b      	add	r3, r1
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800298c:	1c59      	adds	r1, r3, #1
 800298e:	481b      	ldr	r0, [pc, #108]	@ (80029fc <xTaskIncrementTick+0x220>)
 8002990:	4613      	mov	r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	4413      	add	r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	4403      	add	r3, r0
 800299a:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029a0:	4b17      	ldr	r3, [pc, #92]	@ (8002a00 <xTaskIncrementTick+0x224>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a6:	429a      	cmp	r2, r3
 80029a8:	f67f af57 	bls.w	800285a <xTaskIncrementTick+0x7e>
                            {
                                xSwitchRequired = pdTRUE;
 80029ac:	2301      	movs	r3, #1
 80029ae:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029b0:	e753      	b.n	800285a <xTaskIncrementTick+0x7e>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80029b2:	4b14      	ldr	r3, [pc, #80]	@ (8002a04 <xTaskIncrementTick+0x228>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d007      	beq.n	80029ca <xTaskIncrementTick+0x1ee>
                {
                    xSwitchRequired = pdTRUE;
 80029ba:	2301      	movs	r3, #1
 80029bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80029be:	e004      	b.n	80029ca <xTaskIncrementTick+0x1ee>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80029c0:	4b11      	ldr	r3, [pc, #68]	@ (8002a08 <xTaskIncrementTick+0x22c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	3301      	adds	r3, #1
 80029c6:	4a10      	ldr	r2, [pc, #64]	@ (8002a08 <xTaskIncrementTick+0x22c>)
 80029c8:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 80029ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029cc:	4619      	mov	r1, r3
 80029ce:	20db      	movs	r0, #219	@ 0xdb
 80029d0:	f002 fa1a 	bl	8004e08 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 80029d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3728      	adds	r7, #40	@ 0x28
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	200001e4 	.word	0x200001e4
 80029e4:	200001c0 	.word	0x200001c0
 80029e8:	20000174 	.word	0x20000174
 80029ec:	20000178 	.word	0x20000178
 80029f0:	200001d4 	.word	0x200001d4
 80029f4:	200001dc 	.word	0x200001dc
 80029f8:	200001c4 	.word	0x200001c4
 80029fc:	200000e8 	.word	0x200000e8
 8002a00:	200000e4 	.word	0x200000e4
 8002a04:	200001d0 	.word	0x200001d0
 8002a08:	200001cc 	.word	0x200001cc

08002a0c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8002a12:	4b2e      	ldr	r3, [pc, #184]	@ (8002acc <vTaskSwitchContext+0xc0>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8002a1a:	4b2d      	ldr	r3, [pc, #180]	@ (8002ad0 <vTaskSwitchContext+0xc4>)
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8002a20:	e04f      	b.n	8002ac2 <vTaskSwitchContext+0xb6>
            xYieldPendings[ 0 ] = pdFALSE;
 8002a22:	4b2b      	ldr	r3, [pc, #172]	@ (8002ad0 <vTaskSwitchContext+0xc4>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8002a28:	4b2a      	ldr	r3, [pc, #168]	@ (8002ad4 <vTaskSwitchContext+0xc8>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	fab3 f383 	clz	r3, r3
 8002a34:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8002a36:	7afb      	ldrb	r3, [r7, #11]
 8002a38:	f1c3 031f 	rsb	r3, r3, #31
 8002a3c:	617b      	str	r3, [r7, #20]
 8002a3e:	4926      	ldr	r1, [pc, #152]	@ (8002ad8 <vTaskSwitchContext+0xcc>)
 8002a40:	697a      	ldr	r2, [r7, #20]
 8002a42:	4613      	mov	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d10b      	bne.n	8002a6a <vTaskSwitchContext+0x5e>
    __asm volatile
 8002a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a56:	f383 8811 	msr	BASEPRI, r3
 8002a5a:	f3bf 8f6f 	isb	sy
 8002a5e:	f3bf 8f4f 	dsb	sy
 8002a62:	607b      	str	r3, [r7, #4]
}
 8002a64:	bf00      	nop
 8002a66:	bf00      	nop
 8002a68:	e7fd      	b.n	8002a66 <vTaskSwitchContext+0x5a>
 8002a6a:	697a      	ldr	r2, [r7, #20]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	4413      	add	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	4a18      	ldr	r2, [pc, #96]	@ (8002ad8 <vTaskSwitchContext+0xcc>)
 8002a76:	4413      	add	r3, r2
 8002a78:	613b      	str	r3, [r7, #16]
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	605a      	str	r2, [r3, #4]
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	685a      	ldr	r2, [r3, #4]
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	3308      	adds	r3, #8
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d103      	bne.n	8002a98 <vTaskSwitchContext+0x8c>
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	68da      	ldr	r2, [r3, #12]
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	605a      	str	r2, [r3, #4]
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	4a0f      	ldr	r2, [pc, #60]	@ (8002adc <vTaskSwitchContext+0xd0>)
 8002aa0:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 8002aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae0 <vTaskSwitchContext+0xd4>)
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8002adc <vTaskSwitchContext+0xd0>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d102      	bne.n	8002ab4 <vTaskSwitchContext+0xa8>
 8002aae:	f002 fa03 	bl	8004eb8 <SEGGER_SYSVIEW_OnIdle>
 8002ab2:	e004      	b.n	8002abe <vTaskSwitchContext+0xb2>
 8002ab4:	4b09      	ldr	r3, [pc, #36]	@ (8002adc <vTaskSwitchContext+0xd0>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f002 fa5b 	bl	8004f74 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8002abe:	4b07      	ldr	r3, [pc, #28]	@ (8002adc <vTaskSwitchContext+0xd0>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
    }
 8002ac2:	bf00      	nop
 8002ac4:	3718      	adds	r7, #24
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	200001e4 	.word	0x200001e4
 8002ad0:	200001d0 	.word	0x200001d0
 8002ad4:	200001c4 	.word	0x200001c4
 8002ad8:	200000e8 	.word	0x200000e8
 8002adc:	200000e4 	.word	0x200000e4
 8002ae0:	200001e0 	.word	0x200001e0

08002ae4 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002aec:	f000 f842 	bl	8002b74 <prvCheckTasksWaitingTermination>
 8002af0:	e7fc      	b.n	8002aec <prvIdleTask+0x8>
	...

08002af4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002afa:	2300      	movs	r3, #0
 8002afc:	607b      	str	r3, [r7, #4]
 8002afe:	e00c      	b.n	8002b1a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	4613      	mov	r3, r2
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4413      	add	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4a12      	ldr	r2, [pc, #72]	@ (8002b54 <prvInitialiseTaskLists+0x60>)
 8002b0c:	4413      	add	r3, r2
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff f9b8 	bl	8001e84 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	3301      	adds	r3, #1
 8002b18:	607b      	str	r3, [r7, #4]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b04      	cmp	r3, #4
 8002b1e:	d9ef      	bls.n	8002b00 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002b20:	480d      	ldr	r0, [pc, #52]	@ (8002b58 <prvInitialiseTaskLists+0x64>)
 8002b22:	f7ff f9af 	bl	8001e84 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002b26:	480d      	ldr	r0, [pc, #52]	@ (8002b5c <prvInitialiseTaskLists+0x68>)
 8002b28:	f7ff f9ac 	bl	8001e84 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002b2c:	480c      	ldr	r0, [pc, #48]	@ (8002b60 <prvInitialiseTaskLists+0x6c>)
 8002b2e:	f7ff f9a9 	bl	8001e84 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8002b32:	480c      	ldr	r0, [pc, #48]	@ (8002b64 <prvInitialiseTaskLists+0x70>)
 8002b34:	f7ff f9a6 	bl	8001e84 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002b38:	480b      	ldr	r0, [pc, #44]	@ (8002b68 <prvInitialiseTaskLists+0x74>)
 8002b3a:	f7ff f9a3 	bl	8001e84 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b6c <prvInitialiseTaskLists+0x78>)
 8002b40:	4a05      	ldr	r2, [pc, #20]	@ (8002b58 <prvInitialiseTaskLists+0x64>)
 8002b42:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002b44:	4b0a      	ldr	r3, [pc, #40]	@ (8002b70 <prvInitialiseTaskLists+0x7c>)
 8002b46:	4a05      	ldr	r2, [pc, #20]	@ (8002b5c <prvInitialiseTaskLists+0x68>)
 8002b48:	601a      	str	r2, [r3, #0]
}
 8002b4a:	bf00      	nop
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	200000e8 	.word	0x200000e8
 8002b58:	2000014c 	.word	0x2000014c
 8002b5c:	20000160 	.word	0x20000160
 8002b60:	2000017c 	.word	0x2000017c
 8002b64:	20000190 	.word	0x20000190
 8002b68:	200001a8 	.word	0x200001a8
 8002b6c:	20000174 	.word	0x20000174
 8002b70:	20000178 	.word	0x20000178

08002b74 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b7a:	e019      	b.n	8002bb0 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8002b7c:	f000 fa62 	bl	8003044 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002b80:	4b10      	ldr	r3, [pc, #64]	@ (8002bc4 <prvCheckTasksWaitingTermination+0x50>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7ff fa09 	bl	8001fa4 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8002b92:	4b0d      	ldr	r3, [pc, #52]	@ (8002bc8 <prvCheckTasksWaitingTermination+0x54>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	4a0b      	ldr	r2, [pc, #44]	@ (8002bc8 <prvCheckTasksWaitingTermination+0x54>)
 8002b9a:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8002b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002bcc <prvCheckTasksWaitingTermination+0x58>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8002bcc <prvCheckTasksWaitingTermination+0x58>)
 8002ba4:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8002ba6:	f000 fa7f 	bl	80030a8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f810 	bl	8002bd0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002bb0:	4b06      	ldr	r3, [pc, #24]	@ (8002bcc <prvCheckTasksWaitingTermination+0x58>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1e1      	bne.n	8002b7c <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002bb8:	bf00      	nop
 8002bba:	bf00      	nop
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20000190 	.word	0x20000190
 8002bc8:	200001bc 	.word	0x200001bc
 8002bcc:	200001a4 	.word	0x200001a4

08002bd0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f000 fcd9 	bl	8003594 <vPortFree>
            vPortFree( pxTCB );
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 fcd6 	bl	8003594 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002be8:	bf00      	nop
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8002c20 <prvResetNextTaskUnblockTime+0x30>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d104      	bne.n	8002c08 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002bfe:	4b09      	ldr	r3, [pc, #36]	@ (8002c24 <prvResetNextTaskUnblockTime+0x34>)
 8002c00:	f04f 32ff 	mov.w	r2, #4294967295
 8002c04:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002c06:	e005      	b.n	8002c14 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002c08:	4b05      	ldr	r3, [pc, #20]	@ (8002c20 <prvResetNextTaskUnblockTime+0x30>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a04      	ldr	r2, [pc, #16]	@ (8002c24 <prvResetNextTaskUnblockTime+0x34>)
 8002c12:	6013      	str	r3, [r2, #0]
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20000174 	.word	0x20000174
 8002c24:	200001dc 	.word	0x200001dc

08002c28 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b088      	sub	sp, #32
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002c32:	4b3d      	ldr	r3, [pc, #244]	@ (8002d28 <prvAddCurrentTaskToDelayedList+0x100>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8002c38:	4b3c      	ldr	r3, [pc, #240]	@ (8002d2c <prvAddCurrentTaskToDelayedList+0x104>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8002c3e:	4b3c      	ldr	r3, [pc, #240]	@ (8002d30 <prvAddCurrentTaskToDelayedList+0x108>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c44:	4b3b      	ldr	r3, [pc, #236]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	3304      	adds	r3, #4
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7ff f9aa 	bl	8001fa4 <uxListRemove>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10b      	bne.n	8002c6e <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002c56:	4b37      	ldr	r3, [pc, #220]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43da      	mvns	r2, r3
 8002c64:	4b34      	ldr	r3, [pc, #208]	@ (8002d38 <prvAddCurrentTaskToDelayedList+0x110>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	4a33      	ldr	r2, [pc, #204]	@ (8002d38 <prvAddCurrentTaskToDelayedList+0x110>)
 8002c6c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c74:	d124      	bne.n	8002cc0 <prvAddCurrentTaskToDelayedList+0x98>
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d021      	beq.n	8002cc0 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c7c:	4b2f      	ldr	r3, [pc, #188]	@ (8002d3c <prvAddCurrentTaskToDelayedList+0x114>)
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	613b      	str	r3, [r7, #16]
 8002c82:	4b2c      	ldr	r3, [pc, #176]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	609a      	str	r2, [r3, #8]
 8002c8a:	4b2a      	ldr	r3, [pc, #168]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	6892      	ldr	r2, [r2, #8]
 8002c92:	60da      	str	r2, [r3, #12]
 8002c94:	4b27      	ldr	r3, [pc, #156]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	3204      	adds	r2, #4
 8002c9e:	605a      	str	r2, [r3, #4]
 8002ca0:	4b24      	ldr	r3, [pc, #144]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	1d1a      	adds	r2, r3, #4
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	609a      	str	r2, [r3, #8]
 8002caa:	4b22      	ldr	r3, [pc, #136]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a23      	ldr	r2, [pc, #140]	@ (8002d3c <prvAddCurrentTaskToDelayedList+0x114>)
 8002cb0:	615a      	str	r2, [r3, #20]
 8002cb2:	4b22      	ldr	r3, [pc, #136]	@ (8002d3c <prvAddCurrentTaskToDelayedList+0x114>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	4a20      	ldr	r2, [pc, #128]	@ (8002d3c <prvAddCurrentTaskToDelayedList+0x114>)
 8002cba:	6013      	str	r3, [r2, #0]
 8002cbc:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002cbe:	e02e      	b.n	8002d1e <prvAddCurrentTaskToDelayedList+0xf6>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8002cc0:	69fa      	ldr	r2, [r7, #28]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8002cd0:	68fa      	ldr	r2, [r7, #12]
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d20d      	bcs.n	8002cf4 <prvAddCurrentTaskToDelayedList+0xcc>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8002cd8:	4b16      	ldr	r3, [pc, #88]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2104      	movs	r1, #4
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f002 f9cc 	bl	800507c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002ce4:	4b13      	ldr	r3, [pc, #76]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	3304      	adds	r3, #4
 8002cea:	4619      	mov	r1, r3
 8002cec:	6978      	ldr	r0, [r7, #20]
 8002cee:	f7ff f90e 	bl	8001f0e <vListInsert>
}
 8002cf2:	e014      	b.n	8002d1e <prvAddCurrentTaskToDelayedList+0xf6>
                traceMOVED_TASK_TO_DELAYED_LIST();
 8002cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2104      	movs	r1, #4
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f002 f9be 	bl	800507c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002d00:	4b0c      	ldr	r3, [pc, #48]	@ (8002d34 <prvAddCurrentTaskToDelayedList+0x10c>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	3304      	adds	r3, #4
 8002d06:	4619      	mov	r1, r3
 8002d08:	69b8      	ldr	r0, [r7, #24]
 8002d0a:	f7ff f900 	bl	8001f0e <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8002d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002d40 <prvAddCurrentTaskToDelayedList+0x118>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d202      	bcs.n	8002d1e <prvAddCurrentTaskToDelayedList+0xf6>
                    xNextTaskUnblockTime = xTimeToWake;
 8002d18:	4a09      	ldr	r2, [pc, #36]	@ (8002d40 <prvAddCurrentTaskToDelayedList+0x118>)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6013      	str	r3, [r2, #0]
}
 8002d1e:	bf00      	nop
 8002d20:	3720      	adds	r7, #32
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	200001c0 	.word	0x200001c0
 8002d2c:	20000174 	.word	0x20000174
 8002d30:	20000178 	.word	0x20000178
 8002d34:	200000e4 	.word	0x200000e4
 8002d38:	200001c4 	.word	0x200001c4
 8002d3c:	200001a8 	.word	0x200001a8
 8002d40:	200001dc 	.word	0x200001dc

08002d44 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	3b04      	subs	r3, #4
 8002d54:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002d5c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	3b04      	subs	r3, #4
 8002d62:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	f023 0201 	bic.w	r2, r3, #1
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	3b04      	subs	r3, #4
 8002d72:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002d74:	4a0c      	ldr	r2, [pc, #48]	@ (8002da8 <pxPortInitialiseStack+0x64>)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	3b14      	subs	r3, #20
 8002d7e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	3b04      	subs	r3, #4
 8002d8a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f06f 0202 	mvn.w	r2, #2
 8002d92:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	3b20      	subs	r3, #32
 8002d98:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3714      	adds	r7, #20
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr
 8002da8:	08002dad 	.word	0x08002dad

08002dac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002dac:	b480      	push	{r7}
 8002dae:	b085      	sub	sp, #20
 8002db0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002db2:	2300      	movs	r3, #0
 8002db4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002db6:	4b13      	ldr	r3, [pc, #76]	@ (8002e04 <prvTaskExitError+0x58>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dbe:	d00b      	beq.n	8002dd8 <prvTaskExitError+0x2c>
    __asm volatile
 8002dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dc4:	f383 8811 	msr	BASEPRI, r3
 8002dc8:	f3bf 8f6f 	isb	sy
 8002dcc:	f3bf 8f4f 	dsb	sy
 8002dd0:	60fb      	str	r3, [r7, #12]
}
 8002dd2:	bf00      	nop
 8002dd4:	bf00      	nop
 8002dd6:	e7fd      	b.n	8002dd4 <prvTaskExitError+0x28>
    __asm volatile
 8002dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ddc:	f383 8811 	msr	BASEPRI, r3
 8002de0:	f3bf 8f6f 	isb	sy
 8002de4:	f3bf 8f4f 	dsb	sy
 8002de8:	60bb      	str	r3, [r7, #8]
}
 8002dea:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002dec:	bf00      	nop
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d0fc      	beq.n	8002dee <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002df4:	bf00      	nop
 8002df6:	bf00      	nop
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	2000000c 	.word	0x2000000c
	...

08002e10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002e10:	4b07      	ldr	r3, [pc, #28]	@ (8002e30 <pxCurrentTCBConst2>)
 8002e12:	6819      	ldr	r1, [r3, #0]
 8002e14:	6808      	ldr	r0, [r1, #0]
 8002e16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e1a:	f380 8809 	msr	PSP, r0
 8002e1e:	f3bf 8f6f 	isb	sy
 8002e22:	f04f 0000 	mov.w	r0, #0
 8002e26:	f380 8811 	msr	BASEPRI, r0
 8002e2a:	4770      	bx	lr
 8002e2c:	f3af 8000 	nop.w

08002e30 <pxCurrentTCBConst2>:
 8002e30:	200000e4 	.word	0x200000e4
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8002e34:	bf00      	nop
 8002e36:	bf00      	nop

08002e38 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002e38:	4808      	ldr	r0, [pc, #32]	@ (8002e5c <prvPortStartFirstTask+0x24>)
 8002e3a:	6800      	ldr	r0, [r0, #0]
 8002e3c:	6800      	ldr	r0, [r0, #0]
 8002e3e:	f380 8808 	msr	MSP, r0
 8002e42:	f04f 0000 	mov.w	r0, #0
 8002e46:	f380 8814 	msr	CONTROL, r0
 8002e4a:	b662      	cpsie	i
 8002e4c:	b661      	cpsie	f
 8002e4e:	f3bf 8f4f 	dsb	sy
 8002e52:	f3bf 8f6f 	isb	sy
 8002e56:	df00      	svc	0
 8002e58:	bf00      	nop
 8002e5a:	0000      	.short	0x0000
 8002e5c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8002e60:	bf00      	nop
 8002e62:	bf00      	nop

08002e64 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b08c      	sub	sp, #48	@ 0x30
 8002e68:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002e6a:	4b69      	ldr	r3, [pc, #420]	@ (8003010 <xPortStartScheduler+0x1ac>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a69      	ldr	r2, [pc, #420]	@ (8003014 <xPortStartScheduler+0x1b0>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d10b      	bne.n	8002e8c <xPortStartScheduler+0x28>
    __asm volatile
 8002e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e78:	f383 8811 	msr	BASEPRI, r3
 8002e7c:	f3bf 8f6f 	isb	sy
 8002e80:	f3bf 8f4f 	dsb	sy
 8002e84:	623b      	str	r3, [r7, #32]
}
 8002e86:	bf00      	nop
 8002e88:	bf00      	nop
 8002e8a:	e7fd      	b.n	8002e88 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002e8c:	4b60      	ldr	r3, [pc, #384]	@ (8003010 <xPortStartScheduler+0x1ac>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a61      	ldr	r2, [pc, #388]	@ (8003018 <xPortStartScheduler+0x1b4>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d10b      	bne.n	8002eae <xPortStartScheduler+0x4a>
    __asm volatile
 8002e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e9a:	f383 8811 	msr	BASEPRI, r3
 8002e9e:	f3bf 8f6f 	isb	sy
 8002ea2:	f3bf 8f4f 	dsb	sy
 8002ea6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002ea8:	bf00      	nop
 8002eaa:	bf00      	nop
 8002eac:	e7fd      	b.n	8002eaa <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8002eae:	4b5b      	ldr	r3, [pc, #364]	@ (800301c <xPortStartScheduler+0x1b8>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8002eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eb6:	332c      	adds	r3, #44	@ 0x2c
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a59      	ldr	r2, [pc, #356]	@ (8003020 <xPortStartScheduler+0x1bc>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d00b      	beq.n	8002ed8 <xPortStartScheduler+0x74>
    __asm volatile
 8002ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ec4:	f383 8811 	msr	BASEPRI, r3
 8002ec8:	f3bf 8f6f 	isb	sy
 8002ecc:	f3bf 8f4f 	dsb	sy
 8002ed0:	61fb      	str	r3, [r7, #28]
}
 8002ed2:	bf00      	nop
 8002ed4:	bf00      	nop
 8002ed6:	e7fd      	b.n	8002ed4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8002ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eda:	3338      	adds	r3, #56	@ 0x38
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a51      	ldr	r2, [pc, #324]	@ (8003024 <xPortStartScheduler+0x1c0>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d00b      	beq.n	8002efc <xPortStartScheduler+0x98>
    __asm volatile
 8002ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ee8:	f383 8811 	msr	BASEPRI, r3
 8002eec:	f3bf 8f6f 	isb	sy
 8002ef0:	f3bf 8f4f 	dsb	sy
 8002ef4:	61bb      	str	r3, [r7, #24]
}
 8002ef6:	bf00      	nop
 8002ef8:	bf00      	nop
 8002efa:	e7fd      	b.n	8002ef8 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8002efc:	2300      	movs	r3, #0
 8002efe:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002f00:	4b49      	ldr	r3, [pc, #292]	@ (8003028 <xPortStartScheduler+0x1c4>)
 8002f02:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8002f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f0e:	22ff      	movs	r2, #255	@ 0xff
 8002f10:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002f1a:	79fb      	ldrb	r3, [r7, #7]
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002f22:	b2da      	uxtb	r2, r3
 8002f24:	4b41      	ldr	r3, [pc, #260]	@ (800302c <xPortStartScheduler+0x1c8>)
 8002f26:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8002f28:	4b40      	ldr	r3, [pc, #256]	@ (800302c <xPortStartScheduler+0x1c8>)
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10b      	bne.n	8002f48 <xPortStartScheduler+0xe4>
    __asm volatile
 8002f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f34:	f383 8811 	msr	BASEPRI, r3
 8002f38:	f3bf 8f6f 	isb	sy
 8002f3c:	f3bf 8f4f 	dsb	sy
 8002f40:	617b      	str	r3, [r7, #20]
}
 8002f42:	bf00      	nop
 8002f44:	bf00      	nop
 8002f46:	e7fd      	b.n	8002f44 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8002f48:	79fb      	ldrb	r3, [r7, #7]
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d013      	beq.n	8002f7e <xPortStartScheduler+0x11a>
    __asm volatile
 8002f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f5a:	f383 8811 	msr	BASEPRI, r3
 8002f5e:	f3bf 8f6f 	isb	sy
 8002f62:	f3bf 8f4f 	dsb	sy
 8002f66:	613b      	str	r3, [r7, #16]
}
 8002f68:	bf00      	nop
 8002f6a:	bf00      	nop
 8002f6c:	e7fd      	b.n	8002f6a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	3301      	adds	r3, #1
 8002f72:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002f74:	79fb      	ldrb	r3, [r7, #7]
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002f7e:	79fb      	ldrb	r3, [r7, #7]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f86:	2b80      	cmp	r3, #128	@ 0x80
 8002f88:	d0f1      	beq.n	8002f6e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d103      	bne.n	8002f98 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8002f90:	4b27      	ldr	r3, [pc, #156]	@ (8003030 <xPortStartScheduler+0x1cc>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	e004      	b.n	8002fa2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	f1c3 0307 	rsb	r3, r3, #7
 8002f9e:	4a24      	ldr	r2, [pc, #144]	@ (8003030 <xPortStartScheduler+0x1cc>)
 8002fa0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002fa2:	4b23      	ldr	r3, [pc, #140]	@ (8003030 <xPortStartScheduler+0x1cc>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	021b      	lsls	r3, r3, #8
 8002fa8:	4a21      	ldr	r2, [pc, #132]	@ (8003030 <xPortStartScheduler+0x1cc>)
 8002faa:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002fac:	4b20      	ldr	r3, [pc, #128]	@ (8003030 <xPortStartScheduler+0x1cc>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002fb4:	4a1e      	ldr	r2, [pc, #120]	@ (8003030 <xPortStartScheduler+0x1cc>)
 8002fb6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8002fb8:	7bfb      	ldrb	r3, [r7, #15]
 8002fba:	b2da      	uxtb	r2, r3
 8002fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fbe:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8003034 <xPortStartScheduler+0x1d0>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a1b      	ldr	r2, [pc, #108]	@ (8003034 <xPortStartScheduler+0x1d0>)
 8002fc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002fca:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002fcc:	4b19      	ldr	r3, [pc, #100]	@ (8003034 <xPortStartScheduler+0x1d0>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a18      	ldr	r2, [pc, #96]	@ (8003034 <xPortStartScheduler+0x1d0>)
 8002fd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002fd6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8002fd8:	4b17      	ldr	r3, [pc, #92]	@ (8003038 <xPortStartScheduler+0x1d4>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002fde:	f000 f8ed 	bl	80031bc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002fe2:	4b16      	ldr	r3, [pc, #88]	@ (800303c <xPortStartScheduler+0x1d8>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002fe8:	f000 f90c 	bl	8003204 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002fec:	4b14      	ldr	r3, [pc, #80]	@ (8003040 <xPortStartScheduler+0x1dc>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a13      	ldr	r2, [pc, #76]	@ (8003040 <xPortStartScheduler+0x1dc>)
 8002ff2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002ff6:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002ff8:	f7ff ff1e 	bl	8002e38 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002ffc:	f7ff fd06 	bl	8002a0c <vTaskSwitchContext>
    prvTaskExitError();
 8003000:	f7ff fed4 	bl	8002dac <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3730      	adds	r7, #48	@ 0x30
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	e000ed00 	.word	0xe000ed00
 8003014:	410fc271 	.word	0x410fc271
 8003018:	410fc270 	.word	0x410fc270
 800301c:	e000ed08 	.word	0xe000ed08
 8003020:	08002e11 	.word	0x08002e11
 8003024:	08003101 	.word	0x08003101
 8003028:	e000e400 	.word	0xe000e400
 800302c:	200001e8 	.word	0x200001e8
 8003030:	200001ec 	.word	0x200001ec
 8003034:	e000ed20 	.word	0xe000ed20
 8003038:	e000ed1c 	.word	0xe000ed1c
 800303c:	2000000c 	.word	0x2000000c
 8003040:	e000ef34 	.word	0xe000ef34

08003044 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
    __asm volatile
 800304a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800304e:	f383 8811 	msr	BASEPRI, r3
 8003052:	f3bf 8f6f 	isb	sy
 8003056:	f3bf 8f4f 	dsb	sy
 800305a:	607b      	str	r3, [r7, #4]
}
 800305c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800305e:	4b10      	ldr	r3, [pc, #64]	@ (80030a0 <vPortEnterCritical+0x5c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	3301      	adds	r3, #1
 8003064:	4a0e      	ldr	r2, [pc, #56]	@ (80030a0 <vPortEnterCritical+0x5c>)
 8003066:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003068:	4b0d      	ldr	r3, [pc, #52]	@ (80030a0 <vPortEnterCritical+0x5c>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2b01      	cmp	r3, #1
 800306e:	d110      	bne.n	8003092 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003070:	4b0c      	ldr	r3, [pc, #48]	@ (80030a4 <vPortEnterCritical+0x60>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00b      	beq.n	8003092 <vPortEnterCritical+0x4e>
    __asm volatile
 800307a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800307e:	f383 8811 	msr	BASEPRI, r3
 8003082:	f3bf 8f6f 	isb	sy
 8003086:	f3bf 8f4f 	dsb	sy
 800308a:	603b      	str	r3, [r7, #0]
}
 800308c:	bf00      	nop
 800308e:	bf00      	nop
 8003090:	e7fd      	b.n	800308e <vPortEnterCritical+0x4a>
    }
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	2000000c 	.word	0x2000000c
 80030a4:	e000ed04 	.word	0xe000ed04

080030a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80030ae:	4b12      	ldr	r3, [pc, #72]	@ (80030f8 <vPortExitCritical+0x50>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10b      	bne.n	80030ce <vPortExitCritical+0x26>
    __asm volatile
 80030b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ba:	f383 8811 	msr	BASEPRI, r3
 80030be:	f3bf 8f6f 	isb	sy
 80030c2:	f3bf 8f4f 	dsb	sy
 80030c6:	607b      	str	r3, [r7, #4]
}
 80030c8:	bf00      	nop
 80030ca:	bf00      	nop
 80030cc:	e7fd      	b.n	80030ca <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80030ce:	4b0a      	ldr	r3, [pc, #40]	@ (80030f8 <vPortExitCritical+0x50>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	3b01      	subs	r3, #1
 80030d4:	4a08      	ldr	r2, [pc, #32]	@ (80030f8 <vPortExitCritical+0x50>)
 80030d6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80030d8:	4b07      	ldr	r3, [pc, #28]	@ (80030f8 <vPortExitCritical+0x50>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d105      	bne.n	80030ec <vPortExitCritical+0x44>
 80030e0:	2300      	movs	r3, #0
 80030e2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80030ea:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	2000000c 	.word	0x2000000c
 80030fc:	00000000 	.word	0x00000000

08003100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003100:	f3ef 8009 	mrs	r0, PSP
 8003104:	f3bf 8f6f 	isb	sy
 8003108:	4b15      	ldr	r3, [pc, #84]	@ (8003160 <pxCurrentTCBConst>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	f01e 0f10 	tst.w	lr, #16
 8003110:	bf08      	it	eq
 8003112:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003116:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800311a:	6010      	str	r0, [r2, #0]
 800311c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003120:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003124:	f380 8811 	msr	BASEPRI, r0
 8003128:	f3bf 8f4f 	dsb	sy
 800312c:	f3bf 8f6f 	isb	sy
 8003130:	f7ff fc6c 	bl	8002a0c <vTaskSwitchContext>
 8003134:	f04f 0000 	mov.w	r0, #0
 8003138:	f380 8811 	msr	BASEPRI, r0
 800313c:	bc09      	pop	{r0, r3}
 800313e:	6819      	ldr	r1, [r3, #0]
 8003140:	6808      	ldr	r0, [r1, #0]
 8003142:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003146:	f01e 0f10 	tst.w	lr, #16
 800314a:	bf08      	it	eq
 800314c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003150:	f380 8809 	msr	PSP, r0
 8003154:	f3bf 8f6f 	isb	sy
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	f3af 8000 	nop.w

08003160 <pxCurrentTCBConst>:
 8003160:	200000e4 	.word	0x200000e4
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003164:	bf00      	nop
 8003166:	bf00      	nop

08003168 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
    __asm volatile
 800316e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003172:	f383 8811 	msr	BASEPRI, r3
 8003176:	f3bf 8f6f 	isb	sy
 800317a:	f3bf 8f4f 	dsb	sy
 800317e:	607b      	str	r3, [r7, #4]
}
 8003180:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8003182:	f001 fd8b 	bl	8004c9c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003186:	f7ff fb29 	bl	80027dc <xTaskIncrementTick>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d006      	beq.n	800319e <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8003190:	f001 fde2 	bl	8004d58 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003194:	4b08      	ldr	r3, [pc, #32]	@ (80031b8 <SysTick_Handler+0x50>)
 8003196:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800319a:	601a      	str	r2, [r3, #0]
 800319c:	e001      	b.n	80031a2 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800319e:	f001 fdbf 	bl	8004d20 <SEGGER_SYSVIEW_RecordExitISR>
 80031a2:	2300      	movs	r3, #0
 80031a4:	603b      	str	r3, [r7, #0]
    __asm volatile
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	f383 8811 	msr	BASEPRI, r3
}
 80031ac:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80031ae:	bf00      	nop
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	e000ed04 	.word	0xe000ed04

080031bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80031c0:	4b0b      	ldr	r3, [pc, #44]	@ (80031f0 <vPortSetupTimerInterrupt+0x34>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80031c6:	4b0b      	ldr	r3, [pc, #44]	@ (80031f4 <vPortSetupTimerInterrupt+0x38>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80031cc:	4b0a      	ldr	r3, [pc, #40]	@ (80031f8 <vPortSetupTimerInterrupt+0x3c>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a0a      	ldr	r2, [pc, #40]	@ (80031fc <vPortSetupTimerInterrupt+0x40>)
 80031d2:	fba2 2303 	umull	r2, r3, r2, r3
 80031d6:	099b      	lsrs	r3, r3, #6
 80031d8:	4a09      	ldr	r2, [pc, #36]	@ (8003200 <vPortSetupTimerInterrupt+0x44>)
 80031da:	3b01      	subs	r3, #1
 80031dc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80031de:	4b04      	ldr	r3, [pc, #16]	@ (80031f0 <vPortSetupTimerInterrupt+0x34>)
 80031e0:	2207      	movs	r2, #7
 80031e2:	601a      	str	r2, [r3, #0]
}
 80031e4:	bf00      	nop
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	e000e010 	.word	0xe000e010
 80031f4:	e000e018 	.word	0xe000e018
 80031f8:	20000000 	.word	0x20000000
 80031fc:	10624dd3 	.word	0x10624dd3
 8003200:	e000e014 	.word	0xe000e014

08003204 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003204:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003214 <vPortEnableVFP+0x10>
 8003208:	6801      	ldr	r1, [r0, #0]
 800320a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800320e:	6001      	str	r1, [r0, #0]
 8003210:	4770      	bx	lr
 8003212:	0000      	.short	0x0000
 8003214:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8003218:	bf00      	nop
 800321a:	bf00      	nop

0800321c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800321c:	b480      	push	{r7}
 800321e:	b085      	sub	sp, #20
 8003220:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003222:	f3ef 8305 	mrs	r3, IPSR
 8003226:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2b0f      	cmp	r3, #15
 800322c:	d915      	bls.n	800325a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800322e:	4a18      	ldr	r2, [pc, #96]	@ (8003290 <vPortValidateInterruptPriority+0x74>)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	4413      	add	r3, r2
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003238:	4b16      	ldr	r3, [pc, #88]	@ (8003294 <vPortValidateInterruptPriority+0x78>)
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	7afa      	ldrb	r2, [r7, #11]
 800323e:	429a      	cmp	r2, r3
 8003240:	d20b      	bcs.n	800325a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8003242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003246:	f383 8811 	msr	BASEPRI, r3
 800324a:	f3bf 8f6f 	isb	sy
 800324e:	f3bf 8f4f 	dsb	sy
 8003252:	607b      	str	r3, [r7, #4]
}
 8003254:	bf00      	nop
 8003256:	bf00      	nop
 8003258:	e7fd      	b.n	8003256 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800325a:	4b0f      	ldr	r3, [pc, #60]	@ (8003298 <vPortValidateInterruptPriority+0x7c>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003262:	4b0e      	ldr	r3, [pc, #56]	@ (800329c <vPortValidateInterruptPriority+0x80>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	429a      	cmp	r2, r3
 8003268:	d90b      	bls.n	8003282 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800326a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800326e:	f383 8811 	msr	BASEPRI, r3
 8003272:	f3bf 8f6f 	isb	sy
 8003276:	f3bf 8f4f 	dsb	sy
 800327a:	603b      	str	r3, [r7, #0]
}
 800327c:	bf00      	nop
 800327e:	bf00      	nop
 8003280:	e7fd      	b.n	800327e <vPortValidateInterruptPriority+0x62>
    }
 8003282:	bf00      	nop
 8003284:	3714      	adds	r7, #20
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	e000e3f0 	.word	0xe000e3f0
 8003294:	200001e8 	.word	0x200001e8
 8003298:	e000ed0c 	.word	0xe000ed0c
 800329c:	200001ec 	.word	0x200001ec

080032a0 <vSetVarulMaxPRIGROUPValue>:

    void vSetVarulMaxPRIGROUPValue( void )
    {
 80032a0:	b480      	push	{r7}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
    	volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80032a6:	4b20      	ldr	r3, [pc, #128]	@ (8003328 <vSetVarulMaxPRIGROUPValue+0x88>)
 80032a8:	60fb      	str	r3, [r7, #12]
    	volatile uint8_t ucMaxPriorityValue;


    	/* Determine the number of priority bits available.  First write to all
    	possible bits. */
    	*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	22ff      	movs	r2, #255	@ 0xff
 80032ae:	701a      	strb	r2, [r3, #0]


    	/* Read the value back to see how many bits stuck. */
    	ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	71fb      	strb	r3, [r7, #7]


    	/* Calculate the maximum acceptable priority group value for the number
    	of bits read back. */
    	ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80032b8:	4b1c      	ldr	r3, [pc, #112]	@ (800332c <vSetVarulMaxPRIGROUPValue+0x8c>)
 80032ba:	2207      	movs	r2, #7
 80032bc:	601a      	str	r2, [r3, #0]
    	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80032be:	e009      	b.n	80032d4 <vSetVarulMaxPRIGROUPValue+0x34>
    	{
    		ulMaxPRIGROUPValue--;
 80032c0:	4b1a      	ldr	r3, [pc, #104]	@ (800332c <vSetVarulMaxPRIGROUPValue+0x8c>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	3b01      	subs	r3, #1
 80032c6:	4a19      	ldr	r2, [pc, #100]	@ (800332c <vSetVarulMaxPRIGROUPValue+0x8c>)
 80032c8:	6013      	str	r3, [r2, #0]
    		ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80032ca:	79fb      	ldrb	r3, [r7, #7]
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	71fb      	strb	r3, [r7, #7]
    	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80032d4:	79fb      	ldrb	r3, [r7, #7]
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032dc:	2b80      	cmp	r3, #128	@ 0x80
 80032de:	d0ef      	beq.n	80032c0 <vSetVarulMaxPRIGROUPValue+0x20>
    #ifdef configPRIO_BITS
    	{
    		/* Check the FreeRTOS configuration that defines the number of
    		priority bits matches the number of priority bits actually queried
    		from the hardware. */
    		configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80032e0:	4b12      	ldr	r3, [pc, #72]	@ (800332c <vSetVarulMaxPRIGROUPValue+0x8c>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f1c3 0307 	rsb	r3, r3, #7
 80032e8:	2b04      	cmp	r3, #4
 80032ea:	d00b      	beq.n	8003304 <vSetVarulMaxPRIGROUPValue+0x64>
    __asm volatile
 80032ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032f0:	f383 8811 	msr	BASEPRI, r3
 80032f4:	f3bf 8f6f 	isb	sy
 80032f8:	f3bf 8f4f 	dsb	sy
 80032fc:	60bb      	str	r3, [r7, #8]
}
 80032fe:	bf00      	nop
 8003300:	bf00      	nop
 8003302:	e7fd      	b.n	8003300 <vSetVarulMaxPRIGROUPValue+0x60>
    #endif


    	/* Shift the priority group value back to its position within the AIRCR
    	register. */
    	ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003304:	4b09      	ldr	r3, [pc, #36]	@ (800332c <vSetVarulMaxPRIGROUPValue+0x8c>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	021b      	lsls	r3, r3, #8
 800330a:	4a08      	ldr	r2, [pc, #32]	@ (800332c <vSetVarulMaxPRIGROUPValue+0x8c>)
 800330c:	6013      	str	r3, [r2, #0]
    	ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800330e:	4b07      	ldr	r3, [pc, #28]	@ (800332c <vSetVarulMaxPRIGROUPValue+0x8c>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003316:	4a05      	ldr	r2, [pc, #20]	@ (800332c <vSetVarulMaxPRIGROUPValue+0x8c>)
 8003318:	6013      	str	r3, [r2, #0]
    }
 800331a:	bf00      	nop
 800331c:	3714      	adds	r7, #20
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	e000e400 	.word	0xe000e400
 800332c:	200001ec 	.word	0x200001ec

08003330 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b08e      	sub	sp, #56	@ 0x38
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8003338:	2300      	movs	r3, #0
 800333a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d022      	beq.n	8003388 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8003342:	2308      	movs	r3, #8
 8003344:	43db      	mvns	r3, r3
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	429a      	cmp	r2, r3
 800334a:	d81b      	bhi.n	8003384 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800334c:	2208      	movs	r2, #8
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4413      	add	r3, r2
 8003352:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f003 0307 	and.w	r3, r3, #7
 800335a:	2b00      	cmp	r3, #0
 800335c:	d014      	beq.n	8003388 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f003 0307 	and.w	r3, r3, #7
 8003364:	f1c3 0308 	rsb	r3, r3, #8
 8003368:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800336a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800336c:	43db      	mvns	r3, r3
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	429a      	cmp	r2, r3
 8003372:	d804      	bhi.n	800337e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003378:	4413      	add	r3, r2
 800337a:	607b      	str	r3, [r7, #4]
 800337c:	e004      	b.n	8003388 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800337e:	2300      	movs	r3, #0
 8003380:	607b      	str	r3, [r7, #4]
 8003382:	e001      	b.n	8003388 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8003384:	2300      	movs	r3, #0
 8003386:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8003388:	f7ff f8ea 	bl	8002560 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800338c:	4b7a      	ldr	r3, [pc, #488]	@ (8003578 <pvPortMalloc+0x248>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d101      	bne.n	8003398 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8003394:	f000 f974 	bl	8003680 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	f2c0 80d3 	blt.w	8003546 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f000 80cf 	beq.w	8003546 <pvPortMalloc+0x216>
 80033a8:	4b74      	ldr	r3, [pc, #464]	@ (800357c <pvPortMalloc+0x24c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	f200 80c9 	bhi.w	8003546 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80033b4:	4b72      	ldr	r3, [pc, #456]	@ (8003580 <pvPortMalloc+0x250>)
 80033b6:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80033b8:	4b71      	ldr	r3, [pc, #452]	@ (8003580 <pvPortMalloc+0x250>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80033be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033c0:	4a70      	ldr	r2, [pc, #448]	@ (8003584 <pvPortMalloc+0x254>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d305      	bcc.n	80033d2 <pvPortMalloc+0xa2>
 80033c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033c8:	4a6f      	ldr	r2, [pc, #444]	@ (8003588 <pvPortMalloc+0x258>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d801      	bhi.n	80033d2 <pvPortMalloc+0xa2>
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <pvPortMalloc+0xa4>
 80033d2:	2300      	movs	r3, #0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d129      	bne.n	800342c <pvPortMalloc+0xfc>
    __asm volatile
 80033d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033dc:	f383 8811 	msr	BASEPRI, r3
 80033e0:	f3bf 8f6f 	isb	sy
 80033e4:	f3bf 8f4f 	dsb	sy
 80033e8:	623b      	str	r3, [r7, #32]
}
 80033ea:	bf00      	nop
 80033ec:	bf00      	nop
 80033ee:	e7fd      	b.n	80033ec <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 80033f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033f2:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80033f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80033fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033fc:	4a61      	ldr	r2, [pc, #388]	@ (8003584 <pvPortMalloc+0x254>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d305      	bcc.n	800340e <pvPortMalloc+0xde>
 8003402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003404:	4a60      	ldr	r2, [pc, #384]	@ (8003588 <pvPortMalloc+0x258>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d801      	bhi.n	800340e <pvPortMalloc+0xde>
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <pvPortMalloc+0xe0>
 800340e:	2300      	movs	r3, #0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d10b      	bne.n	800342c <pvPortMalloc+0xfc>
    __asm volatile
 8003414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003418:	f383 8811 	msr	BASEPRI, r3
 800341c:	f3bf 8f6f 	isb	sy
 8003420:	f3bf 8f4f 	dsb	sy
 8003424:	61fb      	str	r3, [r7, #28]
}
 8003426:	bf00      	nop
 8003428:	bf00      	nop
 800342a:	e7fd      	b.n	8003428 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800342c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	429a      	cmp	r2, r3
 8003434:	d903      	bls.n	800343e <pvPortMalloc+0x10e>
 8003436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1d8      	bne.n	80033f0 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800343e:	4b4e      	ldr	r3, [pc, #312]	@ (8003578 <pvPortMalloc+0x248>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003444:	429a      	cmp	r2, r3
 8003446:	d07e      	beq.n	8003546 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8003448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2208      	movs	r2, #8
 800344e:	4413      	add	r3, r2
 8003450:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8003452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003454:	4a4b      	ldr	r2, [pc, #300]	@ (8003584 <pvPortMalloc+0x254>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d305      	bcc.n	8003466 <pvPortMalloc+0x136>
 800345a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800345c:	4a4a      	ldr	r2, [pc, #296]	@ (8003588 <pvPortMalloc+0x258>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d801      	bhi.n	8003466 <pvPortMalloc+0x136>
 8003462:	2301      	movs	r3, #1
 8003464:	e000      	b.n	8003468 <pvPortMalloc+0x138>
 8003466:	2300      	movs	r3, #0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d10b      	bne.n	8003484 <pvPortMalloc+0x154>
    __asm volatile
 800346c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003470:	f383 8811 	msr	BASEPRI, r3
 8003474:	f3bf 8f6f 	isb	sy
 8003478:	f3bf 8f4f 	dsb	sy
 800347c:	61bb      	str	r3, [r7, #24]
}
 800347e:	bf00      	nop
 8003480:	bf00      	nop
 8003482:	e7fd      	b.n	8003480 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800348a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 800348c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	429a      	cmp	r2, r3
 8003494:	d90b      	bls.n	80034ae <pvPortMalloc+0x17e>
    __asm volatile
 8003496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800349a:	f383 8811 	msr	BASEPRI, r3
 800349e:	f3bf 8f6f 	isb	sy
 80034a2:	f3bf 8f4f 	dsb	sy
 80034a6:	617b      	str	r3, [r7, #20]
}
 80034a8:	bf00      	nop
 80034aa:	bf00      	nop
 80034ac:	e7fd      	b.n	80034aa <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80034ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	1ad2      	subs	r2, r2, r3
 80034b6:	2308      	movs	r3, #8
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d924      	bls.n	8003508 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80034be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4413      	add	r3, r2
 80034c4:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80034c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00b      	beq.n	80034e8 <pvPortMalloc+0x1b8>
    __asm volatile
 80034d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034d4:	f383 8811 	msr	BASEPRI, r3
 80034d8:	f3bf 8f6f 	isb	sy
 80034dc:	f3bf 8f4f 	dsb	sy
 80034e0:	613b      	str	r3, [r7, #16]
}
 80034e2:	bf00      	nop
 80034e4:	bf00      	nop
 80034e6:	e7fd      	b.n	80034e4 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80034e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034ea:	685a      	ldr	r2, [r3, #4]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	1ad2      	subs	r2, r2, r3
 80034f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f2:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80034f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 80034fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003500:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8003502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003504:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003506:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003508:	4b1c      	ldr	r3, [pc, #112]	@ (800357c <pvPortMalloc+0x24c>)
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	4a1a      	ldr	r2, [pc, #104]	@ (800357c <pvPortMalloc+0x24c>)
 8003514:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003516:	4b19      	ldr	r3, [pc, #100]	@ (800357c <pvPortMalloc+0x24c>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	4b1c      	ldr	r3, [pc, #112]	@ (800358c <pvPortMalloc+0x25c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	429a      	cmp	r2, r3
 8003520:	d203      	bcs.n	800352a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003522:	4b16      	ldr	r3, [pc, #88]	@ (800357c <pvPortMalloc+0x24c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a19      	ldr	r2, [pc, #100]	@ (800358c <pvPortMalloc+0x25c>)
 8003528:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800352a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003534:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800353c:	4b14      	ldr	r3, [pc, #80]	@ (8003590 <pvPortMalloc+0x260>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	3301      	adds	r3, #1
 8003542:	4a13      	ldr	r2, [pc, #76]	@ (8003590 <pvPortMalloc+0x260>)
 8003544:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003546:	f7ff f81d 	bl	8002584 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800354a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800354c:	f003 0307 	and.w	r3, r3, #7
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00b      	beq.n	800356c <pvPortMalloc+0x23c>
    __asm volatile
 8003554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003558:	f383 8811 	msr	BASEPRI, r3
 800355c:	f3bf 8f6f 	isb	sy
 8003560:	f3bf 8f4f 	dsb	sy
 8003564:	60fb      	str	r3, [r7, #12]
}
 8003566:	bf00      	nop
 8003568:	bf00      	nop
 800356a:	e7fd      	b.n	8003568 <pvPortMalloc+0x238>
    return pvReturn;
 800356c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800356e:	4618      	mov	r0, r3
 8003570:	3738      	adds	r7, #56	@ 0x38
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20012df8 	.word	0x20012df8
 800357c:	20012dfc 	.word	0x20012dfc
 8003580:	20012df0 	.word	0x20012df0
 8003584:	200001f0 	.word	0x200001f0
 8003588:	20012def 	.word	0x20012def
 800358c:	20012e00 	.word	0x20012e00
 8003590:	20012e04 	.word	0x20012e04

08003594 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b088      	sub	sp, #32
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d060      	beq.n	8003668 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80035a6:	2308      	movs	r3, #8
 80035a8:	425b      	negs	r3, r3
 80035aa:	69fa      	ldr	r2, [r7, #28]
 80035ac:	4413      	add	r3, r2
 80035ae:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	4a2e      	ldr	r2, [pc, #184]	@ (8003670 <vPortFree+0xdc>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d305      	bcc.n	80035c8 <vPortFree+0x34>
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	4a2d      	ldr	r2, [pc, #180]	@ (8003674 <vPortFree+0xe0>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d801      	bhi.n	80035c8 <vPortFree+0x34>
 80035c4:	2301      	movs	r3, #1
 80035c6:	e000      	b.n	80035ca <vPortFree+0x36>
 80035c8:	2300      	movs	r3, #0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10b      	bne.n	80035e6 <vPortFree+0x52>
    __asm volatile
 80035ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035d2:	f383 8811 	msr	BASEPRI, r3
 80035d6:	f3bf 8f6f 	isb	sy
 80035da:	f3bf 8f4f 	dsb	sy
 80035de:	617b      	str	r3, [r7, #20]
}
 80035e0:	bf00      	nop
 80035e2:	bf00      	nop
 80035e4:	e7fd      	b.n	80035e2 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	db0b      	blt.n	8003606 <vPortFree+0x72>
    __asm volatile
 80035ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035f2:	f383 8811 	msr	BASEPRI, r3
 80035f6:	f3bf 8f6f 	isb	sy
 80035fa:	f3bf 8f4f 	dsb	sy
 80035fe:	613b      	str	r3, [r7, #16]
}
 8003600:	bf00      	nop
 8003602:	bf00      	nop
 8003604:	e7fd      	b.n	8003602 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00b      	beq.n	8003626 <vPortFree+0x92>
    __asm volatile
 800360e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003612:	f383 8811 	msr	BASEPRI, r3
 8003616:	f3bf 8f6f 	isb	sy
 800361a:	f3bf 8f4f 	dsb	sy
 800361e:	60fb      	str	r3, [r7, #12]
}
 8003620:	bf00      	nop
 8003622:	bf00      	nop
 8003624:	e7fd      	b.n	8003622 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	da1c      	bge.n	8003668 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d118      	bne.n	8003668 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8003642:	f7fe ff8d 	bl	8002560 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	685a      	ldr	r2, [r3, #4]
 800364a:	4b0b      	ldr	r3, [pc, #44]	@ (8003678 <vPortFree+0xe4>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4413      	add	r3, r2
 8003650:	4a09      	ldr	r2, [pc, #36]	@ (8003678 <vPortFree+0xe4>)
 8003652:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003654:	69b8      	ldr	r0, [r7, #24]
 8003656:	f000 f86d 	bl	8003734 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800365a:	4b08      	ldr	r3, [pc, #32]	@ (800367c <vPortFree+0xe8>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	3301      	adds	r3, #1
 8003660:	4a06      	ldr	r2, [pc, #24]	@ (800367c <vPortFree+0xe8>)
 8003662:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003664:	f7fe ff8e 	bl	8002584 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003668:	bf00      	nop
 800366a:	3720      	adds	r7, #32
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	200001f0 	.word	0x200001f0
 8003674:	20012def 	.word	0x20012def
 8003678:	20012dfc 	.word	0x20012dfc
 800367c:	20012e08 	.word	0x20012e08

08003680 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003686:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 800368a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800368c:	4b24      	ldr	r3, [pc, #144]	@ (8003720 <prvHeapInit+0xa0>)
 800368e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00c      	beq.n	80036b4 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	3307      	adds	r3, #7
 800369e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f023 0307 	bic.w	r3, r3, #7
 80036a6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003720 <prvHeapInit+0xa0>)
 80036b0:	4413      	add	r3, r2
 80036b2:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	4a1b      	ldr	r2, [pc, #108]	@ (8003724 <prvHeapInit+0xa4>)
 80036b8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80036ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003724 <prvHeapInit+0xa4>)
 80036bc:	2200      	movs	r2, #0
 80036be:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	4413      	add	r3, r2
 80036c6:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80036c8:	2208      	movs	r2, #8
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	1a9b      	subs	r3, r3, r2
 80036ce:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f023 0307 	bic.w	r3, r3, #7
 80036d6:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	4a13      	ldr	r2, [pc, #76]	@ (8003728 <prvHeapInit+0xa8>)
 80036dc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80036de:	4b12      	ldr	r3, [pc, #72]	@ (8003728 <prvHeapInit+0xa8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2200      	movs	r2, #0
 80036e4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 80036e6:	4b10      	ldr	r3, [pc, #64]	@ (8003728 <prvHeapInit+0xa8>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2200      	movs	r2, #0
 80036ec:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	1ad2      	subs	r2, r2, r3
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80036fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003728 <prvHeapInit+0xa8>)
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	4a08      	ldr	r2, [pc, #32]	@ (800372c <prvHeapInit+0xac>)
 800370a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	4a07      	ldr	r2, [pc, #28]	@ (8003730 <prvHeapInit+0xb0>)
 8003712:	6013      	str	r3, [r2, #0]
}
 8003714:	bf00      	nop
 8003716:	3714      	adds	r7, #20
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr
 8003720:	200001f0 	.word	0x200001f0
 8003724:	20012df0 	.word	0x20012df0
 8003728:	20012df8 	.word	0x20012df8
 800372c:	20012e00 	.word	0x20012e00
 8003730:	20012dfc 	.word	0x20012dfc

08003734 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003734:	b480      	push	{r7}
 8003736:	b087      	sub	sp, #28
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800373c:	4b36      	ldr	r3, [pc, #216]	@ (8003818 <prvInsertBlockIntoFreeList+0xe4>)
 800373e:	617b      	str	r3, [r7, #20]
 8003740:	e002      	b.n	8003748 <prvInsertBlockIntoFreeList+0x14>
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	617b      	str	r3, [r7, #20]
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	429a      	cmp	r2, r3
 8003750:	d8f7      	bhi.n	8003742 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	4a30      	ldr	r2, [pc, #192]	@ (8003818 <prvInsertBlockIntoFreeList+0xe4>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d018      	beq.n	800378c <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	4a2f      	ldr	r2, [pc, #188]	@ (800381c <prvInsertBlockIntoFreeList+0xe8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d305      	bcc.n	800376e <prvInsertBlockIntoFreeList+0x3a>
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	4a2e      	ldr	r2, [pc, #184]	@ (8003820 <prvInsertBlockIntoFreeList+0xec>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d801      	bhi.n	800376e <prvInsertBlockIntoFreeList+0x3a>
 800376a:	2301      	movs	r3, #1
 800376c:	e000      	b.n	8003770 <prvInsertBlockIntoFreeList+0x3c>
 800376e:	2300      	movs	r3, #0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d10b      	bne.n	800378c <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8003774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003778:	f383 8811 	msr	BASEPRI, r3
 800377c:	f3bf 8f6f 	isb	sy
 8003780:	f3bf 8f4f 	dsb	sy
 8003784:	60fb      	str	r3, [r7, #12]
}
 8003786:	bf00      	nop
 8003788:	bf00      	nop
 800378a:	e7fd      	b.n	8003788 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	4413      	add	r3, r2
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	429a      	cmp	r2, r3
 800379c:	d108      	bne.n	80037b0 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	441a      	add	r2, r3
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	693a      	ldr	r2, [r7, #16]
 80037ba:	441a      	add	r2, r3
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d118      	bne.n	80037f6 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	4b16      	ldr	r3, [pc, #88]	@ (8003824 <prvInsertBlockIntoFreeList+0xf0>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d00d      	beq.n	80037ec <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685a      	ldr	r2, [r3, #4]
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	441a      	add	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	601a      	str	r2, [r3, #0]
 80037ea:	e008      	b.n	80037fe <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80037ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003824 <prvInsertBlockIntoFreeList+0xf0>)
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	e003      	b.n	80037fe <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	429a      	cmp	r2, r3
 8003804:	d002      	beq.n	800380c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800380c:	bf00      	nop
 800380e:	371c      	adds	r7, #28
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr
 8003818:	20012df0 	.word	0x20012df0
 800381c:	200001f0 	.word	0x200001f0
 8003820:	20012def 	.word	0x20012def
 8003824:	20012df8 	.word	0x20012df8

08003828 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800382c:	4803      	ldr	r0, [pc, #12]	@ (800383c <_cbSendSystemDesc+0x14>)
 800382e:	f001 f9df 	bl	8004bf0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8003832:	4803      	ldr	r0, [pc, #12]	@ (8003840 <_cbSendSystemDesc+0x18>)
 8003834:	f001 f9dc 	bl	8004bf0 <SEGGER_SYSVIEW_SendSysDesc>
}
 8003838:	bf00      	nop
 800383a:	bd80      	pop	{r7, pc}
 800383c:	08005e3c 	.word	0x08005e3c
 8003840:	08005e78 	.word	0x08005e78

08003844 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
#if ENABLE_DWT_CYCCNT
 //
 // If no debugger is connected, the DWT must be enabled by the application
 //
 if ((DEMCR & TRACEENA_BIT) == 0) {
 8003848:	4b15      	ldr	r3, [pc, #84]	@ (80038a0 <SEGGER_SYSVIEW_Conf+0x5c>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d105      	bne.n	8003860 <SEGGER_SYSVIEW_Conf+0x1c>
 DEMCR |= TRACEENA_BIT;
 8003854:	4b12      	ldr	r3, [pc, #72]	@ (80038a0 <SEGGER_SYSVIEW_Conf+0x5c>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a11      	ldr	r2, [pc, #68]	@ (80038a0 <SEGGER_SYSVIEW_Conf+0x5c>)
 800385a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800385e:	6013      	str	r3, [r2, #0]
#endif
	//
	// The cycle counter must be activated in order
	// to use time related functions.
	//
	if ((DWT_CTRL & NOCYCCNT_BIT) == 0) { // Cycle counter supported?
 8003860:	4b10      	ldr	r3, [pc, #64]	@ (80038a4 <SEGGER_SYSVIEW_Conf+0x60>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d10b      	bne.n	8003884 <SEGGER_SYSVIEW_Conf+0x40>
		if ((DWT_CTRL & CYCCNTENA_BIT) == 0) { // Cycle counter not enabled?
 800386c:	4b0d      	ldr	r3, [pc, #52]	@ (80038a4 <SEGGER_SYSVIEW_Conf+0x60>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0301 	and.w	r3, r3, #1
 8003874:	2b00      	cmp	r3, #0
 8003876:	d105      	bne.n	8003884 <SEGGER_SYSVIEW_Conf+0x40>
			DWT_CTRL |= CYCCNTENA_BIT; // Enable Cycle counter
 8003878:	4b0a      	ldr	r3, [pc, #40]	@ (80038a4 <SEGGER_SYSVIEW_Conf+0x60>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a09      	ldr	r2, [pc, #36]	@ (80038a4 <SEGGER_SYSVIEW_Conf+0x60>)
 800387e:	f043 0301 	orr.w	r3, r3, #1
 8003882:	6013      	str	r3, [r2, #0]
		}
	}
	SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ,
 8003884:	4b08      	ldr	r3, [pc, #32]	@ (80038a8 <SEGGER_SYSVIEW_Conf+0x64>)
 8003886:	6818      	ldr	r0, [r3, #0]
 8003888:	4b07      	ldr	r3, [pc, #28]	@ (80038a8 <SEGGER_SYSVIEW_Conf+0x64>)
 800388a:	6819      	ldr	r1, [r3, #0]
 800388c:	4b07      	ldr	r3, [pc, #28]	@ (80038ac <SEGGER_SYSVIEW_Conf+0x68>)
 800388e:	4a08      	ldr	r2, [pc, #32]	@ (80038b0 <SEGGER_SYSVIEW_Conf+0x6c>)
 8003890:	f000 fd6a 	bl	8004368 <SEGGER_SYSVIEW_Init>
			&SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
	SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003894:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8003898:	f000 fdaa 	bl	80043f0 <SEGGER_SYSVIEW_SetRAMBase>
}
 800389c:	bf00      	nop
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	e000edfc 	.word	0xe000edfc
 80038a4:	e0001000 	.word	0xe0001000
 80038a8:	20000000 	.word	0x20000000
 80038ac:	08003829 	.word	0x08003829
 80038b0:	08005f18 	.word	0x08005f18

080038b4 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80038b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80038ba:	2300      	movs	r3, #0
 80038bc:	607b      	str	r3, [r7, #4]
 80038be:	e033      	b.n	8003928 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80038c0:	491e      	ldr	r1, [pc, #120]	@ (800393c <_cbSendTaskList+0x88>)
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	4613      	mov	r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	4413      	add	r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	440b      	add	r3, r1
 80038ce:	6818      	ldr	r0, [r3, #0]
 80038d0:	491a      	ldr	r1, [pc, #104]	@ (800393c <_cbSendTaskList+0x88>)
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	4613      	mov	r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	4413      	add	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	440b      	add	r3, r1
 80038de:	3304      	adds	r3, #4
 80038e0:	6819      	ldr	r1, [r3, #0]
 80038e2:	4c16      	ldr	r4, [pc, #88]	@ (800393c <_cbSendTaskList+0x88>)
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	4613      	mov	r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	4413      	add	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	4423      	add	r3, r4
 80038f0:	3308      	adds	r3, #8
 80038f2:	681c      	ldr	r4, [r3, #0]
 80038f4:	4d11      	ldr	r5, [pc, #68]	@ (800393c <_cbSendTaskList+0x88>)
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	4613      	mov	r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	4413      	add	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	442b      	add	r3, r5
 8003902:	330c      	adds	r3, #12
 8003904:	681d      	ldr	r5, [r3, #0]
 8003906:	4e0d      	ldr	r6, [pc, #52]	@ (800393c <_cbSendTaskList+0x88>)
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	4613      	mov	r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4413      	add	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	4433      	add	r3, r6
 8003914:	3310      	adds	r3, #16
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	9300      	str	r3, [sp, #0]
 800391a:	462b      	mov	r3, r5
 800391c:	4622      	mov	r2, r4
 800391e:	f000 f8bd 	bl	8003a9c <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	3301      	adds	r3, #1
 8003926:	607b      	str	r3, [r7, #4]
 8003928:	4b05      	ldr	r3, [pc, #20]	@ (8003940 <_cbSendTaskList+0x8c>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	429a      	cmp	r2, r3
 8003930:	d3c6      	bcc.n	80038c0 <_cbSendTaskList+0xc>
  }
}
 8003932:	bf00      	nop
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800393c:	20012e0c 	.word	0x20012e0c
 8003940:	20012eac 	.word	0x20012eac

08003944 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8003944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003948:	b082      	sub	sp, #8
 800394a:	af00      	add	r7, sp, #0
    Time = xTaskGetTickCountFromISR();
  } else {
    Time = xTaskGetTickCount();
  }
#else
  Time = xTaskGetTickCountFromISR();
 800394c:	f7fe ff2e 	bl	80027ac <xTaskGetTickCountFromISR>
 8003950:	4603      	mov	r3, r0
 8003952:	2200      	movs	r2, #0
 8003954:	469a      	mov	sl, r3
 8003956:	4693      	mov	fp, r2
 8003958:	e9c7 ab00 	strd	sl, fp, [r7]
#endif
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800395c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003960:	4602      	mov	r2, r0
 8003962:	460b      	mov	r3, r1
 8003964:	f04f 0a00 	mov.w	sl, #0
 8003968:	f04f 0b00 	mov.w	fp, #0
 800396c:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8003970:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8003974:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8003978:	4652      	mov	r2, sl
 800397a:	465b      	mov	r3, fp
 800397c:	1a14      	subs	r4, r2, r0
 800397e:	eb63 0501 	sbc.w	r5, r3, r1
 8003982:	f04f 0200 	mov.w	r2, #0
 8003986:	f04f 0300 	mov.w	r3, #0
 800398a:	00ab      	lsls	r3, r5, #2
 800398c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8003990:	00a2      	lsls	r2, r4, #2
 8003992:	4614      	mov	r4, r2
 8003994:	461d      	mov	r5, r3
 8003996:	eb14 0800 	adds.w	r8, r4, r0
 800399a:	eb45 0901 	adc.w	r9, r5, r1
 800399e:	f04f 0200 	mov.w	r2, #0
 80039a2:	f04f 0300 	mov.w	r3, #0
 80039a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80039aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80039ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80039b2:	4690      	mov	r8, r2
 80039b4:	4699      	mov	r9, r3
 80039b6:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 80039ba:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 80039be:	4610      	mov	r0, r2
 80039c0:	4619      	mov	r1, r3
 80039c2:	3708      	adds	r7, #8
 80039c4:	46bd      	mov	sp, r7
 80039c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080039cc <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af02      	add	r7, sp, #8
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
 80039d8:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80039da:	2205      	movs	r2, #5
 80039dc:	492b      	ldr	r1, [pc, #172]	@ (8003a8c <SYSVIEW_AddTask+0xc0>)
 80039de:	68b8      	ldr	r0, [r7, #8]
 80039e0:	f001 fef6 	bl	80057d0 <memcmp>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d04b      	beq.n	8003a82 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80039ea:	4b29      	ldr	r3, [pc, #164]	@ (8003a90 <SYSVIEW_AddTask+0xc4>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2b07      	cmp	r3, #7
 80039f0:	d903      	bls.n	80039fa <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80039f2:	4828      	ldr	r0, [pc, #160]	@ (8003a94 <SYSVIEW_AddTask+0xc8>)
 80039f4:	f001 fc98 	bl	8005328 <SEGGER_SYSVIEW_Warn>
    return;
 80039f8:	e044      	b.n	8003a84 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80039fa:	4b25      	ldr	r3, [pc, #148]	@ (8003a90 <SYSVIEW_AddTask+0xc4>)
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	4926      	ldr	r1, [pc, #152]	@ (8003a98 <SYSVIEW_AddTask+0xcc>)
 8003a00:	4613      	mov	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4413      	add	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	440b      	add	r3, r1
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8003a0e:	4b20      	ldr	r3, [pc, #128]	@ (8003a90 <SYSVIEW_AddTask+0xc4>)
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	4921      	ldr	r1, [pc, #132]	@ (8003a98 <SYSVIEW_AddTask+0xcc>)
 8003a14:	4613      	mov	r3, r2
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	4413      	add	r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	3304      	adds	r3, #4
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8003a24:	4b1a      	ldr	r3, [pc, #104]	@ (8003a90 <SYSVIEW_AddTask+0xc4>)
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	491b      	ldr	r1, [pc, #108]	@ (8003a98 <SYSVIEW_AddTask+0xcc>)
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	4413      	add	r3, r2
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	440b      	add	r3, r1
 8003a34:	3308      	adds	r3, #8
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003a3a:	4b15      	ldr	r3, [pc, #84]	@ (8003a90 <SYSVIEW_AddTask+0xc4>)
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	4916      	ldr	r1, [pc, #88]	@ (8003a98 <SYSVIEW_AddTask+0xcc>)
 8003a40:	4613      	mov	r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	4413      	add	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	330c      	adds	r3, #12
 8003a4c:	683a      	ldr	r2, [r7, #0]
 8003a4e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8003a50:	4b0f      	ldr	r3, [pc, #60]	@ (8003a90 <SYSVIEW_AddTask+0xc4>)
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4910      	ldr	r1, [pc, #64]	@ (8003a98 <SYSVIEW_AddTask+0xcc>)
 8003a56:	4613      	mov	r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	4413      	add	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	3310      	adds	r3, #16
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003a66:	4b0a      	ldr	r3, [pc, #40]	@ (8003a90 <SYSVIEW_AddTask+0xc4>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	4a08      	ldr	r2, [pc, #32]	@ (8003a90 <SYSVIEW_AddTask+0xc4>)
 8003a6e:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	9300      	str	r3, [sp, #0]
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	68b9      	ldr	r1, [r7, #8]
 8003a7a:	68f8      	ldr	r0, [r7, #12]
 8003a7c:	f000 f80e 	bl	8003a9c <SYSVIEW_SendTaskInfo>
 8003a80:	e000      	b.n	8003a84 <SYSVIEW_AddTask+0xb8>
    return;
 8003a82:	bf00      	nop

}
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	08005e88 	.word	0x08005e88
 8003a90:	20012eac 	.word	0x20012eac
 8003a94:	08005e90 	.word	0x08005e90
 8003a98:	20012e0c 	.word	0x20012e0c

08003a9c <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b08a      	sub	sp, #40	@ 0x28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	60b9      	str	r1, [r7, #8]
 8003aa6:	607a      	str	r2, [r7, #4]
 8003aa8:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8003aaa:	f107 0310 	add.w	r3, r7, #16
 8003aae:	2218      	movs	r2, #24
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f001 fe9c 	bl	80057f0 <memset>
  TaskInfo.TaskID     = TaskID;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8003ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aca:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8003acc:	f107 0310 	add.w	r3, r7, #16
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 ff95 	bl	8004a00 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8003ad6:	bf00      	nop
 8003ad8:	3728      	adds	r7, #40	@ 0x28
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
	...

08003ae0 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8003ae6:	4b26      	ldr	r3, [pc, #152]	@ (8003b80 <_DoInit+0xa0>)
 8003ae8:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8003aea:	22a8      	movs	r2, #168	@ 0xa8
 8003aec:	2100      	movs	r1, #0
 8003aee:	6838      	ldr	r0, [r7, #0]
 8003af0:	f001 fe7e 	bl	80057f0 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	2203      	movs	r2, #3
 8003af8:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	2203      	movs	r2, #3
 8003afe:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	4a20      	ldr	r2, [pc, #128]	@ (8003b84 <_DoInit+0xa4>)
 8003b04:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	4a1f      	ldr	r2, [pc, #124]	@ (8003b88 <_DoInit+0xa8>)
 8003b0a:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b12:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	2200      	movs	r2, #0
 8003b18:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	2200      	movs	r2, #0
 8003b24:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	4a16      	ldr	r2, [pc, #88]	@ (8003b84 <_DoInit+0xa4>)
 8003b2a:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	4a17      	ldr	r2, [pc, #92]	@ (8003b8c <_DoInit+0xac>)
 8003b30:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	2210      	movs	r2, #16
 8003b36:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	2200      	movs	r2, #0
 8003b42:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	2200      	movs	r2, #0
 8003b48:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8003b4a:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8003b4e:	2300      	movs	r3, #0
 8003b50:	607b      	str	r3, [r7, #4]
 8003b52:	e00c      	b.n	8003b6e <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f1c3 030f 	rsb	r3, r3, #15
 8003b5a:	4a0d      	ldr	r2, [pc, #52]	@ (8003b90 <_DoInit+0xb0>)
 8003b5c:	5cd1      	ldrb	r1, [r2, r3]
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4413      	add	r3, r2
 8003b64:	460a      	mov	r2, r1
 8003b66:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	607b      	str	r3, [r7, #4]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2b0f      	cmp	r3, #15
 8003b72:	d9ef      	bls.n	8003b54 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8003b74:	f3bf 8f5f 	dmb	sy
}
 8003b78:	bf00      	nop
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	20012eb0 	.word	0x20012eb0
 8003b84:	08005ee0 	.word	0x08005ee0
 8003b88:	20012f58 	.word	0x20012f58
 8003b8c:	20013358 	.word	0x20013358
 8003b90:	08005f20 	.word	0x08005f20

08003b94 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b08c      	sub	sp, #48	@ 0x30
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003ba0:	4b3e      	ldr	r3, [pc, #248]	@ (8003c9c <SEGGER_RTT_ReadNoLock+0x108>)
 8003ba2:	623b      	str	r3, [r7, #32]
 8003ba4:	6a3b      	ldr	r3, [r7, #32]
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b53      	cmp	r3, #83	@ 0x53
 8003bac:	d001      	beq.n	8003bb2 <SEGGER_RTT_ReadNoLock+0x1e>
 8003bae:	f7ff ff97 	bl	8003ae0 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	4413      	add	r3, r2
 8003bba:	00db      	lsls	r3, r3, #3
 8003bbc:	3360      	adds	r3, #96	@ 0x60
 8003bbe:	4a37      	ldr	r2, [pc, #220]	@ (8003c9c <SEGGER_RTT_ReadNoLock+0x108>)
 8003bc0:	4413      	add	r3, r2
 8003bc2:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003bd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d92b      	bls.n	8003c38 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	689a      	ldr	r2, [r3, #8]
 8003be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	bf28      	it	cs
 8003bf2:	4613      	movcs	r3, r2
 8003bf4:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bfc:	4413      	add	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	6939      	ldr	r1, [r7, #16]
 8003c04:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003c06:	f001 fe6e 	bl	80058e6 <memcpy>
    NumBytesRead += NumBytesRem;
 8003c0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	4413      	add	r3, r2
 8003c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003c12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	4413      	add	r3, r2
 8003c18:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003c22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	4413      	add	r3, r2
 8003c28:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d101      	bne.n	8003c38 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003c34:	2300      	movs	r3, #0
 8003c36:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003c40:	697a      	ldr	r2, [r7, #20]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4293      	cmp	r3, r2
 8003c46:	bf28      	it	cs
 8003c48:	4613      	movcs	r3, r2
 8003c4a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d019      	beq.n	8003c86 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	685a      	ldr	r2, [r3, #4]
 8003c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c58:	4413      	add	r3, r2
 8003c5a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	6939      	ldr	r1, [r7, #16]
 8003c60:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003c62:	f001 fe40 	bl	80058e6 <memcpy>
    NumBytesRead += NumBytesRem;
 8003c66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	4413      	add	r3, r2
 8003c74:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003c7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	4413      	add	r3, r2
 8003c84:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8003c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d002      	beq.n	8003c92 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c90:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3730      	adds	r7, #48	@ 0x30
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	20012eb0 	.word	0x20012eb0

08003ca0 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b088      	sub	sp, #32
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	607a      	str	r2, [r7, #4]
 8003cac:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8003cae:	4b3d      	ldr	r3, [pc, #244]	@ (8003da4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8003cb0:	61bb      	str	r3, [r7, #24]
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b53      	cmp	r3, #83	@ 0x53
 8003cba:	d001      	beq.n	8003cc0 <SEGGER_RTT_AllocUpBuffer+0x20>
 8003cbc:	f7ff ff10 	bl	8003ae0 <_DoInit>
  SEGGER_RTT_LOCK();
 8003cc0:	f3ef 8311 	mrs	r3, BASEPRI
 8003cc4:	f04f 0120 	mov.w	r1, #32
 8003cc8:	f381 8811 	msr	BASEPRI, r1
 8003ccc:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003cce:	4b35      	ldr	r3, [pc, #212]	@ (8003da4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8003cd0:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8003cd6:	6939      	ldr	r1, [r7, #16]
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	1c5a      	adds	r2, r3, #1
 8003cdc:	4613      	mov	r3, r2
 8003cde:	005b      	lsls	r3, r3, #1
 8003ce0:	4413      	add	r3, r2
 8003ce2:	00db      	lsls	r3, r3, #3
 8003ce4:	440b      	add	r3, r1
 8003ce6:	3304      	adds	r3, #4
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d008      	beq.n	8003d00 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	691b      	ldr	r3, [r3, #16]
 8003cf8:	69fa      	ldr	r2, [r7, #28]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	dbeb      	blt.n	8003cd6 <SEGGER_RTT_AllocUpBuffer+0x36>
 8003cfe:	e000      	b.n	8003d02 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8003d00:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	69fa      	ldr	r2, [r7, #28]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	da3f      	bge.n	8003d8c <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8003d0c:	6939      	ldr	r1, [r7, #16]
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	1c5a      	adds	r2, r3, #1
 8003d12:	4613      	mov	r3, r2
 8003d14:	005b      	lsls	r3, r3, #1
 8003d16:	4413      	add	r3, r2
 8003d18:	00db      	lsls	r3, r3, #3
 8003d1a:	440b      	add	r3, r1
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8003d20:	6939      	ldr	r1, [r7, #16]
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	1c5a      	adds	r2, r3, #1
 8003d26:	4613      	mov	r3, r2
 8003d28:	005b      	lsls	r3, r3, #1
 8003d2a:	4413      	add	r3, r2
 8003d2c:	00db      	lsls	r3, r3, #3
 8003d2e:	440b      	add	r3, r1
 8003d30:	3304      	adds	r3, #4
 8003d32:	68ba      	ldr	r2, [r7, #8]
 8003d34:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8003d36:	6939      	ldr	r1, [r7, #16]
 8003d38:	69fa      	ldr	r2, [r7, #28]
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	4413      	add	r3, r2
 8003d40:	00db      	lsls	r3, r3, #3
 8003d42:	440b      	add	r3, r1
 8003d44:	3320      	adds	r3, #32
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8003d4a:	6939      	ldr	r1, [r7, #16]
 8003d4c:	69fa      	ldr	r2, [r7, #28]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	4413      	add	r3, r2
 8003d54:	00db      	lsls	r3, r3, #3
 8003d56:	440b      	add	r3, r1
 8003d58:	3328      	adds	r3, #40	@ 0x28
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8003d5e:	6939      	ldr	r1, [r7, #16]
 8003d60:	69fa      	ldr	r2, [r7, #28]
 8003d62:	4613      	mov	r3, r2
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	4413      	add	r3, r2
 8003d68:	00db      	lsls	r3, r3, #3
 8003d6a:	440b      	add	r3, r1
 8003d6c:	3324      	adds	r3, #36	@ 0x24
 8003d6e:	2200      	movs	r2, #0
 8003d70:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8003d72:	6939      	ldr	r1, [r7, #16]
 8003d74:	69fa      	ldr	r2, [r7, #28]
 8003d76:	4613      	mov	r3, r2
 8003d78:	005b      	lsls	r3, r3, #1
 8003d7a:	4413      	add	r3, r2
 8003d7c:	00db      	lsls	r3, r3, #3
 8003d7e:	440b      	add	r3, r1
 8003d80:	332c      	adds	r3, #44	@ 0x2c
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003d86:	f3bf 8f5f 	dmb	sy
 8003d8a:	e002      	b.n	8003d92 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8003d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003d90:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8003d98:	69fb      	ldr	r3, [r7, #28]
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3720      	adds	r7, #32
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	20012eb0 	.word	0x20012eb0

08003da8 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b08a      	sub	sp, #40	@ 0x28
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
 8003db4:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8003db6:	4b21      	ldr	r3, [pc, #132]	@ (8003e3c <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8003db8:	623b      	str	r3, [r7, #32]
 8003dba:	6a3b      	ldr	r3, [r7, #32]
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b53      	cmp	r3, #83	@ 0x53
 8003dc2:	d001      	beq.n	8003dc8 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8003dc4:	f7ff fe8c 	bl	8003ae0 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003dc8:	4b1c      	ldr	r3, [pc, #112]	@ (8003e3c <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8003dca:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d82c      	bhi.n	8003e2c <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8003dd2:	f3ef 8311 	mrs	r3, BASEPRI
 8003dd6:	f04f 0120 	mov.w	r1, #32
 8003dda:	f381 8811 	msr	BASEPRI, r1
 8003dde:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	4613      	mov	r3, r2
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	4413      	add	r3, r2
 8003de8:	00db      	lsls	r3, r3, #3
 8003dea:	3360      	adds	r3, #96	@ 0x60
 8003dec:	69fa      	ldr	r2, [r7, #28]
 8003dee:	4413      	add	r3, r2
 8003df0:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00e      	beq.n	8003e16 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	68ba      	ldr	r2, [r7, #8]
 8003dfc:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	683a      	ldr	r2, [r7, #0]
 8003e08:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	2200      	movs	r2, #0
 8003e14:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e1a:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003e1c:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8003e26:	2300      	movs	r3, #0
 8003e28:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e2a:	e002      	b.n	8003e32 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8003e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e30:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8003e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3728      	adds	r7, #40	@ 0x28
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	20012eb0 	.word	0x20012eb0

08003e40 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8003e40:	b480      	push	{r7}
 8003e42:	b087      	sub	sp, #28
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d105      	bne.n	8003e5e <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	1c5a      	adds	r2, r3, #1
 8003e56:	60fa      	str	r2, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	701a      	strb	r2, [r3, #0]
 8003e5c:	e022      	b.n	8003ea4 <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	1c5a      	adds	r2, r3, #1
 8003e66:	60fa      	str	r2, [r7, #12]
 8003e68:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2b80      	cmp	r3, #128	@ 0x80
 8003e6e:	d90a      	bls.n	8003e86 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8003e70:	2380      	movs	r3, #128	@ 0x80
 8003e72:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 8003e74:	e007      	b.n	8003e86 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 8003e76:	68ba      	ldr	r2, [r7, #8]
 8003e78:	1c53      	adds	r3, r2, #1
 8003e7a:	60bb      	str	r3, [r7, #8]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	1c59      	adds	r1, r3, #1
 8003e80:	60f9      	str	r1, [r7, #12]
 8003e82:	7812      	ldrb	r2, [r2, #0]
 8003e84:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	1e5a      	subs	r2, r3, #1
 8003e8a:	607a      	str	r2, [r7, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d003      	beq.n	8003e98 <_EncodeStr+0x58>
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d1ee      	bne.n	8003e76 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	b2da      	uxtb	r2, r3
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	371c      	adds	r7, #28
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr

08003eb2 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8003eb2:	b480      	push	{r7}
 8003eb4:	b083      	sub	sp, #12
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	3307      	adds	r3, #7
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	370c      	adds	r7, #12
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr
	...

08003ecc <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003ed2:	4b34      	ldr	r3, [pc, #208]	@ (8003fa4 <_HandleIncomingPacket+0xd8>)
 8003ed4:	7e1b      	ldrb	r3, [r3, #24]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	1cfb      	adds	r3, r7, #3
 8003eda:	2201      	movs	r2, #1
 8003edc:	4619      	mov	r1, r3
 8003ede:	f7ff fe59 	bl	8003b94 <SEGGER_RTT_ReadNoLock>
 8003ee2:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d057      	beq.n	8003f9a <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8003eea:	78fb      	ldrb	r3, [r7, #3]
 8003eec:	2b80      	cmp	r3, #128	@ 0x80
 8003eee:	d031      	beq.n	8003f54 <_HandleIncomingPacket+0x88>
 8003ef0:	2b80      	cmp	r3, #128	@ 0x80
 8003ef2:	dc40      	bgt.n	8003f76 <_HandleIncomingPacket+0xaa>
 8003ef4:	2b07      	cmp	r3, #7
 8003ef6:	dc15      	bgt.n	8003f24 <_HandleIncomingPacket+0x58>
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	dd3c      	ble.n	8003f76 <_HandleIncomingPacket+0xaa>
 8003efc:	3b01      	subs	r3, #1
 8003efe:	2b06      	cmp	r3, #6
 8003f00:	d839      	bhi.n	8003f76 <_HandleIncomingPacket+0xaa>
 8003f02:	a201      	add	r2, pc, #4	@ (adr r2, 8003f08 <_HandleIncomingPacket+0x3c>)
 8003f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f08:	08003f2b 	.word	0x08003f2b
 8003f0c:	08003f31 	.word	0x08003f31
 8003f10:	08003f37 	.word	0x08003f37
 8003f14:	08003f3d 	.word	0x08003f3d
 8003f18:	08003f43 	.word	0x08003f43
 8003f1c:	08003f49 	.word	0x08003f49
 8003f20:	08003f4f 	.word	0x08003f4f
 8003f24:	2b7f      	cmp	r3, #127	@ 0x7f
 8003f26:	d033      	beq.n	8003f90 <_HandleIncomingPacket+0xc4>
 8003f28:	e025      	b.n	8003f76 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8003f2a:	f000 fbef 	bl	800470c <SEGGER_SYSVIEW_Start>
      break;
 8003f2e:	e034      	b.n	8003f9a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8003f30:	f000 fca6 	bl	8004880 <SEGGER_SYSVIEW_Stop>
      break;
 8003f34:	e031      	b.n	8003f9a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8003f36:	f000 fe7f 	bl	8004c38 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8003f3a:	e02e      	b.n	8003f9a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8003f3c:	f000 fe44 	bl	8004bc8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8003f40:	e02b      	b.n	8003f9a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8003f42:	f000 fcc3 	bl	80048cc <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8003f46:	e028      	b.n	8003f9a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8003f48:	f001 f9b0 	bl	80052ac <SEGGER_SYSVIEW_SendNumModules>
      break;
 8003f4c:	e025      	b.n	8003f9a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8003f4e:	f001 f98f 	bl	8005270 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8003f52:	e022      	b.n	8003f9a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003f54:	4b13      	ldr	r3, [pc, #76]	@ (8003fa4 <_HandleIncomingPacket+0xd8>)
 8003f56:	7e1b      	ldrb	r3, [r3, #24]
 8003f58:	4618      	mov	r0, r3
 8003f5a:	1cfb      	adds	r3, r7, #3
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	4619      	mov	r1, r3
 8003f60:	f7ff fe18 	bl	8003b94 <SEGGER_RTT_ReadNoLock>
 8003f64:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d013      	beq.n	8003f94 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8003f6c:	78fb      	ldrb	r3, [r7, #3]
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f001 f8f4 	bl	800515c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8003f74:	e00e      	b.n	8003f94 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8003f76:	78fb      	ldrb	r3, [r7, #3]
 8003f78:	b25b      	sxtb	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	da0c      	bge.n	8003f98 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003f7e:	4b09      	ldr	r3, [pc, #36]	@ (8003fa4 <_HandleIncomingPacket+0xd8>)
 8003f80:	7e1b      	ldrb	r3, [r3, #24]
 8003f82:	4618      	mov	r0, r3
 8003f84:	1cfb      	adds	r3, r7, #3
 8003f86:	2201      	movs	r2, #1
 8003f88:	4619      	mov	r1, r3
 8003f8a:	f7ff fe03 	bl	8003b94 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8003f8e:	e003      	b.n	8003f98 <_HandleIncomingPacket+0xcc>
      break;
 8003f90:	bf00      	nop
 8003f92:	e002      	b.n	8003f9a <_HandleIncomingPacket+0xce>
      break;
 8003f94:	bf00      	nop
 8003f96:	e000      	b.n	8003f9a <_HandleIncomingPacket+0xce>
      break;
 8003f98:	bf00      	nop
    }
  }
}
 8003f9a:	bf00      	nop
 8003f9c:	3708      	adds	r7, #8
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	20014370 	.word	0x20014370

08003fa8 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b08c      	sub	sp, #48	@ 0x30
 8003fac:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8003fae:	2301      	movs	r3, #1
 8003fb0:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8003fb2:	1d3b      	adds	r3, r7, #4
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fbc:	4b31      	ldr	r3, [pc, #196]	@ (8004084 <_TrySendOverflowPacket+0xdc>)
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fc2:	e00b      	b.n	8003fdc <_TrySendOverflowPacket+0x34>
 8003fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc6:	b2da      	uxtb	r2, r3
 8003fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fca:	1c59      	adds	r1, r3, #1
 8003fcc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8003fce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003fd2:	b2d2      	uxtb	r2, r2
 8003fd4:	701a      	strb	r2, [r3, #0]
 8003fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd8:	09db      	lsrs	r3, r3, #7
 8003fda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fde:	2b7f      	cmp	r3, #127	@ 0x7f
 8003fe0:	d8f0      	bhi.n	8003fc4 <_TrySendOverflowPacket+0x1c>
 8003fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fe4:	1c5a      	adds	r2, r3, #1
 8003fe6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fe8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fea:	b2d2      	uxtb	r2, r2
 8003fec:	701a      	strb	r2, [r3, #0]
 8003fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ff0:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003ff2:	4b25      	ldr	r3, [pc, #148]	@ (8004088 <_TrySendOverflowPacket+0xe0>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8003ff8:	4b22      	ldr	r3, [pc, #136]	@ (8004084 <_TrySendOverflowPacket+0xdc>)
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	627b      	str	r3, [r7, #36]	@ 0x24
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	623b      	str	r3, [r7, #32]
 800400a:	e00b      	b.n	8004024 <_TrySendOverflowPacket+0x7c>
 800400c:	6a3b      	ldr	r3, [r7, #32]
 800400e:	b2da      	uxtb	r2, r3
 8004010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004012:	1c59      	adds	r1, r3, #1
 8004014:	6279      	str	r1, [r7, #36]	@ 0x24
 8004016:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800401a:	b2d2      	uxtb	r2, r2
 800401c:	701a      	strb	r2, [r3, #0]
 800401e:	6a3b      	ldr	r3, [r7, #32]
 8004020:	09db      	lsrs	r3, r3, #7
 8004022:	623b      	str	r3, [r7, #32]
 8004024:	6a3b      	ldr	r3, [r7, #32]
 8004026:	2b7f      	cmp	r3, #127	@ 0x7f
 8004028:	d8f0      	bhi.n	800400c <_TrySendOverflowPacket+0x64>
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	1c5a      	adds	r2, r3, #1
 800402e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004030:	6a3a      	ldr	r2, [r7, #32]
 8004032:	b2d2      	uxtb	r2, r2
 8004034:	701a      	strb	r2, [r3, #0]
 8004036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004038:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800403a:	4b12      	ldr	r3, [pc, #72]	@ (8004084 <_TrySendOverflowPacket+0xdc>)
 800403c:	785b      	ldrb	r3, [r3, #1]
 800403e:	4618      	mov	r0, r3
 8004040:	1d3b      	adds	r3, r7, #4
 8004042:	69fa      	ldr	r2, [r7, #28]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	461a      	mov	r2, r3
 8004048:	1d3b      	adds	r3, r7, #4
 800404a:	4619      	mov	r1, r3
 800404c:	f7fc f8e0 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004050:	4603      	mov	r3, r0
 8004052:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d009      	beq.n	800406e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800405a:	4a0a      	ldr	r2, [pc, #40]	@ (8004084 <_TrySendOverflowPacket+0xdc>)
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004060:	4b08      	ldr	r3, [pc, #32]	@ (8004084 <_TrySendOverflowPacket+0xdc>)
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	3b01      	subs	r3, #1
 8004066:	b2da      	uxtb	r2, r3
 8004068:	4b06      	ldr	r3, [pc, #24]	@ (8004084 <_TrySendOverflowPacket+0xdc>)
 800406a:	701a      	strb	r2, [r3, #0]
 800406c:	e004      	b.n	8004078 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800406e:	4b05      	ldr	r3, [pc, #20]	@ (8004084 <_TrySendOverflowPacket+0xdc>)
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	3301      	adds	r3, #1
 8004074:	4a03      	ldr	r2, [pc, #12]	@ (8004084 <_TrySendOverflowPacket+0xdc>)
 8004076:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004078:	693b      	ldr	r3, [r7, #16]
}
 800407a:	4618      	mov	r0, r3
 800407c:	3730      	adds	r7, #48	@ 0x30
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	20014370 	.word	0x20014370
 8004088:	e0001004 	.word	0xe0001004

0800408c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800408c:	b580      	push	{r7, lr}
 800408e:	b08a      	sub	sp, #40	@ 0x28
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004098:	4b98      	ldr	r3, [pc, #608]	@ (80042fc <_SendPacket+0x270>)
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d010      	beq.n	80040c2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80040a0:	4b96      	ldr	r3, [pc, #600]	@ (80042fc <_SendPacket+0x270>)
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 812d 	beq.w	8004304 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80040aa:	4b94      	ldr	r3, [pc, #592]	@ (80042fc <_SendPacket+0x270>)
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d109      	bne.n	80040c6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80040b2:	f7ff ff79 	bl	8003fa8 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80040b6:	4b91      	ldr	r3, [pc, #580]	@ (80042fc <_SendPacket+0x270>)
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	f040 8124 	bne.w	8004308 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 80040c0:	e001      	b.n	80040c6 <_SendPacket+0x3a>
    goto Send;
 80040c2:	bf00      	nop
 80040c4:	e000      	b.n	80040c8 <_SendPacket+0x3c>
Send:
 80040c6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b1f      	cmp	r3, #31
 80040cc:	d809      	bhi.n	80040e2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80040ce:	4b8b      	ldr	r3, [pc, #556]	@ (80042fc <_SendPacket+0x270>)
 80040d0:	69da      	ldr	r2, [r3, #28]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	fa22 f303 	lsr.w	r3, r2, r3
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f040 8115 	bne.w	800430c <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2b17      	cmp	r3, #23
 80040e6:	d807      	bhi.n	80040f8 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	3b01      	subs	r3, #1
 80040ec:	60fb      	str	r3, [r7, #12]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	b2da      	uxtb	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	701a      	strb	r2, [r3, #0]
 80040f6:	e0c4      	b.n	8004282 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 80040f8:	68ba      	ldr	r2, [r7, #8]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	2b7f      	cmp	r3, #127	@ 0x7f
 8004104:	d912      	bls.n	800412c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	09da      	lsrs	r2, r3, #7
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	3b01      	subs	r3, #1
 800410e:	60fb      	str	r3, [r7, #12]
 8004110:	b2d2      	uxtb	r2, r2
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	b2db      	uxtb	r3, r3
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	3a01      	subs	r2, #1
 800411e:	60fa      	str	r2, [r7, #12]
 8004120:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004124:	b2da      	uxtb	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	701a      	strb	r2, [r3, #0]
 800412a:	e006      	b.n	800413a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	3b01      	subs	r3, #1
 8004130:	60fb      	str	r3, [r7, #12]
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	b2da      	uxtb	r2, r3
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2b7e      	cmp	r3, #126	@ 0x7e
 800413e:	d807      	bhi.n	8004150 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	3b01      	subs	r3, #1
 8004144:	60fb      	str	r3, [r7, #12]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	b2da      	uxtb	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	701a      	strb	r2, [r3, #0]
 800414e:	e098      	b.n	8004282 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004156:	d212      	bcs.n	800417e <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	09da      	lsrs	r2, r3, #7
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	3b01      	subs	r3, #1
 8004160:	60fb      	str	r3, [r7, #12]
 8004162:	b2d2      	uxtb	r2, r2
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	b2db      	uxtb	r3, r3
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	3a01      	subs	r2, #1
 8004170:	60fa      	str	r2, [r7, #12]
 8004172:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004176:	b2da      	uxtb	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	701a      	strb	r2, [r3, #0]
 800417c:	e081      	b.n	8004282 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004184:	d21d      	bcs.n	80041c2 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	0b9a      	lsrs	r2, r3, #14
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	3b01      	subs	r3, #1
 800418e:	60fb      	str	r3, [r7, #12]
 8004190:	b2d2      	uxtb	r2, r2
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	09db      	lsrs	r3, r3, #7
 800419a:	b2db      	uxtb	r3, r3
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	3a01      	subs	r2, #1
 80041a0:	60fa      	str	r2, [r7, #12]
 80041a2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	3a01      	subs	r2, #1
 80041b4:	60fa      	str	r2, [r7, #12]
 80041b6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80041ba:	b2da      	uxtb	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	701a      	strb	r2, [r3, #0]
 80041c0:	e05f      	b.n	8004282 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041c8:	d228      	bcs.n	800421c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	0d5a      	lsrs	r2, r3, #21
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	3b01      	subs	r3, #1
 80041d2:	60fb      	str	r3, [r7, #12]
 80041d4:	b2d2      	uxtb	r2, r2
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	0b9b      	lsrs	r3, r3, #14
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	3a01      	subs	r2, #1
 80041e4:	60fa      	str	r2, [r7, #12]
 80041e6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80041ea:	b2da      	uxtb	r2, r3
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	09db      	lsrs	r3, r3, #7
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	3a01      	subs	r2, #1
 80041fa:	60fa      	str	r2, [r7, #12]
 80041fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004200:	b2da      	uxtb	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	b2db      	uxtb	r3, r3
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	3a01      	subs	r2, #1
 800420e:	60fa      	str	r2, [r7, #12]
 8004210:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004214:	b2da      	uxtb	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	701a      	strb	r2, [r3, #0]
 800421a:	e032      	b.n	8004282 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	0f1a      	lsrs	r2, r3, #28
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	3b01      	subs	r3, #1
 8004224:	60fb      	str	r3, [r7, #12]
 8004226:	b2d2      	uxtb	r2, r2
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	0d5b      	lsrs	r3, r3, #21
 8004230:	b2db      	uxtb	r3, r3
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	3a01      	subs	r2, #1
 8004236:	60fa      	str	r2, [r7, #12]
 8004238:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800423c:	b2da      	uxtb	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	0b9b      	lsrs	r3, r3, #14
 8004246:	b2db      	uxtb	r3, r3
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	3a01      	subs	r2, #1
 800424c:	60fa      	str	r2, [r7, #12]
 800424e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004252:	b2da      	uxtb	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	09db      	lsrs	r3, r3, #7
 800425c:	b2db      	uxtb	r3, r3
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	3a01      	subs	r2, #1
 8004262:	60fa      	str	r2, [r7, #12]
 8004264:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004268:	b2da      	uxtb	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	b2db      	uxtb	r3, r3
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	3a01      	subs	r2, #1
 8004276:	60fa      	str	r2, [r7, #12]
 8004278:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800427c:	b2da      	uxtb	r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004282:	4b1f      	ldr	r3, [pc, #124]	@ (8004300 <_SendPacket+0x274>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004288:	4b1c      	ldr	r3, [pc, #112]	@ (80042fc <_SendPacket+0x270>)
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	627b      	str	r3, [r7, #36]	@ 0x24
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	623b      	str	r3, [r7, #32]
 800429a:	e00b      	b.n	80042b4 <_SendPacket+0x228>
 800429c:	6a3b      	ldr	r3, [r7, #32]
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a2:	1c59      	adds	r1, r3, #1
 80042a4:	6279      	str	r1, [r7, #36]	@ 0x24
 80042a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80042aa:	b2d2      	uxtb	r2, r2
 80042ac:	701a      	strb	r2, [r3, #0]
 80042ae:	6a3b      	ldr	r3, [r7, #32]
 80042b0:	09db      	lsrs	r3, r3, #7
 80042b2:	623b      	str	r3, [r7, #32]
 80042b4:	6a3b      	ldr	r3, [r7, #32]
 80042b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80042b8:	d8f0      	bhi.n	800429c <_SendPacket+0x210>
 80042ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042bc:	1c5a      	adds	r2, r3, #1
 80042be:	627a      	str	r2, [r7, #36]	@ 0x24
 80042c0:	6a3a      	ldr	r2, [r7, #32]
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	701a      	strb	r2, [r3, #0]
 80042c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c8:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 80042ca:	4b0c      	ldr	r3, [pc, #48]	@ (80042fc <_SendPacket+0x270>)
 80042cc:	785b      	ldrb	r3, [r3, #1]
 80042ce:	4618      	mov	r0, r3
 80042d0:	68ba      	ldr	r2, [r7, #8]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	461a      	mov	r2, r3
 80042d8:	68f9      	ldr	r1, [r7, #12]
 80042da:	f7fb ff99 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80042de:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d003      	beq.n	80042ee <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80042e6:	4a05      	ldr	r2, [pc, #20]	@ (80042fc <_SendPacket+0x270>)
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	60d3      	str	r3, [r2, #12]
 80042ec:	e00f      	b.n	800430e <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80042ee:	4b03      	ldr	r3, [pc, #12]	@ (80042fc <_SendPacket+0x270>)
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	3301      	adds	r3, #1
 80042f4:	b2da      	uxtb	r2, r3
 80042f6:	4b01      	ldr	r3, [pc, #4]	@ (80042fc <_SendPacket+0x270>)
 80042f8:	701a      	strb	r2, [r3, #0]
 80042fa:	e008      	b.n	800430e <_SendPacket+0x282>
 80042fc:	20014370 	.word	0x20014370
 8004300:	e0001004 	.word	0xe0001004
    goto SendDone;
 8004304:	bf00      	nop
 8004306:	e002      	b.n	800430e <_SendPacket+0x282>
      goto SendDone;
 8004308:	bf00      	nop
 800430a:	e000      	b.n	800430e <_SendPacket+0x282>
      goto SendDone;
 800430c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800430e:	4b14      	ldr	r3, [pc, #80]	@ (8004360 <_SendPacket+0x2d4>)
 8004310:	7e1b      	ldrb	r3, [r3, #24]
 8004312:	4619      	mov	r1, r3
 8004314:	4a13      	ldr	r2, [pc, #76]	@ (8004364 <_SendPacket+0x2d8>)
 8004316:	460b      	mov	r3, r1
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	440b      	add	r3, r1
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	4413      	add	r3, r2
 8004320:	336c      	adds	r3, #108	@ 0x6c
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	4b0e      	ldr	r3, [pc, #56]	@ (8004360 <_SendPacket+0x2d4>)
 8004326:	7e1b      	ldrb	r3, [r3, #24]
 8004328:	4618      	mov	r0, r3
 800432a:	490e      	ldr	r1, [pc, #56]	@ (8004364 <_SendPacket+0x2d8>)
 800432c:	4603      	mov	r3, r0
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	4403      	add	r3, r0
 8004332:	00db      	lsls	r3, r3, #3
 8004334:	440b      	add	r3, r1
 8004336:	3370      	adds	r3, #112	@ 0x70
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	429a      	cmp	r2, r3
 800433c:	d00b      	beq.n	8004356 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800433e:	4b08      	ldr	r3, [pc, #32]	@ (8004360 <_SendPacket+0x2d4>)
 8004340:	789b      	ldrb	r3, [r3, #2]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d107      	bne.n	8004356 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004346:	4b06      	ldr	r3, [pc, #24]	@ (8004360 <_SendPacket+0x2d4>)
 8004348:	2201      	movs	r2, #1
 800434a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800434c:	f7ff fdbe 	bl	8003ecc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004350:	4b03      	ldr	r3, [pc, #12]	@ (8004360 <_SendPacket+0x2d4>)
 8004352:	2200      	movs	r2, #0
 8004354:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004356:	bf00      	nop
 8004358:	3728      	adds	r7, #40	@ 0x28
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	20014370 	.word	0x20014370
 8004364:	20012eb0 	.word	0x20012eb0

08004368 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af02      	add	r7, sp, #8
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
 8004374:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004376:	2300      	movs	r3, #0
 8004378:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800437c:	4917      	ldr	r1, [pc, #92]	@ (80043dc <SEGGER_SYSVIEW_Init+0x74>)
 800437e:	4818      	ldr	r0, [pc, #96]	@ (80043e0 <SEGGER_SYSVIEW_Init+0x78>)
 8004380:	f7ff fc8e 	bl	8003ca0 <SEGGER_RTT_AllocUpBuffer>
 8004384:	4603      	mov	r3, r0
 8004386:	b2da      	uxtb	r2, r3
 8004388:	4b16      	ldr	r3, [pc, #88]	@ (80043e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800438a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800438c:	4b15      	ldr	r3, [pc, #84]	@ (80043e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800438e:	785a      	ldrb	r2, [r3, #1]
 8004390:	4b14      	ldr	r3, [pc, #80]	@ (80043e4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004392:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004394:	4b13      	ldr	r3, [pc, #76]	@ (80043e4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004396:	7e1b      	ldrb	r3, [r3, #24]
 8004398:	4618      	mov	r0, r3
 800439a:	2300      	movs	r3, #0
 800439c:	9300      	str	r3, [sp, #0]
 800439e:	2308      	movs	r3, #8
 80043a0:	4a11      	ldr	r2, [pc, #68]	@ (80043e8 <SEGGER_SYSVIEW_Init+0x80>)
 80043a2:	490f      	ldr	r1, [pc, #60]	@ (80043e0 <SEGGER_SYSVIEW_Init+0x78>)
 80043a4:	f7ff fd00 	bl	8003da8 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80043a8:	4b0e      	ldr	r3, [pc, #56]	@ (80043e4 <SEGGER_SYSVIEW_Init+0x7c>)
 80043aa:	2200      	movs	r2, #0
 80043ac:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80043ae:	4b0f      	ldr	r3, [pc, #60]	@ (80043ec <SEGGER_SYSVIEW_Init+0x84>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a0c      	ldr	r2, [pc, #48]	@ (80043e4 <SEGGER_SYSVIEW_Init+0x7c>)
 80043b4:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80043b6:	4a0b      	ldr	r2, [pc, #44]	@ (80043e4 <SEGGER_SYSVIEW_Init+0x7c>)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80043bc:	4a09      	ldr	r2, [pc, #36]	@ (80043e4 <SEGGER_SYSVIEW_Init+0x7c>)
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80043c2:	4a08      	ldr	r2, [pc, #32]	@ (80043e4 <SEGGER_SYSVIEW_Init+0x7c>)
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80043c8:	4a06      	ldr	r2, [pc, #24]	@ (80043e4 <SEGGER_SYSVIEW_Init+0x7c>)
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80043ce:	4b05      	ldr	r3, [pc, #20]	@ (80043e4 <SEGGER_SYSVIEW_Init+0x7c>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80043d4:	bf00      	nop
 80043d6:	3710      	adds	r7, #16
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	20013368 	.word	0x20013368
 80043e0:	08005ef4 	.word	0x08005ef4
 80043e4:	20014370 	.word	0x20014370
 80043e8:	20014368 	.word	0x20014368
 80043ec:	e0001004 	.word	0xe0001004

080043f0 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80043f8:	4a04      	ldr	r2, [pc, #16]	@ (800440c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6113      	str	r3, [r2, #16]
}
 80043fe:	bf00      	nop
 8004400:	370c      	adds	r7, #12
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	20014370 	.word	0x20014370

08004410 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004418:	f3ef 8311 	mrs	r3, BASEPRI
 800441c:	f04f 0120 	mov.w	r1, #32
 8004420:	f381 8811 	msr	BASEPRI, r1
 8004424:	60fb      	str	r3, [r7, #12]
 8004426:	4808      	ldr	r0, [pc, #32]	@ (8004448 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004428:	f7ff fd43 	bl	8003eb2 <_PreparePacket>
 800442c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	68b9      	ldr	r1, [r7, #8]
 8004432:	68b8      	ldr	r0, [r7, #8]
 8004434:	f7ff fe2a 	bl	800408c <_SendPacket>
  RECORD_END();
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f383 8811 	msr	BASEPRI, r3
}
 800443e:	bf00      	nop
 8004440:	3710      	adds	r7, #16
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	200143a0 	.word	0x200143a0

0800444c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800444c:	b580      	push	{r7, lr}
 800444e:	b088      	sub	sp, #32
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004456:	f3ef 8311 	mrs	r3, BASEPRI
 800445a:	f04f 0120 	mov.w	r1, #32
 800445e:	f381 8811 	msr	BASEPRI, r1
 8004462:	617b      	str	r3, [r7, #20]
 8004464:	4816      	ldr	r0, [pc, #88]	@ (80044c0 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8004466:	f7ff fd24 	bl	8003eb2 <_PreparePacket>
 800446a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	61fb      	str	r3, [r7, #28]
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	61bb      	str	r3, [r7, #24]
 8004478:	e00b      	b.n	8004492 <SEGGER_SYSVIEW_RecordU32+0x46>
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	b2da      	uxtb	r2, r3
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	1c59      	adds	r1, r3, #1
 8004482:	61f9      	str	r1, [r7, #28]
 8004484:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004488:	b2d2      	uxtb	r2, r2
 800448a:	701a      	strb	r2, [r3, #0]
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	09db      	lsrs	r3, r3, #7
 8004490:	61bb      	str	r3, [r7, #24]
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	2b7f      	cmp	r3, #127	@ 0x7f
 8004496:	d8f0      	bhi.n	800447a <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	1c5a      	adds	r2, r3, #1
 800449c:	61fa      	str	r2, [r7, #28]
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	b2d2      	uxtb	r2, r2
 80044a2:	701a      	strb	r2, [r3, #0]
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	68f9      	ldr	r1, [r7, #12]
 80044ac:	6938      	ldr	r0, [r7, #16]
 80044ae:	f7ff fded 	bl	800408c <_SendPacket>
  RECORD_END();
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f383 8811 	msr	BASEPRI, r3
}
 80044b8:	bf00      	nop
 80044ba:	3720      	adds	r7, #32
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}
 80044c0:	200143a0 	.word	0x200143a0

080044c4 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b08c      	sub	sp, #48	@ 0x30
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80044d0:	f3ef 8311 	mrs	r3, BASEPRI
 80044d4:	f04f 0120 	mov.w	r1, #32
 80044d8:	f381 8811 	msr	BASEPRI, r1
 80044dc:	61fb      	str	r3, [r7, #28]
 80044de:	4825      	ldr	r0, [pc, #148]	@ (8004574 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80044e0:	f7ff fce7 	bl	8003eb2 <_PreparePacket>
 80044e4:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044f2:	e00b      	b.n	800450c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80044f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044fa:	1c59      	adds	r1, r3, #1
 80044fc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80044fe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004502:	b2d2      	uxtb	r2, r2
 8004504:	701a      	strb	r2, [r3, #0]
 8004506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004508:	09db      	lsrs	r3, r3, #7
 800450a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800450c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800450e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004510:	d8f0      	bhi.n	80044f4 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004514:	1c5a      	adds	r2, r3, #1
 8004516:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004518:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800451a:	b2d2      	uxtb	r2, r2
 800451c:	701a      	strb	r2, [r3, #0]
 800451e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004520:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	627b      	str	r3, [r7, #36]	@ 0x24
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	623b      	str	r3, [r7, #32]
 800452a:	e00b      	b.n	8004544 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800452c:	6a3b      	ldr	r3, [r7, #32]
 800452e:	b2da      	uxtb	r2, r3
 8004530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004532:	1c59      	adds	r1, r3, #1
 8004534:	6279      	str	r1, [r7, #36]	@ 0x24
 8004536:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800453a:	b2d2      	uxtb	r2, r2
 800453c:	701a      	strb	r2, [r3, #0]
 800453e:	6a3b      	ldr	r3, [r7, #32]
 8004540:	09db      	lsrs	r3, r3, #7
 8004542:	623b      	str	r3, [r7, #32]
 8004544:	6a3b      	ldr	r3, [r7, #32]
 8004546:	2b7f      	cmp	r3, #127	@ 0x7f
 8004548:	d8f0      	bhi.n	800452c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800454a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454c:	1c5a      	adds	r2, r3, #1
 800454e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004550:	6a3a      	ldr	r2, [r7, #32]
 8004552:	b2d2      	uxtb	r2, r2
 8004554:	701a      	strb	r2, [r3, #0]
 8004556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004558:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	6979      	ldr	r1, [r7, #20]
 800455e:	69b8      	ldr	r0, [r7, #24]
 8004560:	f7ff fd94 	bl	800408c <_SendPacket>
  RECORD_END();
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	f383 8811 	msr	BASEPRI, r3
}
 800456a:	bf00      	nop
 800456c:	3730      	adds	r7, #48	@ 0x30
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	200143a0 	.word	0x200143a0

08004578 <SEGGER_SYSVIEW_RecordU32x6>:
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*    Para5   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x6(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4, U32 Para5) {
 8004578:	b580      	push	{r7, lr}
 800457a:	b094      	sub	sp, #80	@ 0x50
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
 8004584:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 6 * SEGGER_SYSVIEW_QUANTA_U32);
 8004586:	f3ef 8311 	mrs	r3, BASEPRI
 800458a:	f04f 0120 	mov.w	r1, #32
 800458e:	f381 8811 	msr	BASEPRI, r1
 8004592:	61fb      	str	r3, [r7, #28]
 8004594:	485c      	ldr	r0, [pc, #368]	@ (8004708 <SEGGER_SYSVIEW_RecordU32x6+0x190>)
 8004596:	f7ff fc8c 	bl	8003eb2 <_PreparePacket>
 800459a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045a8:	e00b      	b.n	80045c2 <SEGGER_SYSVIEW_RecordU32x6+0x4a>
 80045aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045ac:	b2da      	uxtb	r2, r3
 80045ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045b0:	1c59      	adds	r1, r3, #1
 80045b2:	64f9      	str	r1, [r7, #76]	@ 0x4c
 80045b4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80045b8:	b2d2      	uxtb	r2, r2
 80045ba:	701a      	strb	r2, [r3, #0]
 80045bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045be:	09db      	lsrs	r3, r3, #7
 80045c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045c4:	2b7f      	cmp	r3, #127	@ 0x7f
 80045c6:	d8f0      	bhi.n	80045aa <SEGGER_SYSVIEW_RecordU32x6+0x32>
 80045c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ca:	1c5a      	adds	r2, r3, #1
 80045cc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80045ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	701a      	strb	r2, [r3, #0]
 80045d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045d6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	647b      	str	r3, [r7, #68]	@ 0x44
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	643b      	str	r3, [r7, #64]	@ 0x40
 80045e0:	e00b      	b.n	80045fa <SEGGER_SYSVIEW_RecordU32x6+0x82>
 80045e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045e4:	b2da      	uxtb	r2, r3
 80045e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045e8:	1c59      	adds	r1, r3, #1
 80045ea:	6479      	str	r1, [r7, #68]	@ 0x44
 80045ec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80045f0:	b2d2      	uxtb	r2, r2
 80045f2:	701a      	strb	r2, [r3, #0]
 80045f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045f6:	09db      	lsrs	r3, r3, #7
 80045f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80045fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80045fe:	d8f0      	bhi.n	80045e2 <SEGGER_SYSVIEW_RecordU32x6+0x6a>
 8004600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004602:	1c5a      	adds	r2, r3, #1
 8004604:	647a      	str	r2, [r7, #68]	@ 0x44
 8004606:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004608:	b2d2      	uxtb	r2, r2
 800460a:	701a      	strb	r2, [r3, #0]
 800460c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800460e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004618:	e00b      	b.n	8004632 <SEGGER_SYSVIEW_RecordU32x6+0xba>
 800461a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800461c:	b2da      	uxtb	r2, r3
 800461e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004620:	1c59      	adds	r1, r3, #1
 8004622:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8004624:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004628:	b2d2      	uxtb	r2, r2
 800462a:	701a      	strb	r2, [r3, #0]
 800462c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800462e:	09db      	lsrs	r3, r3, #7
 8004630:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004634:	2b7f      	cmp	r3, #127	@ 0x7f
 8004636:	d8f0      	bhi.n	800461a <SEGGER_SYSVIEW_RecordU32x6+0xa2>
 8004638:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800463a:	1c5a      	adds	r2, r3, #1
 800463c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800463e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004640:	b2d2      	uxtb	r2, r2
 8004642:	701a      	strb	r2, [r3, #0]
 8004644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004646:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	637b      	str	r3, [r7, #52]	@ 0x34
 800464c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800464e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004650:	e00b      	b.n	800466a <SEGGER_SYSVIEW_RecordU32x6+0xf2>
 8004652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004654:	b2da      	uxtb	r2, r3
 8004656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004658:	1c59      	adds	r1, r3, #1
 800465a:	6379      	str	r1, [r7, #52]	@ 0x34
 800465c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004660:	b2d2      	uxtb	r2, r2
 8004662:	701a      	strb	r2, [r3, #0]
 8004664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004666:	09db      	lsrs	r3, r3, #7
 8004668:	633b      	str	r3, [r7, #48]	@ 0x30
 800466a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800466c:	2b7f      	cmp	r3, #127	@ 0x7f
 800466e:	d8f0      	bhi.n	8004652 <SEGGER_SYSVIEW_RecordU32x6+0xda>
 8004670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004672:	1c5a      	adds	r2, r3, #1
 8004674:	637a      	str	r2, [r7, #52]	@ 0x34
 8004676:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004678:	b2d2      	uxtb	r2, r2
 800467a:	701a      	strb	r2, [r3, #0]
 800467c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800467e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004684:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004686:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004688:	e00b      	b.n	80046a2 <SEGGER_SYSVIEW_RecordU32x6+0x12a>
 800468a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800468c:	b2da      	uxtb	r2, r3
 800468e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004690:	1c59      	adds	r1, r3, #1
 8004692:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004694:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004698:	b2d2      	uxtb	r2, r2
 800469a:	701a      	strb	r2, [r3, #0]
 800469c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469e:	09db      	lsrs	r3, r3, #7
 80046a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80046a6:	d8f0      	bhi.n	800468a <SEGGER_SYSVIEW_RecordU32x6+0x112>
 80046a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046aa:	1c5a      	adds	r2, r3, #1
 80046ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046b0:	b2d2      	uxtb	r2, r2
 80046b2:	701a      	strb	r2, [r3, #0]
 80046b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para5);
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80046bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80046be:	623b      	str	r3, [r7, #32]
 80046c0:	e00b      	b.n	80046da <SEGGER_SYSVIEW_RecordU32x6+0x162>
 80046c2:	6a3b      	ldr	r3, [r7, #32]
 80046c4:	b2da      	uxtb	r2, r3
 80046c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c8:	1c59      	adds	r1, r3, #1
 80046ca:	6279      	str	r1, [r7, #36]	@ 0x24
 80046cc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80046d0:	b2d2      	uxtb	r2, r2
 80046d2:	701a      	strb	r2, [r3, #0]
 80046d4:	6a3b      	ldr	r3, [r7, #32]
 80046d6:	09db      	lsrs	r3, r3, #7
 80046d8:	623b      	str	r3, [r7, #32]
 80046da:	6a3b      	ldr	r3, [r7, #32]
 80046dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80046de:	d8f0      	bhi.n	80046c2 <SEGGER_SYSVIEW_RecordU32x6+0x14a>
 80046e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e2:	1c5a      	adds	r2, r3, #1
 80046e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80046e6:	6a3a      	ldr	r2, [r7, #32]
 80046e8:	b2d2      	uxtb	r2, r2
 80046ea:	701a      	strb	r2, [r3, #0]
 80046ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ee:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	6979      	ldr	r1, [r7, #20]
 80046f4:	69b8      	ldr	r0, [r7, #24]
 80046f6:	f7ff fcc9 	bl	800408c <_SendPacket>
  RECORD_END();
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	f383 8811 	msr	BASEPRI, r3
}
 8004700:	bf00      	nop
 8004702:	3750      	adds	r7, #80	@ 0x50
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	200143a0 	.word	0x200143a0

0800470c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800470c:	b580      	push	{r7, lr}
 800470e:	b08c      	sub	sp, #48	@ 0x30
 8004710:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8004712:	4b58      	ldr	r3, [pc, #352]	@ (8004874 <SEGGER_SYSVIEW_Start+0x168>)
 8004714:	2201      	movs	r2, #1
 8004716:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8004718:	f3ef 8311 	mrs	r3, BASEPRI
 800471c:	f04f 0120 	mov.w	r1, #32
 8004720:	f381 8811 	msr	BASEPRI, r1
 8004724:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8004726:	4b53      	ldr	r3, [pc, #332]	@ (8004874 <SEGGER_SYSVIEW_Start+0x168>)
 8004728:	785b      	ldrb	r3, [r3, #1]
 800472a:	220a      	movs	r2, #10
 800472c:	4952      	ldr	r1, [pc, #328]	@ (8004878 <SEGGER_SYSVIEW_Start+0x16c>)
 800472e:	4618      	mov	r0, r3
 8004730:	f7fb fd6e 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800473a:	200a      	movs	r0, #10
 800473c:	f7ff fe68 	bl	8004410 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004740:	f3ef 8311 	mrs	r3, BASEPRI
 8004744:	f04f 0120 	mov.w	r1, #32
 8004748:	f381 8811 	msr	BASEPRI, r1
 800474c:	60bb      	str	r3, [r7, #8]
 800474e:	484b      	ldr	r0, [pc, #300]	@ (800487c <SEGGER_SYSVIEW_Start+0x170>)
 8004750:	f7ff fbaf 	bl	8003eb2 <_PreparePacket>
 8004754:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800475e:	4b45      	ldr	r3, [pc, #276]	@ (8004874 <SEGGER_SYSVIEW_Start+0x168>)
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004764:	e00b      	b.n	800477e <SEGGER_SYSVIEW_Start+0x72>
 8004766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004768:	b2da      	uxtb	r2, r3
 800476a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800476c:	1c59      	adds	r1, r3, #1
 800476e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004770:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004774:	b2d2      	uxtb	r2, r2
 8004776:	701a      	strb	r2, [r3, #0]
 8004778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800477a:	09db      	lsrs	r3, r3, #7
 800477c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800477e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004780:	2b7f      	cmp	r3, #127	@ 0x7f
 8004782:	d8f0      	bhi.n	8004766 <SEGGER_SYSVIEW_Start+0x5a>
 8004784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004786:	1c5a      	adds	r2, r3, #1
 8004788:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800478a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800478c:	b2d2      	uxtb	r2, r2
 800478e:	701a      	strb	r2, [r3, #0]
 8004790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004792:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	627b      	str	r3, [r7, #36]	@ 0x24
 8004798:	4b36      	ldr	r3, [pc, #216]	@ (8004874 <SEGGER_SYSVIEW_Start+0x168>)
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	623b      	str	r3, [r7, #32]
 800479e:	e00b      	b.n	80047b8 <SEGGER_SYSVIEW_Start+0xac>
 80047a0:	6a3b      	ldr	r3, [r7, #32]
 80047a2:	b2da      	uxtb	r2, r3
 80047a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a6:	1c59      	adds	r1, r3, #1
 80047a8:	6279      	str	r1, [r7, #36]	@ 0x24
 80047aa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80047ae:	b2d2      	uxtb	r2, r2
 80047b0:	701a      	strb	r2, [r3, #0]
 80047b2:	6a3b      	ldr	r3, [r7, #32]
 80047b4:	09db      	lsrs	r3, r3, #7
 80047b6:	623b      	str	r3, [r7, #32]
 80047b8:	6a3b      	ldr	r3, [r7, #32]
 80047ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80047bc:	d8f0      	bhi.n	80047a0 <SEGGER_SYSVIEW_Start+0x94>
 80047be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c0:	1c5a      	adds	r2, r3, #1
 80047c2:	627a      	str	r2, [r7, #36]	@ 0x24
 80047c4:	6a3a      	ldr	r2, [r7, #32]
 80047c6:	b2d2      	uxtb	r2, r2
 80047c8:	701a      	strb	r2, [r3, #0]
 80047ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047cc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	61fb      	str	r3, [r7, #28]
 80047d2:	4b28      	ldr	r3, [pc, #160]	@ (8004874 <SEGGER_SYSVIEW_Start+0x168>)
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	61bb      	str	r3, [r7, #24]
 80047d8:	e00b      	b.n	80047f2 <SEGGER_SYSVIEW_Start+0xe6>
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	b2da      	uxtb	r2, r3
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	1c59      	adds	r1, r3, #1
 80047e2:	61f9      	str	r1, [r7, #28]
 80047e4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80047e8:	b2d2      	uxtb	r2, r2
 80047ea:	701a      	strb	r2, [r3, #0]
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	09db      	lsrs	r3, r3, #7
 80047f0:	61bb      	str	r3, [r7, #24]
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80047f6:	d8f0      	bhi.n	80047da <SEGGER_SYSVIEW_Start+0xce>
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	1c5a      	adds	r2, r3, #1
 80047fc:	61fa      	str	r2, [r7, #28]
 80047fe:	69ba      	ldr	r2, [r7, #24]
 8004800:	b2d2      	uxtb	r2, r2
 8004802:	701a      	strb	r2, [r3, #0]
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	617b      	str	r3, [r7, #20]
 800480c:	2300      	movs	r3, #0
 800480e:	613b      	str	r3, [r7, #16]
 8004810:	e00b      	b.n	800482a <SEGGER_SYSVIEW_Start+0x11e>
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	b2da      	uxtb	r2, r3
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	1c59      	adds	r1, r3, #1
 800481a:	6179      	str	r1, [r7, #20]
 800481c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004820:	b2d2      	uxtb	r2, r2
 8004822:	701a      	strb	r2, [r3, #0]
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	09db      	lsrs	r3, r3, #7
 8004828:	613b      	str	r3, [r7, #16]
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	2b7f      	cmp	r3, #127	@ 0x7f
 800482e:	d8f0      	bhi.n	8004812 <SEGGER_SYSVIEW_Start+0x106>
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	1c5a      	adds	r2, r3, #1
 8004834:	617a      	str	r2, [r7, #20]
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	b2d2      	uxtb	r2, r2
 800483a:	701a      	strb	r2, [r3, #0]
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004840:	2218      	movs	r2, #24
 8004842:	6839      	ldr	r1, [r7, #0]
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f7ff fc21 	bl	800408c <_SendPacket>
      RECORD_END();
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004850:	4b08      	ldr	r3, [pc, #32]	@ (8004874 <SEGGER_SYSVIEW_Start+0x168>)
 8004852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004854:	2b00      	cmp	r3, #0
 8004856:	d002      	beq.n	800485e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004858:	4b06      	ldr	r3, [pc, #24]	@ (8004874 <SEGGER_SYSVIEW_Start+0x168>)
 800485a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800485c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800485e:	f000 f9eb 	bl	8004c38 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8004862:	f000 f9b1 	bl	8004bc8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8004866:	f000 fd21 	bl	80052ac <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800486a:	bf00      	nop
 800486c:	3730      	adds	r7, #48	@ 0x30
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	20014370 	.word	0x20014370
 8004878:	08005f34 	.word	0x08005f34
 800487c:	200143a0 	.word	0x200143a0

08004880 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004886:	f3ef 8311 	mrs	r3, BASEPRI
 800488a:	f04f 0120 	mov.w	r1, #32
 800488e:	f381 8811 	msr	BASEPRI, r1
 8004892:	607b      	str	r3, [r7, #4]
 8004894:	480b      	ldr	r0, [pc, #44]	@ (80048c4 <SEGGER_SYSVIEW_Stop+0x44>)
 8004896:	f7ff fb0c 	bl	8003eb2 <_PreparePacket>
 800489a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800489c:	4b0a      	ldr	r3, [pc, #40]	@ (80048c8 <SEGGER_SYSVIEW_Stop+0x48>)
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d007      	beq.n	80048b4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80048a4:	220b      	movs	r2, #11
 80048a6:	6839      	ldr	r1, [r7, #0]
 80048a8:	6838      	ldr	r0, [r7, #0]
 80048aa:	f7ff fbef 	bl	800408c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80048ae:	4b06      	ldr	r3, [pc, #24]	@ (80048c8 <SEGGER_SYSVIEW_Stop+0x48>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f383 8811 	msr	BASEPRI, r3
}
 80048ba:	bf00      	nop
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	200143a0 	.word	0x200143a0
 80048c8:	20014370 	.word	0x20014370

080048cc <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b08c      	sub	sp, #48	@ 0x30
 80048d0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80048d2:	f3ef 8311 	mrs	r3, BASEPRI
 80048d6:	f04f 0120 	mov.w	r1, #32
 80048da:	f381 8811 	msr	BASEPRI, r1
 80048de:	60fb      	str	r3, [r7, #12]
 80048e0:	4845      	ldr	r0, [pc, #276]	@ (80049f8 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80048e2:	f7ff fae6 	bl	8003eb2 <_PreparePacket>
 80048e6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048f0:	4b42      	ldr	r3, [pc, #264]	@ (80049fc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048f6:	e00b      	b.n	8004910 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80048f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048fa:	b2da      	uxtb	r2, r3
 80048fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048fe:	1c59      	adds	r1, r3, #1
 8004900:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004902:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004906:	b2d2      	uxtb	r2, r2
 8004908:	701a      	strb	r2, [r3, #0]
 800490a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800490c:	09db      	lsrs	r3, r3, #7
 800490e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004912:	2b7f      	cmp	r3, #127	@ 0x7f
 8004914:	d8f0      	bhi.n	80048f8 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8004916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004918:	1c5a      	adds	r2, r3, #1
 800491a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800491c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800491e:	b2d2      	uxtb	r2, r2
 8004920:	701a      	strb	r2, [r3, #0]
 8004922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004924:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	627b      	str	r3, [r7, #36]	@ 0x24
 800492a:	4b34      	ldr	r3, [pc, #208]	@ (80049fc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	623b      	str	r3, [r7, #32]
 8004930:	e00b      	b.n	800494a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8004932:	6a3b      	ldr	r3, [r7, #32]
 8004934:	b2da      	uxtb	r2, r3
 8004936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004938:	1c59      	adds	r1, r3, #1
 800493a:	6279      	str	r1, [r7, #36]	@ 0x24
 800493c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004940:	b2d2      	uxtb	r2, r2
 8004942:	701a      	strb	r2, [r3, #0]
 8004944:	6a3b      	ldr	r3, [r7, #32]
 8004946:	09db      	lsrs	r3, r3, #7
 8004948:	623b      	str	r3, [r7, #32]
 800494a:	6a3b      	ldr	r3, [r7, #32]
 800494c:	2b7f      	cmp	r3, #127	@ 0x7f
 800494e:	d8f0      	bhi.n	8004932 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8004950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004952:	1c5a      	adds	r2, r3, #1
 8004954:	627a      	str	r2, [r7, #36]	@ 0x24
 8004956:	6a3a      	ldr	r2, [r7, #32]
 8004958:	b2d2      	uxtb	r2, r2
 800495a:	701a      	strb	r2, [r3, #0]
 800495c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	61fb      	str	r3, [r7, #28]
 8004964:	4b25      	ldr	r3, [pc, #148]	@ (80049fc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	61bb      	str	r3, [r7, #24]
 800496a:	e00b      	b.n	8004984 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	b2da      	uxtb	r2, r3
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	1c59      	adds	r1, r3, #1
 8004974:	61f9      	str	r1, [r7, #28]
 8004976:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800497a:	b2d2      	uxtb	r2, r2
 800497c:	701a      	strb	r2, [r3, #0]
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	09db      	lsrs	r3, r3, #7
 8004982:	61bb      	str	r3, [r7, #24]
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	2b7f      	cmp	r3, #127	@ 0x7f
 8004988:	d8f0      	bhi.n	800496c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	1c5a      	adds	r2, r3, #1
 800498e:	61fa      	str	r2, [r7, #28]
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	b2d2      	uxtb	r2, r2
 8004994:	701a      	strb	r2, [r3, #0]
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	617b      	str	r3, [r7, #20]
 800499e:	2300      	movs	r3, #0
 80049a0:	613b      	str	r3, [r7, #16]
 80049a2:	e00b      	b.n	80049bc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	b2da      	uxtb	r2, r3
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	1c59      	adds	r1, r3, #1
 80049ac:	6179      	str	r1, [r7, #20]
 80049ae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80049b2:	b2d2      	uxtb	r2, r2
 80049b4:	701a      	strb	r2, [r3, #0]
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	09db      	lsrs	r3, r3, #7
 80049ba:	613b      	str	r3, [r7, #16]
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	2b7f      	cmp	r3, #127	@ 0x7f
 80049c0:	d8f0      	bhi.n	80049a4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	1c5a      	adds	r2, r3, #1
 80049c6:	617a      	str	r2, [r7, #20]
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	b2d2      	uxtb	r2, r2
 80049cc:	701a      	strb	r2, [r3, #0]
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80049d2:	2218      	movs	r2, #24
 80049d4:	6879      	ldr	r1, [r7, #4]
 80049d6:	68b8      	ldr	r0, [r7, #8]
 80049d8:	f7ff fb58 	bl	800408c <_SendPacket>
  RECORD_END();
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80049e2:	4b06      	ldr	r3, [pc, #24]	@ (80049fc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80049e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d002      	beq.n	80049f0 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80049ea:	4b04      	ldr	r3, [pc, #16]	@ (80049fc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80049ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ee:	4798      	blx	r3
  }
}
 80049f0:	bf00      	nop
 80049f2:	3730      	adds	r7, #48	@ 0x30
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	200143a0 	.word	0x200143a0
 80049fc:	20014370 	.word	0x20014370

08004a00 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b092      	sub	sp, #72	@ 0x48
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8004a08:	f3ef 8311 	mrs	r3, BASEPRI
 8004a0c:	f04f 0120 	mov.w	r1, #32
 8004a10:	f381 8811 	msr	BASEPRI, r1
 8004a14:	617b      	str	r3, [r7, #20]
 8004a16:	486a      	ldr	r0, [pc, #424]	@ (8004bc0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8004a18:	f7ff fa4b 	bl	8003eb2 <_PreparePacket>
 8004a1c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	4b66      	ldr	r3, [pc, #408]	@ (8004bc4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a32:	e00b      	b.n	8004a4c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8004a34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a36:	b2da      	uxtb	r2, r3
 8004a38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a3a:	1c59      	adds	r1, r3, #1
 8004a3c:	6479      	str	r1, [r7, #68]	@ 0x44
 8004a3e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004a42:	b2d2      	uxtb	r2, r2
 8004a44:	701a      	strb	r2, [r3, #0]
 8004a46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a48:	09db      	lsrs	r3, r3, #7
 8004a4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a4e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004a50:	d8f0      	bhi.n	8004a34 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8004a52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	647a      	str	r2, [r7, #68]	@ 0x44
 8004a58:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a5a:	b2d2      	uxtb	r2, r2
 8004a5c:	701a      	strb	r2, [r3, #0]
 8004a5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a60:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a6c:	e00b      	b.n	8004a86 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8004a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a70:	b2da      	uxtb	r2, r3
 8004a72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a74:	1c59      	adds	r1, r3, #1
 8004a76:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8004a78:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004a7c:	b2d2      	uxtb	r2, r2
 8004a7e:	701a      	strb	r2, [r3, #0]
 8004a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a82:	09db      	lsrs	r3, r3, #7
 8004a84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a88:	2b7f      	cmp	r3, #127	@ 0x7f
 8004a8a:	d8f0      	bhi.n	8004a6e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8004a8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a8e:	1c5a      	adds	r2, r3, #1
 8004a90:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004a94:	b2d2      	uxtb	r2, r2
 8004a96:	701a      	strb	r2, [r3, #0]
 8004a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a9a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	68f8      	ldr	r0, [r7, #12]
 8004aa6:	f7ff f9cb 	bl	8003e40 <_EncodeStr>
 8004aaa:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8004aac:	2209      	movs	r2, #9
 8004aae:	68f9      	ldr	r1, [r7, #12]
 8004ab0:	6938      	ldr	r0, [r7, #16]
 8004ab2:	f7ff faeb 	bl	800408c <_SendPacket>
  //
  pPayload = pPayloadStart;
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	4b40      	ldr	r3, [pc, #256]	@ (8004bc4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004ac4:	691b      	ldr	r3, [r3, #16]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004aca:	e00b      	b.n	8004ae4 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8004acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ace:	b2da      	uxtb	r2, r3
 8004ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ad2:	1c59      	adds	r1, r3, #1
 8004ad4:	6379      	str	r1, [r7, #52]	@ 0x34
 8004ad6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004ada:	b2d2      	uxtb	r2, r2
 8004adc:	701a      	strb	r2, [r3, #0]
 8004ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae0:	09db      	lsrs	r3, r3, #7
 8004ae2:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae6:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ae8:	d8f0      	bhi.n	8004acc <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8004aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aec:	1c5a      	adds	r2, r3, #1
 8004aee:	637a      	str	r2, [r7, #52]	@ 0x34
 8004af0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004af2:	b2d2      	uxtb	r2, r2
 8004af4:	701a      	strb	r2, [r3, #0]
 8004af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004af8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b04:	e00b      	b.n	8004b1e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8004b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b08:	b2da      	uxtb	r2, r3
 8004b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b0c:	1c59      	adds	r1, r3, #1
 8004b0e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8004b10:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004b14:	b2d2      	uxtb	r2, r2
 8004b16:	701a      	strb	r2, [r3, #0]
 8004b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1a:	09db      	lsrs	r3, r3, #7
 8004b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b20:	2b7f      	cmp	r3, #127	@ 0x7f
 8004b22:	d8f0      	bhi.n	8004b06 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8004b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b26:	1c5a      	adds	r2, r3, #1
 8004b28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b2c:	b2d2      	uxtb	r2, r2
 8004b2e:	701a      	strb	r2, [r3, #0]
 8004b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b32:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	623b      	str	r3, [r7, #32]
 8004b3e:	e00b      	b.n	8004b58 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8004b40:	6a3b      	ldr	r3, [r7, #32]
 8004b42:	b2da      	uxtb	r2, r3
 8004b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b46:	1c59      	adds	r1, r3, #1
 8004b48:	6279      	str	r1, [r7, #36]	@ 0x24
 8004b4a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004b4e:	b2d2      	uxtb	r2, r2
 8004b50:	701a      	strb	r2, [r3, #0]
 8004b52:	6a3b      	ldr	r3, [r7, #32]
 8004b54:	09db      	lsrs	r3, r3, #7
 8004b56:	623b      	str	r3, [r7, #32]
 8004b58:	6a3b      	ldr	r3, [r7, #32]
 8004b5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8004b5c:	d8f0      	bhi.n	8004b40 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8004b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b60:	1c5a      	adds	r2, r3, #1
 8004b62:	627a      	str	r2, [r7, #36]	@ 0x24
 8004b64:	6a3a      	ldr	r2, [r7, #32]
 8004b66:	b2d2      	uxtb	r2, r2
 8004b68:	701a      	strb	r2, [r3, #0]
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	61fb      	str	r3, [r7, #28]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	695b      	ldr	r3, [r3, #20]
 8004b76:	61bb      	str	r3, [r7, #24]
 8004b78:	e00b      	b.n	8004b92 <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	b2da      	uxtb	r2, r3
 8004b7e:	69fb      	ldr	r3, [r7, #28]
 8004b80:	1c59      	adds	r1, r3, #1
 8004b82:	61f9      	str	r1, [r7, #28]
 8004b84:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004b88:	b2d2      	uxtb	r2, r2
 8004b8a:	701a      	strb	r2, [r3, #0]
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	09db      	lsrs	r3, r3, #7
 8004b90:	61bb      	str	r3, [r7, #24]
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	2b7f      	cmp	r3, #127	@ 0x7f
 8004b96:	d8f0      	bhi.n	8004b7a <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	1c5a      	adds	r2, r3, #1
 8004b9c:	61fa      	str	r2, [r7, #28]
 8004b9e:	69ba      	ldr	r2, [r7, #24]
 8004ba0:	b2d2      	uxtb	r2, r2
 8004ba2:	701a      	strb	r2, [r3, #0]
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8004ba8:	2215      	movs	r2, #21
 8004baa:	68f9      	ldr	r1, [r7, #12]
 8004bac:	6938      	ldr	r0, [r7, #16]
 8004bae:	f7ff fa6d 	bl	800408c <_SendPacket>
  RECORD_END();
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f383 8811 	msr	BASEPRI, r3
}
 8004bb8:	bf00      	nop
 8004bba:	3748      	adds	r7, #72	@ 0x48
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	200143a0 	.word	0x200143a0
 8004bc4:	20014370 	.word	0x20014370

08004bc8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8004bcc:	4b07      	ldr	r3, [pc, #28]	@ (8004bec <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004bce:	6a1b      	ldr	r3, [r3, #32]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d008      	beq.n	8004be6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8004bd4:	4b05      	ldr	r3, [pc, #20]	@ (8004bec <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004bd6:	6a1b      	ldr	r3, [r3, #32]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d003      	beq.n	8004be6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8004bde:	4b03      	ldr	r3, [pc, #12]	@ (8004bec <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004be0:	6a1b      	ldr	r3, [r3, #32]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	4798      	blx	r3
  }
}
 8004be6:	bf00      	nop
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	20014370 	.word	0x20014370

08004bf0 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004bf8:	f3ef 8311 	mrs	r3, BASEPRI
 8004bfc:	f04f 0120 	mov.w	r1, #32
 8004c00:	f381 8811 	msr	BASEPRI, r1
 8004c04:	617b      	str	r3, [r7, #20]
 8004c06:	480b      	ldr	r0, [pc, #44]	@ (8004c34 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8004c08:	f7ff f953 	bl	8003eb2 <_PreparePacket>
 8004c0c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004c0e:	2280      	movs	r2, #128	@ 0x80
 8004c10:	6879      	ldr	r1, [r7, #4]
 8004c12:	6938      	ldr	r0, [r7, #16]
 8004c14:	f7ff f914 	bl	8003e40 <_EncodeStr>
 8004c18:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8004c1a:	220e      	movs	r2, #14
 8004c1c:	68f9      	ldr	r1, [r7, #12]
 8004c1e:	6938      	ldr	r0, [r7, #16]
 8004c20:	f7ff fa34 	bl	800408c <_SendPacket>
  RECORD_END();
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	f383 8811 	msr	BASEPRI, r3
}
 8004c2a:	bf00      	nop
 8004c2c:	3718      	adds	r7, #24
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	200143a0 	.word	0x200143a0

08004c38 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8004c38:	b590      	push	{r4, r7, lr}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8004c3e:	4b15      	ldr	r3, [pc, #84]	@ (8004c94 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004c40:	6a1b      	ldr	r3, [r3, #32]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d01a      	beq.n	8004c7c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8004c46:	4b13      	ldr	r3, [pc, #76]	@ (8004c94 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d015      	beq.n	8004c7c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8004c50:	4b10      	ldr	r3, [pc, #64]	@ (8004c94 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4798      	blx	r3
 8004c58:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004c5c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8004c5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c62:	f04f 0200 	mov.w	r2, #0
 8004c66:	f04f 0300 	mov.w	r3, #0
 8004c6a:	000a      	movs	r2, r1
 8004c6c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004c6e:	4613      	mov	r3, r2
 8004c70:	461a      	mov	r2, r3
 8004c72:	4621      	mov	r1, r4
 8004c74:	200d      	movs	r0, #13
 8004c76:	f7ff fc25 	bl	80044c4 <SEGGER_SYSVIEW_RecordU32x2>
 8004c7a:	e006      	b.n	8004c8a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8004c7c:	4b06      	ldr	r3, [pc, #24]	@ (8004c98 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4619      	mov	r1, r3
 8004c82:	200c      	movs	r0, #12
 8004c84:	f7ff fbe2 	bl	800444c <SEGGER_SYSVIEW_RecordU32>
  }
}
 8004c88:	bf00      	nop
 8004c8a:	bf00      	nop
 8004c8c:	370c      	adds	r7, #12
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd90      	pop	{r4, r7, pc}
 8004c92:	bf00      	nop
 8004c94:	20014370 	.word	0x20014370
 8004c98:	e0001004 	.word	0xe0001004

08004c9c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004ca2:	f3ef 8311 	mrs	r3, BASEPRI
 8004ca6:	f04f 0120 	mov.w	r1, #32
 8004caa:	f381 8811 	msr	BASEPRI, r1
 8004cae:	60fb      	str	r3, [r7, #12]
 8004cb0:	4819      	ldr	r0, [pc, #100]	@ (8004d18 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8004cb2:	f7ff f8fe 	bl	8003eb2 <_PreparePacket>
 8004cb6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8004cbc:	4b17      	ldr	r3, [pc, #92]	@ (8004d1c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cc4:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	617b      	str	r3, [r7, #20]
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	613b      	str	r3, [r7, #16]
 8004cce:	e00b      	b.n	8004ce8 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	b2da      	uxtb	r2, r3
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	1c59      	adds	r1, r3, #1
 8004cd8:	6179      	str	r1, [r7, #20]
 8004cda:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004cde:	b2d2      	uxtb	r2, r2
 8004ce0:	701a      	strb	r2, [r3, #0]
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	09db      	lsrs	r3, r3, #7
 8004ce6:	613b      	str	r3, [r7, #16]
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	2b7f      	cmp	r3, #127	@ 0x7f
 8004cec:	d8f0      	bhi.n	8004cd0 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	1c5a      	adds	r2, r3, #1
 8004cf2:	617a      	str	r2, [r7, #20]
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	b2d2      	uxtb	r2, r2
 8004cf8:	701a      	strb	r2, [r3, #0]
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8004cfe:	2202      	movs	r2, #2
 8004d00:	6879      	ldr	r1, [r7, #4]
 8004d02:	68b8      	ldr	r0, [r7, #8]
 8004d04:	f7ff f9c2 	bl	800408c <_SendPacket>
  RECORD_END();
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f383 8811 	msr	BASEPRI, r3
}
 8004d0e:	bf00      	nop
 8004d10:	3718      	adds	r7, #24
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	200143a0 	.word	0x200143a0
 8004d1c:	e000ed04 	.word	0xe000ed04

08004d20 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004d26:	f3ef 8311 	mrs	r3, BASEPRI
 8004d2a:	f04f 0120 	mov.w	r1, #32
 8004d2e:	f381 8811 	msr	BASEPRI, r1
 8004d32:	607b      	str	r3, [r7, #4]
 8004d34:	4807      	ldr	r0, [pc, #28]	@ (8004d54 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8004d36:	f7ff f8bc 	bl	8003eb2 <_PreparePacket>
 8004d3a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8004d3c:	2203      	movs	r2, #3
 8004d3e:	6839      	ldr	r1, [r7, #0]
 8004d40:	6838      	ldr	r0, [r7, #0]
 8004d42:	f7ff f9a3 	bl	800408c <_SendPacket>
  RECORD_END();
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f383 8811 	msr	BASEPRI, r3
}
 8004d4c:	bf00      	nop
 8004d4e:	3708      	adds	r7, #8
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	200143a0 	.word	0x200143a0

08004d58 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004d5e:	f3ef 8311 	mrs	r3, BASEPRI
 8004d62:	f04f 0120 	mov.w	r1, #32
 8004d66:	f381 8811 	msr	BASEPRI, r1
 8004d6a:	607b      	str	r3, [r7, #4]
 8004d6c:	4807      	ldr	r0, [pc, #28]	@ (8004d8c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8004d6e:	f7ff f8a0 	bl	8003eb2 <_PreparePacket>
 8004d72:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8004d74:	2212      	movs	r2, #18
 8004d76:	6839      	ldr	r1, [r7, #0]
 8004d78:	6838      	ldr	r0, [r7, #0]
 8004d7a:	f7ff f987 	bl	800408c <_SendPacket>
  RECORD_END();
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	f383 8811 	msr	BASEPRI, r3
}
 8004d84:	bf00      	nop
 8004d86:	3708      	adds	r7, #8
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	200143a0 	.word	0x200143a0

08004d90 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b088      	sub	sp, #32
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004d98:	f3ef 8311 	mrs	r3, BASEPRI
 8004d9c:	f04f 0120 	mov.w	r1, #32
 8004da0:	f381 8811 	msr	BASEPRI, r1
 8004da4:	617b      	str	r3, [r7, #20]
 8004da6:	4817      	ldr	r0, [pc, #92]	@ (8004e04 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 8004da8:	f7ff f883 	bl	8003eb2 <_PreparePacket>
 8004dac:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	61fb      	str	r3, [r7, #28]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	61bb      	str	r3, [r7, #24]
 8004dba:	e00b      	b.n	8004dd4 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	b2da      	uxtb	r2, r3
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	1c59      	adds	r1, r3, #1
 8004dc4:	61f9      	str	r1, [r7, #28]
 8004dc6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004dca:	b2d2      	uxtb	r2, r2
 8004dcc:	701a      	strb	r2, [r3, #0]
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	09db      	lsrs	r3, r3, #7
 8004dd2:	61bb      	str	r3, [r7, #24]
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	2b7f      	cmp	r3, #127	@ 0x7f
 8004dd8:	d8f0      	bhi.n	8004dbc <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	1c5a      	adds	r2, r3, #1
 8004dde:	61fa      	str	r2, [r7, #28]
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	b2d2      	uxtb	r2, r2
 8004de4:	701a      	strb	r2, [r3, #0]
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8004dea:	221c      	movs	r2, #28
 8004dec:	68f9      	ldr	r1, [r7, #12]
 8004dee:	6938      	ldr	r0, [r7, #16]
 8004df0:	f7ff f94c 	bl	800408c <_SendPacket>
  RECORD_END();
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f383 8811 	msr	BASEPRI, r3
}
 8004dfa:	bf00      	nop
 8004dfc:	3720      	adds	r7, #32
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	200143a0 	.word	0x200143a0

08004e08 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b08a      	sub	sp, #40	@ 0x28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004e12:	f3ef 8311 	mrs	r3, BASEPRI
 8004e16:	f04f 0120 	mov.w	r1, #32
 8004e1a:	f381 8811 	msr	BASEPRI, r1
 8004e1e:	617b      	str	r3, [r7, #20]
 8004e20:	4824      	ldr	r0, [pc, #144]	@ (8004eb4 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 8004e22:	f7ff f846 	bl	8003eb2 <_PreparePacket>
 8004e26:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	623b      	str	r3, [r7, #32]
 8004e34:	e00b      	b.n	8004e4e <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 8004e36:	6a3b      	ldr	r3, [r7, #32]
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3c:	1c59      	adds	r1, r3, #1
 8004e3e:	6279      	str	r1, [r7, #36]	@ 0x24
 8004e40:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004e44:	b2d2      	uxtb	r2, r2
 8004e46:	701a      	strb	r2, [r3, #0]
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	09db      	lsrs	r3, r3, #7
 8004e4c:	623b      	str	r3, [r7, #32]
 8004e4e:	6a3b      	ldr	r3, [r7, #32]
 8004e50:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e52:	d8f0      	bhi.n	8004e36 <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 8004e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e56:	1c5a      	adds	r2, r3, #1
 8004e58:	627a      	str	r2, [r7, #36]	@ 0x24
 8004e5a:	6a3a      	ldr	r2, [r7, #32]
 8004e5c:	b2d2      	uxtb	r2, r2
 8004e5e:	701a      	strb	r2, [r3, #0]
 8004e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e62:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	61fb      	str	r3, [r7, #28]
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	61bb      	str	r3, [r7, #24]
 8004e6c:	e00b      	b.n	8004e86 <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	1c59      	adds	r1, r3, #1
 8004e76:	61f9      	str	r1, [r7, #28]
 8004e78:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004e7c:	b2d2      	uxtb	r2, r2
 8004e7e:	701a      	strb	r2, [r3, #0]
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	09db      	lsrs	r3, r3, #7
 8004e84:	61bb      	str	r3, [r7, #24]
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e8a:	d8f0      	bhi.n	8004e6e <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	1c5a      	adds	r2, r3, #1
 8004e90:	61fa      	str	r2, [r7, #28]
 8004e92:	69ba      	ldr	r2, [r7, #24]
 8004e94:	b2d2      	uxtb	r2, r2
 8004e96:	701a      	strb	r2, [r3, #0]
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8004e9c:	221c      	movs	r2, #28
 8004e9e:	68f9      	ldr	r1, [r7, #12]
 8004ea0:	6938      	ldr	r0, [r7, #16]
 8004ea2:	f7ff f8f3 	bl	800408c <_SendPacket>
  RECORD_END();
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f383 8811 	msr	BASEPRI, r3
}
 8004eac:	bf00      	nop
 8004eae:	3728      	adds	r7, #40	@ 0x28
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	200143a0 	.word	0x200143a0

08004eb8 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b082      	sub	sp, #8
 8004ebc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004ebe:	f3ef 8311 	mrs	r3, BASEPRI
 8004ec2:	f04f 0120 	mov.w	r1, #32
 8004ec6:	f381 8811 	msr	BASEPRI, r1
 8004eca:	607b      	str	r3, [r7, #4]
 8004ecc:	4807      	ldr	r0, [pc, #28]	@ (8004eec <SEGGER_SYSVIEW_OnIdle+0x34>)
 8004ece:	f7fe fff0 	bl	8003eb2 <_PreparePacket>
 8004ed2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8004ed4:	2211      	movs	r2, #17
 8004ed6:	6839      	ldr	r1, [r7, #0]
 8004ed8:	6838      	ldr	r0, [r7, #0]
 8004eda:	f7ff f8d7 	bl	800408c <_SendPacket>
  RECORD_END();
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f383 8811 	msr	BASEPRI, r3
}
 8004ee4:	bf00      	nop
 8004ee6:	3708      	adds	r7, #8
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	200143a0 	.word	0x200143a0

08004ef0 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b088      	sub	sp, #32
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004ef8:	f3ef 8311 	mrs	r3, BASEPRI
 8004efc:	f04f 0120 	mov.w	r1, #32
 8004f00:	f381 8811 	msr	BASEPRI, r1
 8004f04:	617b      	str	r3, [r7, #20]
 8004f06:	4819      	ldr	r0, [pc, #100]	@ (8004f6c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8004f08:	f7fe ffd3 	bl	8003eb2 <_PreparePacket>
 8004f0c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004f12:	4b17      	ldr	r3, [pc, #92]	@ (8004f70 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	61fb      	str	r3, [r7, #28]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	61bb      	str	r3, [r7, #24]
 8004f24:	e00b      	b.n	8004f3e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	b2da      	uxtb	r2, r3
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	1c59      	adds	r1, r3, #1
 8004f2e:	61f9      	str	r1, [r7, #28]
 8004f30:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004f34:	b2d2      	uxtb	r2, r2
 8004f36:	701a      	strb	r2, [r3, #0]
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	09db      	lsrs	r3, r3, #7
 8004f3c:	61bb      	str	r3, [r7, #24]
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	2b7f      	cmp	r3, #127	@ 0x7f
 8004f42:	d8f0      	bhi.n	8004f26 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	1c5a      	adds	r2, r3, #1
 8004f48:	61fa      	str	r2, [r7, #28]
 8004f4a:	69ba      	ldr	r2, [r7, #24]
 8004f4c:	b2d2      	uxtb	r2, r2
 8004f4e:	701a      	strb	r2, [r3, #0]
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8004f54:	2208      	movs	r2, #8
 8004f56:	68f9      	ldr	r1, [r7, #12]
 8004f58:	6938      	ldr	r0, [r7, #16]
 8004f5a:	f7ff f897 	bl	800408c <_SendPacket>
  RECORD_END();
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	f383 8811 	msr	BASEPRI, r3
}
 8004f64:	bf00      	nop
 8004f66:	3720      	adds	r7, #32
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	200143a0 	.word	0x200143a0
 8004f70:	20014370 	.word	0x20014370

08004f74 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b088      	sub	sp, #32
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004f7c:	f3ef 8311 	mrs	r3, BASEPRI
 8004f80:	f04f 0120 	mov.w	r1, #32
 8004f84:	f381 8811 	msr	BASEPRI, r1
 8004f88:	617b      	str	r3, [r7, #20]
 8004f8a:	4819      	ldr	r0, [pc, #100]	@ (8004ff0 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8004f8c:	f7fe ff91 	bl	8003eb2 <_PreparePacket>
 8004f90:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004f96:	4b17      	ldr	r3, [pc, #92]	@ (8004ff4 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	61fb      	str	r3, [r7, #28]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	61bb      	str	r3, [r7, #24]
 8004fa8:	e00b      	b.n	8004fc2 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	b2da      	uxtb	r2, r3
 8004fae:	69fb      	ldr	r3, [r7, #28]
 8004fb0:	1c59      	adds	r1, r3, #1
 8004fb2:	61f9      	str	r1, [r7, #28]
 8004fb4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004fb8:	b2d2      	uxtb	r2, r2
 8004fba:	701a      	strb	r2, [r3, #0]
 8004fbc:	69bb      	ldr	r3, [r7, #24]
 8004fbe:	09db      	lsrs	r3, r3, #7
 8004fc0:	61bb      	str	r3, [r7, #24]
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8004fc6:	d8f0      	bhi.n	8004faa <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	1c5a      	adds	r2, r3, #1
 8004fcc:	61fa      	str	r2, [r7, #28]
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	b2d2      	uxtb	r2, r2
 8004fd2:	701a      	strb	r2, [r3, #0]
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8004fd8:	2204      	movs	r2, #4
 8004fda:	68f9      	ldr	r1, [r7, #12]
 8004fdc:	6938      	ldr	r0, [r7, #16]
 8004fde:	f7ff f855 	bl	800408c <_SendPacket>
  RECORD_END();
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	f383 8811 	msr	BASEPRI, r3
}
 8004fe8:	bf00      	nop
 8004fea:	3720      	adds	r7, #32
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	200143a0 	.word	0x200143a0
 8004ff4:	20014370 	.word	0x20014370

08004ff8 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b088      	sub	sp, #32
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005000:	f3ef 8311 	mrs	r3, BASEPRI
 8005004:	f04f 0120 	mov.w	r1, #32
 8005008:	f381 8811 	msr	BASEPRI, r1
 800500c:	617b      	str	r3, [r7, #20]
 800500e:	4819      	ldr	r0, [pc, #100]	@ (8005074 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8005010:	f7fe ff4f 	bl	8003eb2 <_PreparePacket>
 8005014:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800501a:	4b17      	ldr	r3, [pc, #92]	@ (8005078 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	61fb      	str	r3, [r7, #28]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	61bb      	str	r3, [r7, #24]
 800502c:	e00b      	b.n	8005046 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	b2da      	uxtb	r2, r3
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	1c59      	adds	r1, r3, #1
 8005036:	61f9      	str	r1, [r7, #28]
 8005038:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800503c:	b2d2      	uxtb	r2, r2
 800503e:	701a      	strb	r2, [r3, #0]
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	09db      	lsrs	r3, r3, #7
 8005044:	61bb      	str	r3, [r7, #24]
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	2b7f      	cmp	r3, #127	@ 0x7f
 800504a:	d8f0      	bhi.n	800502e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	1c5a      	adds	r2, r3, #1
 8005050:	61fa      	str	r2, [r7, #28]
 8005052:	69ba      	ldr	r2, [r7, #24]
 8005054:	b2d2      	uxtb	r2, r2
 8005056:	701a      	strb	r2, [r3, #0]
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800505c:	2206      	movs	r2, #6
 800505e:	68f9      	ldr	r1, [r7, #12]
 8005060:	6938      	ldr	r0, [r7, #16]
 8005062:	f7ff f813 	bl	800408c <_SendPacket>
  RECORD_END();
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	f383 8811 	msr	BASEPRI, r3
}
 800506c:	bf00      	nop
 800506e:	3720      	adds	r7, #32
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}
 8005074:	200143a0 	.word	0x200143a0
 8005078:	20014370 	.word	0x20014370

0800507c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800507c:	b580      	push	{r7, lr}
 800507e:	b08a      	sub	sp, #40	@ 0x28
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005086:	f3ef 8311 	mrs	r3, BASEPRI
 800508a:	f04f 0120 	mov.w	r1, #32
 800508e:	f381 8811 	msr	BASEPRI, r1
 8005092:	617b      	str	r3, [r7, #20]
 8005094:	4827      	ldr	r0, [pc, #156]	@ (8005134 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8005096:	f7fe ff0c 	bl	8003eb2 <_PreparePacket>
 800509a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80050a0:	4b25      	ldr	r3, [pc, #148]	@ (8005138 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	623b      	str	r3, [r7, #32]
 80050b2:	e00b      	b.n	80050cc <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 80050b4:	6a3b      	ldr	r3, [r7, #32]
 80050b6:	b2da      	uxtb	r2, r3
 80050b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ba:	1c59      	adds	r1, r3, #1
 80050bc:	6279      	str	r1, [r7, #36]	@ 0x24
 80050be:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80050c2:	b2d2      	uxtb	r2, r2
 80050c4:	701a      	strb	r2, [r3, #0]
 80050c6:	6a3b      	ldr	r3, [r7, #32]
 80050c8:	09db      	lsrs	r3, r3, #7
 80050ca:	623b      	str	r3, [r7, #32]
 80050cc:	6a3b      	ldr	r3, [r7, #32]
 80050ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80050d0:	d8f0      	bhi.n	80050b4 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 80050d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d4:	1c5a      	adds	r2, r3, #1
 80050d6:	627a      	str	r2, [r7, #36]	@ 0x24
 80050d8:	6a3a      	ldr	r2, [r7, #32]
 80050da:	b2d2      	uxtb	r2, r2
 80050dc:	701a      	strb	r2, [r3, #0]
 80050de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	61fb      	str	r3, [r7, #28]
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	61bb      	str	r3, [r7, #24]
 80050ea:	e00b      	b.n	8005104 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	b2da      	uxtb	r2, r3
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	1c59      	adds	r1, r3, #1
 80050f4:	61f9      	str	r1, [r7, #28]
 80050f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80050fa:	b2d2      	uxtb	r2, r2
 80050fc:	701a      	strb	r2, [r3, #0]
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	09db      	lsrs	r3, r3, #7
 8005102:	61bb      	str	r3, [r7, #24]
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	2b7f      	cmp	r3, #127	@ 0x7f
 8005108:	d8f0      	bhi.n	80050ec <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800510a:	69fb      	ldr	r3, [r7, #28]
 800510c:	1c5a      	adds	r2, r3, #1
 800510e:	61fa      	str	r2, [r7, #28]
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	b2d2      	uxtb	r2, r2
 8005114:	701a      	strb	r2, [r3, #0]
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800511a:	2207      	movs	r2, #7
 800511c:	68f9      	ldr	r1, [r7, #12]
 800511e:	6938      	ldr	r0, [r7, #16]
 8005120:	f7fe ffb4 	bl	800408c <_SendPacket>
  RECORD_END();
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	f383 8811 	msr	BASEPRI, r3
}
 800512a:	bf00      	nop
 800512c:	3728      	adds	r7, #40	@ 0x28
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	200143a0 	.word	0x200143a0
 8005138:	20014370 	.word	0x20014370

0800513c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8005144:	4b04      	ldr	r3, [pc, #16]	@ (8005158 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	1ad3      	subs	r3, r2, r3
}
 800514c:	4618      	mov	r0, r3
 800514e:	370c      	adds	r7, #12
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr
 8005158:	20014370 	.word	0x20014370

0800515c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800515c:	b580      	push	{r7, lr}
 800515e:	b08c      	sub	sp, #48	@ 0x30
 8005160:	af00      	add	r7, sp, #0
 8005162:	4603      	mov	r3, r0
 8005164:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8005166:	4b40      	ldr	r3, [pc, #256]	@ (8005268 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d077      	beq.n	800525e <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800516e:	4b3e      	ldr	r3, [pc, #248]	@ (8005268 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005174:	2300      	movs	r3, #0
 8005176:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005178:	e008      	b.n	800518c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800517a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8005180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005182:	2b00      	cmp	r3, #0
 8005184:	d007      	beq.n	8005196 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8005186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005188:	3301      	adds	r3, #1
 800518a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800518c:	79fb      	ldrb	r3, [r7, #7]
 800518e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005190:	429a      	cmp	r2, r3
 8005192:	d3f2      	bcc.n	800517a <SEGGER_SYSVIEW_SendModule+0x1e>
 8005194:	e000      	b.n	8005198 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8005196:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800519a:	2b00      	cmp	r3, #0
 800519c:	d055      	beq.n	800524a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800519e:	f3ef 8311 	mrs	r3, BASEPRI
 80051a2:	f04f 0120 	mov.w	r1, #32
 80051a6:	f381 8811 	msr	BASEPRI, r1
 80051aa:	617b      	str	r3, [r7, #20]
 80051ac:	482f      	ldr	r0, [pc, #188]	@ (800526c <SEGGER_SYSVIEW_SendModule+0x110>)
 80051ae:	f7fe fe80 	bl	8003eb2 <_PreparePacket>
 80051b2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80051bc:	79fb      	ldrb	r3, [r7, #7]
 80051be:	623b      	str	r3, [r7, #32]
 80051c0:	e00b      	b.n	80051da <SEGGER_SYSVIEW_SendModule+0x7e>
 80051c2:	6a3b      	ldr	r3, [r7, #32]
 80051c4:	b2da      	uxtb	r2, r3
 80051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c8:	1c59      	adds	r1, r3, #1
 80051ca:	6279      	str	r1, [r7, #36]	@ 0x24
 80051cc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80051d0:	b2d2      	uxtb	r2, r2
 80051d2:	701a      	strb	r2, [r3, #0]
 80051d4:	6a3b      	ldr	r3, [r7, #32]
 80051d6:	09db      	lsrs	r3, r3, #7
 80051d8:	623b      	str	r3, [r7, #32]
 80051da:	6a3b      	ldr	r3, [r7, #32]
 80051dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80051de:	d8f0      	bhi.n	80051c2 <SEGGER_SYSVIEW_SendModule+0x66>
 80051e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e2:	1c5a      	adds	r2, r3, #1
 80051e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80051e6:	6a3a      	ldr	r2, [r7, #32]
 80051e8:	b2d2      	uxtb	r2, r2
 80051ea:	701a      	strb	r2, [r3, #0]
 80051ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ee:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	61fb      	str	r3, [r7, #28]
 80051f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	61bb      	str	r3, [r7, #24]
 80051fa:	e00b      	b.n	8005214 <SEGGER_SYSVIEW_SendModule+0xb8>
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	b2da      	uxtb	r2, r3
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	1c59      	adds	r1, r3, #1
 8005204:	61f9      	str	r1, [r7, #28]
 8005206:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800520a:	b2d2      	uxtb	r2, r2
 800520c:	701a      	strb	r2, [r3, #0]
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	09db      	lsrs	r3, r3, #7
 8005212:	61bb      	str	r3, [r7, #24]
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	2b7f      	cmp	r3, #127	@ 0x7f
 8005218:	d8f0      	bhi.n	80051fc <SEGGER_SYSVIEW_SendModule+0xa0>
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	1c5a      	adds	r2, r3, #1
 800521e:	61fa      	str	r2, [r7, #28]
 8005220:	69ba      	ldr	r2, [r7, #24]
 8005222:	b2d2      	uxtb	r2, r2
 8005224:	701a      	strb	r2, [r3, #0]
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800522a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2280      	movs	r2, #128	@ 0x80
 8005230:	4619      	mov	r1, r3
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f7fe fe04 	bl	8003e40 <_EncodeStr>
 8005238:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800523a:	2216      	movs	r2, #22
 800523c:	68f9      	ldr	r1, [r7, #12]
 800523e:	6938      	ldr	r0, [r7, #16]
 8005240:	f7fe ff24 	bl	800408c <_SendPacket>
      RECORD_END();
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800524a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800524c:	2b00      	cmp	r3, #0
 800524e:	d006      	beq.n	800525e <SEGGER_SYSVIEW_SendModule+0x102>
 8005250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d002      	beq.n	800525e <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8005258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	4798      	blx	r3
    }
  }
}
 800525e:	bf00      	nop
 8005260:	3730      	adds	r7, #48	@ 0x30
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	20014398 	.word	0x20014398
 800526c:	200143a0 	.word	0x200143a0

08005270 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005276:	4b0c      	ldr	r3, [pc, #48]	@ (80052a8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00f      	beq.n	800529e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800527e:	4b0a      	ldr	r3, [pc, #40]	@ (80052a8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d002      	beq.n	8005292 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d1f2      	bne.n	8005284 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800529e:	bf00      	nop
 80052a0:	3708      	adds	r7, #8
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	20014398 	.word	0x20014398

080052ac <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b086      	sub	sp, #24
 80052b0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80052b2:	f3ef 8311 	mrs	r3, BASEPRI
 80052b6:	f04f 0120 	mov.w	r1, #32
 80052ba:	f381 8811 	msr	BASEPRI, r1
 80052be:	60fb      	str	r3, [r7, #12]
 80052c0:	4817      	ldr	r0, [pc, #92]	@ (8005320 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80052c2:	f7fe fdf6 	bl	8003eb2 <_PreparePacket>
 80052c6:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	617b      	str	r3, [r7, #20]
 80052d0:	4b14      	ldr	r3, [pc, #80]	@ (8005324 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	613b      	str	r3, [r7, #16]
 80052d6:	e00b      	b.n	80052f0 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	b2da      	uxtb	r2, r3
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	1c59      	adds	r1, r3, #1
 80052e0:	6179      	str	r1, [r7, #20]
 80052e2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80052e6:	b2d2      	uxtb	r2, r2
 80052e8:	701a      	strb	r2, [r3, #0]
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	09db      	lsrs	r3, r3, #7
 80052ee:	613b      	str	r3, [r7, #16]
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80052f4:	d8f0      	bhi.n	80052d8 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	617a      	str	r2, [r7, #20]
 80052fc:	693a      	ldr	r2, [r7, #16]
 80052fe:	b2d2      	uxtb	r2, r2
 8005300:	701a      	strb	r2, [r3, #0]
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005306:	221b      	movs	r2, #27
 8005308:	6879      	ldr	r1, [r7, #4]
 800530a:	68b8      	ldr	r0, [r7, #8]
 800530c:	f7fe febe 	bl	800408c <_SendPacket>
  RECORD_END();
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f383 8811 	msr	BASEPRI, r3
}
 8005316:	bf00      	nop
 8005318:	3718      	adds	r7, #24
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	200143a0 	.word	0x200143a0
 8005324:	2001439c 	.word	0x2001439c

08005328 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005328:	b580      	push	{r7, lr}
 800532a:	b08a      	sub	sp, #40	@ 0x28
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005330:	f3ef 8311 	mrs	r3, BASEPRI
 8005334:	f04f 0120 	mov.w	r1, #32
 8005338:	f381 8811 	msr	BASEPRI, r1
 800533c:	617b      	str	r3, [r7, #20]
 800533e:	4827      	ldr	r0, [pc, #156]	@ (80053dc <SEGGER_SYSVIEW_Warn+0xb4>)
 8005340:	f7fe fdb7 	bl	8003eb2 <_PreparePacket>
 8005344:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005346:	2280      	movs	r2, #128	@ 0x80
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	6938      	ldr	r0, [r7, #16]
 800534c:	f7fe fd78 	bl	8003e40 <_EncodeStr>
 8005350:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	627b      	str	r3, [r7, #36]	@ 0x24
 8005356:	2301      	movs	r3, #1
 8005358:	623b      	str	r3, [r7, #32]
 800535a:	e00b      	b.n	8005374 <SEGGER_SYSVIEW_Warn+0x4c>
 800535c:	6a3b      	ldr	r3, [r7, #32]
 800535e:	b2da      	uxtb	r2, r3
 8005360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005362:	1c59      	adds	r1, r3, #1
 8005364:	6279      	str	r1, [r7, #36]	@ 0x24
 8005366:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800536a:	b2d2      	uxtb	r2, r2
 800536c:	701a      	strb	r2, [r3, #0]
 800536e:	6a3b      	ldr	r3, [r7, #32]
 8005370:	09db      	lsrs	r3, r3, #7
 8005372:	623b      	str	r3, [r7, #32]
 8005374:	6a3b      	ldr	r3, [r7, #32]
 8005376:	2b7f      	cmp	r3, #127	@ 0x7f
 8005378:	d8f0      	bhi.n	800535c <SEGGER_SYSVIEW_Warn+0x34>
 800537a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537c:	1c5a      	adds	r2, r3, #1
 800537e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005380:	6a3a      	ldr	r2, [r7, #32]
 8005382:	b2d2      	uxtb	r2, r2
 8005384:	701a      	strb	r2, [r3, #0]
 8005386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005388:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	61fb      	str	r3, [r7, #28]
 800538e:	2300      	movs	r3, #0
 8005390:	61bb      	str	r3, [r7, #24]
 8005392:	e00b      	b.n	80053ac <SEGGER_SYSVIEW_Warn+0x84>
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	b2da      	uxtb	r2, r3
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	1c59      	adds	r1, r3, #1
 800539c:	61f9      	str	r1, [r7, #28]
 800539e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80053a2:	b2d2      	uxtb	r2, r2
 80053a4:	701a      	strb	r2, [r3, #0]
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	09db      	lsrs	r3, r3, #7
 80053aa:	61bb      	str	r3, [r7, #24]
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80053b0:	d8f0      	bhi.n	8005394 <SEGGER_SYSVIEW_Warn+0x6c>
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	61fa      	str	r2, [r7, #28]
 80053b8:	69ba      	ldr	r2, [r7, #24]
 80053ba:	b2d2      	uxtb	r2, r2
 80053bc:	701a      	strb	r2, [r3, #0]
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80053c2:	221a      	movs	r2, #26
 80053c4:	68f9      	ldr	r1, [r7, #12]
 80053c6:	6938      	ldr	r0, [r7, #16]
 80053c8:	f7fe fe60 	bl	800408c <_SendPacket>
  RECORD_END();
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	f383 8811 	msr	BASEPRI, r3
}
 80053d2:	bf00      	nop
 80053d4:	3728      	adds	r7, #40	@ 0x28
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	200143a0 	.word	0x200143a0

080053e0 <std>:
 80053e0:	2300      	movs	r3, #0
 80053e2:	b510      	push	{r4, lr}
 80053e4:	4604      	mov	r4, r0
 80053e6:	e9c0 3300 	strd	r3, r3, [r0]
 80053ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053ee:	6083      	str	r3, [r0, #8]
 80053f0:	8181      	strh	r1, [r0, #12]
 80053f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80053f4:	81c2      	strh	r2, [r0, #14]
 80053f6:	6183      	str	r3, [r0, #24]
 80053f8:	4619      	mov	r1, r3
 80053fa:	2208      	movs	r2, #8
 80053fc:	305c      	adds	r0, #92	@ 0x5c
 80053fe:	f000 f9f7 	bl	80057f0 <memset>
 8005402:	4b0d      	ldr	r3, [pc, #52]	@ (8005438 <std+0x58>)
 8005404:	6263      	str	r3, [r4, #36]	@ 0x24
 8005406:	4b0d      	ldr	r3, [pc, #52]	@ (800543c <std+0x5c>)
 8005408:	62a3      	str	r3, [r4, #40]	@ 0x28
 800540a:	4b0d      	ldr	r3, [pc, #52]	@ (8005440 <std+0x60>)
 800540c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800540e:	4b0d      	ldr	r3, [pc, #52]	@ (8005444 <std+0x64>)
 8005410:	6323      	str	r3, [r4, #48]	@ 0x30
 8005412:	4b0d      	ldr	r3, [pc, #52]	@ (8005448 <std+0x68>)
 8005414:	6224      	str	r4, [r4, #32]
 8005416:	429c      	cmp	r4, r3
 8005418:	d006      	beq.n	8005428 <std+0x48>
 800541a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800541e:	4294      	cmp	r4, r2
 8005420:	d002      	beq.n	8005428 <std+0x48>
 8005422:	33d0      	adds	r3, #208	@ 0xd0
 8005424:	429c      	cmp	r4, r3
 8005426:	d105      	bne.n	8005434 <std+0x54>
 8005428:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800542c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005430:	f000 ba56 	b.w	80058e0 <__retarget_lock_init_recursive>
 8005434:	bd10      	pop	{r4, pc}
 8005436:	bf00      	nop
 8005438:	08005621 	.word	0x08005621
 800543c:	08005643 	.word	0x08005643
 8005440:	0800567b 	.word	0x0800567b
 8005444:	0800569f 	.word	0x0800569f
 8005448:	20014484 	.word	0x20014484

0800544c <stdio_exit_handler>:
 800544c:	4a02      	ldr	r2, [pc, #8]	@ (8005458 <stdio_exit_handler+0xc>)
 800544e:	4903      	ldr	r1, [pc, #12]	@ (800545c <stdio_exit_handler+0x10>)
 8005450:	4803      	ldr	r0, [pc, #12]	@ (8005460 <stdio_exit_handler+0x14>)
 8005452:	f000 b869 	b.w	8005528 <_fwalk_sglue>
 8005456:	bf00      	nop
 8005458:	20000010 	.word	0x20000010
 800545c:	08005bfd 	.word	0x08005bfd
 8005460:	20000020 	.word	0x20000020

08005464 <cleanup_stdio>:
 8005464:	6841      	ldr	r1, [r0, #4]
 8005466:	4b0c      	ldr	r3, [pc, #48]	@ (8005498 <cleanup_stdio+0x34>)
 8005468:	4299      	cmp	r1, r3
 800546a:	b510      	push	{r4, lr}
 800546c:	4604      	mov	r4, r0
 800546e:	d001      	beq.n	8005474 <cleanup_stdio+0x10>
 8005470:	f000 fbc4 	bl	8005bfc <_fflush_r>
 8005474:	68a1      	ldr	r1, [r4, #8]
 8005476:	4b09      	ldr	r3, [pc, #36]	@ (800549c <cleanup_stdio+0x38>)
 8005478:	4299      	cmp	r1, r3
 800547a:	d002      	beq.n	8005482 <cleanup_stdio+0x1e>
 800547c:	4620      	mov	r0, r4
 800547e:	f000 fbbd 	bl	8005bfc <_fflush_r>
 8005482:	68e1      	ldr	r1, [r4, #12]
 8005484:	4b06      	ldr	r3, [pc, #24]	@ (80054a0 <cleanup_stdio+0x3c>)
 8005486:	4299      	cmp	r1, r3
 8005488:	d004      	beq.n	8005494 <cleanup_stdio+0x30>
 800548a:	4620      	mov	r0, r4
 800548c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005490:	f000 bbb4 	b.w	8005bfc <_fflush_r>
 8005494:	bd10      	pop	{r4, pc}
 8005496:	bf00      	nop
 8005498:	20014484 	.word	0x20014484
 800549c:	200144ec 	.word	0x200144ec
 80054a0:	20014554 	.word	0x20014554

080054a4 <global_stdio_init.part.0>:
 80054a4:	b510      	push	{r4, lr}
 80054a6:	4b0b      	ldr	r3, [pc, #44]	@ (80054d4 <global_stdio_init.part.0+0x30>)
 80054a8:	4c0b      	ldr	r4, [pc, #44]	@ (80054d8 <global_stdio_init.part.0+0x34>)
 80054aa:	4a0c      	ldr	r2, [pc, #48]	@ (80054dc <global_stdio_init.part.0+0x38>)
 80054ac:	601a      	str	r2, [r3, #0]
 80054ae:	4620      	mov	r0, r4
 80054b0:	2200      	movs	r2, #0
 80054b2:	2104      	movs	r1, #4
 80054b4:	f7ff ff94 	bl	80053e0 <std>
 80054b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80054bc:	2201      	movs	r2, #1
 80054be:	2109      	movs	r1, #9
 80054c0:	f7ff ff8e 	bl	80053e0 <std>
 80054c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80054c8:	2202      	movs	r2, #2
 80054ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054ce:	2112      	movs	r1, #18
 80054d0:	f7ff bf86 	b.w	80053e0 <std>
 80054d4:	200145bc 	.word	0x200145bc
 80054d8:	20014484 	.word	0x20014484
 80054dc:	0800544d 	.word	0x0800544d

080054e0 <__sfp_lock_acquire>:
 80054e0:	4801      	ldr	r0, [pc, #4]	@ (80054e8 <__sfp_lock_acquire+0x8>)
 80054e2:	f000 b9fe 	b.w	80058e2 <__retarget_lock_acquire_recursive>
 80054e6:	bf00      	nop
 80054e8:	200145c5 	.word	0x200145c5

080054ec <__sfp_lock_release>:
 80054ec:	4801      	ldr	r0, [pc, #4]	@ (80054f4 <__sfp_lock_release+0x8>)
 80054ee:	f000 b9f9 	b.w	80058e4 <__retarget_lock_release_recursive>
 80054f2:	bf00      	nop
 80054f4:	200145c5 	.word	0x200145c5

080054f8 <__sinit>:
 80054f8:	b510      	push	{r4, lr}
 80054fa:	4604      	mov	r4, r0
 80054fc:	f7ff fff0 	bl	80054e0 <__sfp_lock_acquire>
 8005500:	6a23      	ldr	r3, [r4, #32]
 8005502:	b11b      	cbz	r3, 800550c <__sinit+0x14>
 8005504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005508:	f7ff bff0 	b.w	80054ec <__sfp_lock_release>
 800550c:	4b04      	ldr	r3, [pc, #16]	@ (8005520 <__sinit+0x28>)
 800550e:	6223      	str	r3, [r4, #32]
 8005510:	4b04      	ldr	r3, [pc, #16]	@ (8005524 <__sinit+0x2c>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d1f5      	bne.n	8005504 <__sinit+0xc>
 8005518:	f7ff ffc4 	bl	80054a4 <global_stdio_init.part.0>
 800551c:	e7f2      	b.n	8005504 <__sinit+0xc>
 800551e:	bf00      	nop
 8005520:	08005465 	.word	0x08005465
 8005524:	200145bc 	.word	0x200145bc

08005528 <_fwalk_sglue>:
 8005528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800552c:	4607      	mov	r7, r0
 800552e:	4688      	mov	r8, r1
 8005530:	4614      	mov	r4, r2
 8005532:	2600      	movs	r6, #0
 8005534:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005538:	f1b9 0901 	subs.w	r9, r9, #1
 800553c:	d505      	bpl.n	800554a <_fwalk_sglue+0x22>
 800553e:	6824      	ldr	r4, [r4, #0]
 8005540:	2c00      	cmp	r4, #0
 8005542:	d1f7      	bne.n	8005534 <_fwalk_sglue+0xc>
 8005544:	4630      	mov	r0, r6
 8005546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800554a:	89ab      	ldrh	r3, [r5, #12]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d907      	bls.n	8005560 <_fwalk_sglue+0x38>
 8005550:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005554:	3301      	adds	r3, #1
 8005556:	d003      	beq.n	8005560 <_fwalk_sglue+0x38>
 8005558:	4629      	mov	r1, r5
 800555a:	4638      	mov	r0, r7
 800555c:	47c0      	blx	r8
 800555e:	4306      	orrs	r6, r0
 8005560:	3568      	adds	r5, #104	@ 0x68
 8005562:	e7e9      	b.n	8005538 <_fwalk_sglue+0x10>

08005564 <_puts_r>:
 8005564:	6a03      	ldr	r3, [r0, #32]
 8005566:	b570      	push	{r4, r5, r6, lr}
 8005568:	6884      	ldr	r4, [r0, #8]
 800556a:	4605      	mov	r5, r0
 800556c:	460e      	mov	r6, r1
 800556e:	b90b      	cbnz	r3, 8005574 <_puts_r+0x10>
 8005570:	f7ff ffc2 	bl	80054f8 <__sinit>
 8005574:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005576:	07db      	lsls	r3, r3, #31
 8005578:	d405      	bmi.n	8005586 <_puts_r+0x22>
 800557a:	89a3      	ldrh	r3, [r4, #12]
 800557c:	0598      	lsls	r0, r3, #22
 800557e:	d402      	bmi.n	8005586 <_puts_r+0x22>
 8005580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005582:	f000 f9ae 	bl	80058e2 <__retarget_lock_acquire_recursive>
 8005586:	89a3      	ldrh	r3, [r4, #12]
 8005588:	0719      	lsls	r1, r3, #28
 800558a:	d502      	bpl.n	8005592 <_puts_r+0x2e>
 800558c:	6923      	ldr	r3, [r4, #16]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d135      	bne.n	80055fe <_puts_r+0x9a>
 8005592:	4621      	mov	r1, r4
 8005594:	4628      	mov	r0, r5
 8005596:	f000 f8c5 	bl	8005724 <__swsetup_r>
 800559a:	b380      	cbz	r0, 80055fe <_puts_r+0x9a>
 800559c:	f04f 35ff 	mov.w	r5, #4294967295
 80055a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055a2:	07da      	lsls	r2, r3, #31
 80055a4:	d405      	bmi.n	80055b2 <_puts_r+0x4e>
 80055a6:	89a3      	ldrh	r3, [r4, #12]
 80055a8:	059b      	lsls	r3, r3, #22
 80055aa:	d402      	bmi.n	80055b2 <_puts_r+0x4e>
 80055ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055ae:	f000 f999 	bl	80058e4 <__retarget_lock_release_recursive>
 80055b2:	4628      	mov	r0, r5
 80055b4:	bd70      	pop	{r4, r5, r6, pc}
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	da04      	bge.n	80055c4 <_puts_r+0x60>
 80055ba:	69a2      	ldr	r2, [r4, #24]
 80055bc:	429a      	cmp	r2, r3
 80055be:	dc17      	bgt.n	80055f0 <_puts_r+0x8c>
 80055c0:	290a      	cmp	r1, #10
 80055c2:	d015      	beq.n	80055f0 <_puts_r+0x8c>
 80055c4:	6823      	ldr	r3, [r4, #0]
 80055c6:	1c5a      	adds	r2, r3, #1
 80055c8:	6022      	str	r2, [r4, #0]
 80055ca:	7019      	strb	r1, [r3, #0]
 80055cc:	68a3      	ldr	r3, [r4, #8]
 80055ce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80055d2:	3b01      	subs	r3, #1
 80055d4:	60a3      	str	r3, [r4, #8]
 80055d6:	2900      	cmp	r1, #0
 80055d8:	d1ed      	bne.n	80055b6 <_puts_r+0x52>
 80055da:	2b00      	cmp	r3, #0
 80055dc:	da11      	bge.n	8005602 <_puts_r+0x9e>
 80055de:	4622      	mov	r2, r4
 80055e0:	210a      	movs	r1, #10
 80055e2:	4628      	mov	r0, r5
 80055e4:	f000 f85f 	bl	80056a6 <__swbuf_r>
 80055e8:	3001      	adds	r0, #1
 80055ea:	d0d7      	beq.n	800559c <_puts_r+0x38>
 80055ec:	250a      	movs	r5, #10
 80055ee:	e7d7      	b.n	80055a0 <_puts_r+0x3c>
 80055f0:	4622      	mov	r2, r4
 80055f2:	4628      	mov	r0, r5
 80055f4:	f000 f857 	bl	80056a6 <__swbuf_r>
 80055f8:	3001      	adds	r0, #1
 80055fa:	d1e7      	bne.n	80055cc <_puts_r+0x68>
 80055fc:	e7ce      	b.n	800559c <_puts_r+0x38>
 80055fe:	3e01      	subs	r6, #1
 8005600:	e7e4      	b.n	80055cc <_puts_r+0x68>
 8005602:	6823      	ldr	r3, [r4, #0]
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	6022      	str	r2, [r4, #0]
 8005608:	220a      	movs	r2, #10
 800560a:	701a      	strb	r2, [r3, #0]
 800560c:	e7ee      	b.n	80055ec <_puts_r+0x88>
	...

08005610 <puts>:
 8005610:	4b02      	ldr	r3, [pc, #8]	@ (800561c <puts+0xc>)
 8005612:	4601      	mov	r1, r0
 8005614:	6818      	ldr	r0, [r3, #0]
 8005616:	f7ff bfa5 	b.w	8005564 <_puts_r>
 800561a:	bf00      	nop
 800561c:	2000001c 	.word	0x2000001c

08005620 <__sread>:
 8005620:	b510      	push	{r4, lr}
 8005622:	460c      	mov	r4, r1
 8005624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005628:	f000 f90c 	bl	8005844 <_read_r>
 800562c:	2800      	cmp	r0, #0
 800562e:	bfab      	itete	ge
 8005630:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005632:	89a3      	ldrhlt	r3, [r4, #12]
 8005634:	181b      	addge	r3, r3, r0
 8005636:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800563a:	bfac      	ite	ge
 800563c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800563e:	81a3      	strhlt	r3, [r4, #12]
 8005640:	bd10      	pop	{r4, pc}

08005642 <__swrite>:
 8005642:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005646:	461f      	mov	r7, r3
 8005648:	898b      	ldrh	r3, [r1, #12]
 800564a:	05db      	lsls	r3, r3, #23
 800564c:	4605      	mov	r5, r0
 800564e:	460c      	mov	r4, r1
 8005650:	4616      	mov	r6, r2
 8005652:	d505      	bpl.n	8005660 <__swrite+0x1e>
 8005654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005658:	2302      	movs	r3, #2
 800565a:	2200      	movs	r2, #0
 800565c:	f000 f8e0 	bl	8005820 <_lseek_r>
 8005660:	89a3      	ldrh	r3, [r4, #12]
 8005662:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005666:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800566a:	81a3      	strh	r3, [r4, #12]
 800566c:	4632      	mov	r2, r6
 800566e:	463b      	mov	r3, r7
 8005670:	4628      	mov	r0, r5
 8005672:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005676:	f000 b8f7 	b.w	8005868 <_write_r>

0800567a <__sseek>:
 800567a:	b510      	push	{r4, lr}
 800567c:	460c      	mov	r4, r1
 800567e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005682:	f000 f8cd 	bl	8005820 <_lseek_r>
 8005686:	1c43      	adds	r3, r0, #1
 8005688:	89a3      	ldrh	r3, [r4, #12]
 800568a:	bf15      	itete	ne
 800568c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800568e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005692:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005696:	81a3      	strheq	r3, [r4, #12]
 8005698:	bf18      	it	ne
 800569a:	81a3      	strhne	r3, [r4, #12]
 800569c:	bd10      	pop	{r4, pc}

0800569e <__sclose>:
 800569e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056a2:	f000 b8ad 	b.w	8005800 <_close_r>

080056a6 <__swbuf_r>:
 80056a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056a8:	460e      	mov	r6, r1
 80056aa:	4614      	mov	r4, r2
 80056ac:	4605      	mov	r5, r0
 80056ae:	b118      	cbz	r0, 80056b8 <__swbuf_r+0x12>
 80056b0:	6a03      	ldr	r3, [r0, #32]
 80056b2:	b90b      	cbnz	r3, 80056b8 <__swbuf_r+0x12>
 80056b4:	f7ff ff20 	bl	80054f8 <__sinit>
 80056b8:	69a3      	ldr	r3, [r4, #24]
 80056ba:	60a3      	str	r3, [r4, #8]
 80056bc:	89a3      	ldrh	r3, [r4, #12]
 80056be:	071a      	lsls	r2, r3, #28
 80056c0:	d501      	bpl.n	80056c6 <__swbuf_r+0x20>
 80056c2:	6923      	ldr	r3, [r4, #16]
 80056c4:	b943      	cbnz	r3, 80056d8 <__swbuf_r+0x32>
 80056c6:	4621      	mov	r1, r4
 80056c8:	4628      	mov	r0, r5
 80056ca:	f000 f82b 	bl	8005724 <__swsetup_r>
 80056ce:	b118      	cbz	r0, 80056d8 <__swbuf_r+0x32>
 80056d0:	f04f 37ff 	mov.w	r7, #4294967295
 80056d4:	4638      	mov	r0, r7
 80056d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056d8:	6823      	ldr	r3, [r4, #0]
 80056da:	6922      	ldr	r2, [r4, #16]
 80056dc:	1a98      	subs	r0, r3, r2
 80056de:	6963      	ldr	r3, [r4, #20]
 80056e0:	b2f6      	uxtb	r6, r6
 80056e2:	4283      	cmp	r3, r0
 80056e4:	4637      	mov	r7, r6
 80056e6:	dc05      	bgt.n	80056f4 <__swbuf_r+0x4e>
 80056e8:	4621      	mov	r1, r4
 80056ea:	4628      	mov	r0, r5
 80056ec:	f000 fa86 	bl	8005bfc <_fflush_r>
 80056f0:	2800      	cmp	r0, #0
 80056f2:	d1ed      	bne.n	80056d0 <__swbuf_r+0x2a>
 80056f4:	68a3      	ldr	r3, [r4, #8]
 80056f6:	3b01      	subs	r3, #1
 80056f8:	60a3      	str	r3, [r4, #8]
 80056fa:	6823      	ldr	r3, [r4, #0]
 80056fc:	1c5a      	adds	r2, r3, #1
 80056fe:	6022      	str	r2, [r4, #0]
 8005700:	701e      	strb	r6, [r3, #0]
 8005702:	6962      	ldr	r2, [r4, #20]
 8005704:	1c43      	adds	r3, r0, #1
 8005706:	429a      	cmp	r2, r3
 8005708:	d004      	beq.n	8005714 <__swbuf_r+0x6e>
 800570a:	89a3      	ldrh	r3, [r4, #12]
 800570c:	07db      	lsls	r3, r3, #31
 800570e:	d5e1      	bpl.n	80056d4 <__swbuf_r+0x2e>
 8005710:	2e0a      	cmp	r6, #10
 8005712:	d1df      	bne.n	80056d4 <__swbuf_r+0x2e>
 8005714:	4621      	mov	r1, r4
 8005716:	4628      	mov	r0, r5
 8005718:	f000 fa70 	bl	8005bfc <_fflush_r>
 800571c:	2800      	cmp	r0, #0
 800571e:	d0d9      	beq.n	80056d4 <__swbuf_r+0x2e>
 8005720:	e7d6      	b.n	80056d0 <__swbuf_r+0x2a>
	...

08005724 <__swsetup_r>:
 8005724:	b538      	push	{r3, r4, r5, lr}
 8005726:	4b29      	ldr	r3, [pc, #164]	@ (80057cc <__swsetup_r+0xa8>)
 8005728:	4605      	mov	r5, r0
 800572a:	6818      	ldr	r0, [r3, #0]
 800572c:	460c      	mov	r4, r1
 800572e:	b118      	cbz	r0, 8005738 <__swsetup_r+0x14>
 8005730:	6a03      	ldr	r3, [r0, #32]
 8005732:	b90b      	cbnz	r3, 8005738 <__swsetup_r+0x14>
 8005734:	f7ff fee0 	bl	80054f8 <__sinit>
 8005738:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800573c:	0719      	lsls	r1, r3, #28
 800573e:	d422      	bmi.n	8005786 <__swsetup_r+0x62>
 8005740:	06da      	lsls	r2, r3, #27
 8005742:	d407      	bmi.n	8005754 <__swsetup_r+0x30>
 8005744:	2209      	movs	r2, #9
 8005746:	602a      	str	r2, [r5, #0]
 8005748:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800574c:	81a3      	strh	r3, [r4, #12]
 800574e:	f04f 30ff 	mov.w	r0, #4294967295
 8005752:	e033      	b.n	80057bc <__swsetup_r+0x98>
 8005754:	0758      	lsls	r0, r3, #29
 8005756:	d512      	bpl.n	800577e <__swsetup_r+0x5a>
 8005758:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800575a:	b141      	cbz	r1, 800576e <__swsetup_r+0x4a>
 800575c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005760:	4299      	cmp	r1, r3
 8005762:	d002      	beq.n	800576a <__swsetup_r+0x46>
 8005764:	4628      	mov	r0, r5
 8005766:	f000 f8cd 	bl	8005904 <_free_r>
 800576a:	2300      	movs	r3, #0
 800576c:	6363      	str	r3, [r4, #52]	@ 0x34
 800576e:	89a3      	ldrh	r3, [r4, #12]
 8005770:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005774:	81a3      	strh	r3, [r4, #12]
 8005776:	2300      	movs	r3, #0
 8005778:	6063      	str	r3, [r4, #4]
 800577a:	6923      	ldr	r3, [r4, #16]
 800577c:	6023      	str	r3, [r4, #0]
 800577e:	89a3      	ldrh	r3, [r4, #12]
 8005780:	f043 0308 	orr.w	r3, r3, #8
 8005784:	81a3      	strh	r3, [r4, #12]
 8005786:	6923      	ldr	r3, [r4, #16]
 8005788:	b94b      	cbnz	r3, 800579e <__swsetup_r+0x7a>
 800578a:	89a3      	ldrh	r3, [r4, #12]
 800578c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005790:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005794:	d003      	beq.n	800579e <__swsetup_r+0x7a>
 8005796:	4621      	mov	r1, r4
 8005798:	4628      	mov	r0, r5
 800579a:	f000 fa7d 	bl	8005c98 <__smakebuf_r>
 800579e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057a2:	f013 0201 	ands.w	r2, r3, #1
 80057a6:	d00a      	beq.n	80057be <__swsetup_r+0x9a>
 80057a8:	2200      	movs	r2, #0
 80057aa:	60a2      	str	r2, [r4, #8]
 80057ac:	6962      	ldr	r2, [r4, #20]
 80057ae:	4252      	negs	r2, r2
 80057b0:	61a2      	str	r2, [r4, #24]
 80057b2:	6922      	ldr	r2, [r4, #16]
 80057b4:	b942      	cbnz	r2, 80057c8 <__swsetup_r+0xa4>
 80057b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80057ba:	d1c5      	bne.n	8005748 <__swsetup_r+0x24>
 80057bc:	bd38      	pop	{r3, r4, r5, pc}
 80057be:	0799      	lsls	r1, r3, #30
 80057c0:	bf58      	it	pl
 80057c2:	6962      	ldrpl	r2, [r4, #20]
 80057c4:	60a2      	str	r2, [r4, #8]
 80057c6:	e7f4      	b.n	80057b2 <__swsetup_r+0x8e>
 80057c8:	2000      	movs	r0, #0
 80057ca:	e7f7      	b.n	80057bc <__swsetup_r+0x98>
 80057cc:	2000001c 	.word	0x2000001c

080057d0 <memcmp>:
 80057d0:	b510      	push	{r4, lr}
 80057d2:	3901      	subs	r1, #1
 80057d4:	4402      	add	r2, r0
 80057d6:	4290      	cmp	r0, r2
 80057d8:	d101      	bne.n	80057de <memcmp+0xe>
 80057da:	2000      	movs	r0, #0
 80057dc:	e005      	b.n	80057ea <memcmp+0x1a>
 80057de:	7803      	ldrb	r3, [r0, #0]
 80057e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80057e4:	42a3      	cmp	r3, r4
 80057e6:	d001      	beq.n	80057ec <memcmp+0x1c>
 80057e8:	1b18      	subs	r0, r3, r4
 80057ea:	bd10      	pop	{r4, pc}
 80057ec:	3001      	adds	r0, #1
 80057ee:	e7f2      	b.n	80057d6 <memcmp+0x6>

080057f0 <memset>:
 80057f0:	4402      	add	r2, r0
 80057f2:	4603      	mov	r3, r0
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d100      	bne.n	80057fa <memset+0xa>
 80057f8:	4770      	bx	lr
 80057fa:	f803 1b01 	strb.w	r1, [r3], #1
 80057fe:	e7f9      	b.n	80057f4 <memset+0x4>

08005800 <_close_r>:
 8005800:	b538      	push	{r3, r4, r5, lr}
 8005802:	4d06      	ldr	r5, [pc, #24]	@ (800581c <_close_r+0x1c>)
 8005804:	2300      	movs	r3, #0
 8005806:	4604      	mov	r4, r0
 8005808:	4608      	mov	r0, r1
 800580a:	602b      	str	r3, [r5, #0]
 800580c:	f7fb f903 	bl	8000a16 <_close>
 8005810:	1c43      	adds	r3, r0, #1
 8005812:	d102      	bne.n	800581a <_close_r+0x1a>
 8005814:	682b      	ldr	r3, [r5, #0]
 8005816:	b103      	cbz	r3, 800581a <_close_r+0x1a>
 8005818:	6023      	str	r3, [r4, #0]
 800581a:	bd38      	pop	{r3, r4, r5, pc}
 800581c:	200145c0 	.word	0x200145c0

08005820 <_lseek_r>:
 8005820:	b538      	push	{r3, r4, r5, lr}
 8005822:	4d07      	ldr	r5, [pc, #28]	@ (8005840 <_lseek_r+0x20>)
 8005824:	4604      	mov	r4, r0
 8005826:	4608      	mov	r0, r1
 8005828:	4611      	mov	r1, r2
 800582a:	2200      	movs	r2, #0
 800582c:	602a      	str	r2, [r5, #0]
 800582e:	461a      	mov	r2, r3
 8005830:	f7fb f918 	bl	8000a64 <_lseek>
 8005834:	1c43      	adds	r3, r0, #1
 8005836:	d102      	bne.n	800583e <_lseek_r+0x1e>
 8005838:	682b      	ldr	r3, [r5, #0]
 800583a:	b103      	cbz	r3, 800583e <_lseek_r+0x1e>
 800583c:	6023      	str	r3, [r4, #0]
 800583e:	bd38      	pop	{r3, r4, r5, pc}
 8005840:	200145c0 	.word	0x200145c0

08005844 <_read_r>:
 8005844:	b538      	push	{r3, r4, r5, lr}
 8005846:	4d07      	ldr	r5, [pc, #28]	@ (8005864 <_read_r+0x20>)
 8005848:	4604      	mov	r4, r0
 800584a:	4608      	mov	r0, r1
 800584c:	4611      	mov	r1, r2
 800584e:	2200      	movs	r2, #0
 8005850:	602a      	str	r2, [r5, #0]
 8005852:	461a      	mov	r2, r3
 8005854:	f7fb f8a6 	bl	80009a4 <_read>
 8005858:	1c43      	adds	r3, r0, #1
 800585a:	d102      	bne.n	8005862 <_read_r+0x1e>
 800585c:	682b      	ldr	r3, [r5, #0]
 800585e:	b103      	cbz	r3, 8005862 <_read_r+0x1e>
 8005860:	6023      	str	r3, [r4, #0]
 8005862:	bd38      	pop	{r3, r4, r5, pc}
 8005864:	200145c0 	.word	0x200145c0

08005868 <_write_r>:
 8005868:	b538      	push	{r3, r4, r5, lr}
 800586a:	4d07      	ldr	r5, [pc, #28]	@ (8005888 <_write_r+0x20>)
 800586c:	4604      	mov	r4, r0
 800586e:	4608      	mov	r0, r1
 8005870:	4611      	mov	r1, r2
 8005872:	2200      	movs	r2, #0
 8005874:	602a      	str	r2, [r5, #0]
 8005876:	461a      	mov	r2, r3
 8005878:	f7fb f8b1 	bl	80009de <_write>
 800587c:	1c43      	adds	r3, r0, #1
 800587e:	d102      	bne.n	8005886 <_write_r+0x1e>
 8005880:	682b      	ldr	r3, [r5, #0]
 8005882:	b103      	cbz	r3, 8005886 <_write_r+0x1e>
 8005884:	6023      	str	r3, [r4, #0]
 8005886:	bd38      	pop	{r3, r4, r5, pc}
 8005888:	200145c0 	.word	0x200145c0

0800588c <__errno>:
 800588c:	4b01      	ldr	r3, [pc, #4]	@ (8005894 <__errno+0x8>)
 800588e:	6818      	ldr	r0, [r3, #0]
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	2000001c 	.word	0x2000001c

08005898 <__libc_init_array>:
 8005898:	b570      	push	{r4, r5, r6, lr}
 800589a:	4d0d      	ldr	r5, [pc, #52]	@ (80058d0 <__libc_init_array+0x38>)
 800589c:	4c0d      	ldr	r4, [pc, #52]	@ (80058d4 <__libc_init_array+0x3c>)
 800589e:	1b64      	subs	r4, r4, r5
 80058a0:	10a4      	asrs	r4, r4, #2
 80058a2:	2600      	movs	r6, #0
 80058a4:	42a6      	cmp	r6, r4
 80058a6:	d109      	bne.n	80058bc <__libc_init_array+0x24>
 80058a8:	4d0b      	ldr	r5, [pc, #44]	@ (80058d8 <__libc_init_array+0x40>)
 80058aa:	4c0c      	ldr	r4, [pc, #48]	@ (80058dc <__libc_init_array+0x44>)
 80058ac:	f000 fa62 	bl	8005d74 <_init>
 80058b0:	1b64      	subs	r4, r4, r5
 80058b2:	10a4      	asrs	r4, r4, #2
 80058b4:	2600      	movs	r6, #0
 80058b6:	42a6      	cmp	r6, r4
 80058b8:	d105      	bne.n	80058c6 <__libc_init_array+0x2e>
 80058ba:	bd70      	pop	{r4, r5, r6, pc}
 80058bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80058c0:	4798      	blx	r3
 80058c2:	3601      	adds	r6, #1
 80058c4:	e7ee      	b.n	80058a4 <__libc_init_array+0xc>
 80058c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ca:	4798      	blx	r3
 80058cc:	3601      	adds	r6, #1
 80058ce:	e7f2      	b.n	80058b6 <__libc_init_array+0x1e>
 80058d0:	08005f48 	.word	0x08005f48
 80058d4:	08005f48 	.word	0x08005f48
 80058d8:	08005f48 	.word	0x08005f48
 80058dc:	08005f4c 	.word	0x08005f4c

080058e0 <__retarget_lock_init_recursive>:
 80058e0:	4770      	bx	lr

080058e2 <__retarget_lock_acquire_recursive>:
 80058e2:	4770      	bx	lr

080058e4 <__retarget_lock_release_recursive>:
 80058e4:	4770      	bx	lr

080058e6 <memcpy>:
 80058e6:	440a      	add	r2, r1
 80058e8:	4291      	cmp	r1, r2
 80058ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80058ee:	d100      	bne.n	80058f2 <memcpy+0xc>
 80058f0:	4770      	bx	lr
 80058f2:	b510      	push	{r4, lr}
 80058f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058fc:	4291      	cmp	r1, r2
 80058fe:	d1f9      	bne.n	80058f4 <memcpy+0xe>
 8005900:	bd10      	pop	{r4, pc}
	...

08005904 <_free_r>:
 8005904:	b538      	push	{r3, r4, r5, lr}
 8005906:	4605      	mov	r5, r0
 8005908:	2900      	cmp	r1, #0
 800590a:	d041      	beq.n	8005990 <_free_r+0x8c>
 800590c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005910:	1f0c      	subs	r4, r1, #4
 8005912:	2b00      	cmp	r3, #0
 8005914:	bfb8      	it	lt
 8005916:	18e4      	addlt	r4, r4, r3
 8005918:	f000 f8e0 	bl	8005adc <__malloc_lock>
 800591c:	4a1d      	ldr	r2, [pc, #116]	@ (8005994 <_free_r+0x90>)
 800591e:	6813      	ldr	r3, [r2, #0]
 8005920:	b933      	cbnz	r3, 8005930 <_free_r+0x2c>
 8005922:	6063      	str	r3, [r4, #4]
 8005924:	6014      	str	r4, [r2, #0]
 8005926:	4628      	mov	r0, r5
 8005928:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800592c:	f000 b8dc 	b.w	8005ae8 <__malloc_unlock>
 8005930:	42a3      	cmp	r3, r4
 8005932:	d908      	bls.n	8005946 <_free_r+0x42>
 8005934:	6820      	ldr	r0, [r4, #0]
 8005936:	1821      	adds	r1, r4, r0
 8005938:	428b      	cmp	r3, r1
 800593a:	bf01      	itttt	eq
 800593c:	6819      	ldreq	r1, [r3, #0]
 800593e:	685b      	ldreq	r3, [r3, #4]
 8005940:	1809      	addeq	r1, r1, r0
 8005942:	6021      	streq	r1, [r4, #0]
 8005944:	e7ed      	b.n	8005922 <_free_r+0x1e>
 8005946:	461a      	mov	r2, r3
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	b10b      	cbz	r3, 8005950 <_free_r+0x4c>
 800594c:	42a3      	cmp	r3, r4
 800594e:	d9fa      	bls.n	8005946 <_free_r+0x42>
 8005950:	6811      	ldr	r1, [r2, #0]
 8005952:	1850      	adds	r0, r2, r1
 8005954:	42a0      	cmp	r0, r4
 8005956:	d10b      	bne.n	8005970 <_free_r+0x6c>
 8005958:	6820      	ldr	r0, [r4, #0]
 800595a:	4401      	add	r1, r0
 800595c:	1850      	adds	r0, r2, r1
 800595e:	4283      	cmp	r3, r0
 8005960:	6011      	str	r1, [r2, #0]
 8005962:	d1e0      	bne.n	8005926 <_free_r+0x22>
 8005964:	6818      	ldr	r0, [r3, #0]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	6053      	str	r3, [r2, #4]
 800596a:	4408      	add	r0, r1
 800596c:	6010      	str	r0, [r2, #0]
 800596e:	e7da      	b.n	8005926 <_free_r+0x22>
 8005970:	d902      	bls.n	8005978 <_free_r+0x74>
 8005972:	230c      	movs	r3, #12
 8005974:	602b      	str	r3, [r5, #0]
 8005976:	e7d6      	b.n	8005926 <_free_r+0x22>
 8005978:	6820      	ldr	r0, [r4, #0]
 800597a:	1821      	adds	r1, r4, r0
 800597c:	428b      	cmp	r3, r1
 800597e:	bf04      	itt	eq
 8005980:	6819      	ldreq	r1, [r3, #0]
 8005982:	685b      	ldreq	r3, [r3, #4]
 8005984:	6063      	str	r3, [r4, #4]
 8005986:	bf04      	itt	eq
 8005988:	1809      	addeq	r1, r1, r0
 800598a:	6021      	streq	r1, [r4, #0]
 800598c:	6054      	str	r4, [r2, #4]
 800598e:	e7ca      	b.n	8005926 <_free_r+0x22>
 8005990:	bd38      	pop	{r3, r4, r5, pc}
 8005992:	bf00      	nop
 8005994:	200145cc 	.word	0x200145cc

08005998 <sbrk_aligned>:
 8005998:	b570      	push	{r4, r5, r6, lr}
 800599a:	4e0f      	ldr	r6, [pc, #60]	@ (80059d8 <sbrk_aligned+0x40>)
 800599c:	460c      	mov	r4, r1
 800599e:	6831      	ldr	r1, [r6, #0]
 80059a0:	4605      	mov	r5, r0
 80059a2:	b911      	cbnz	r1, 80059aa <sbrk_aligned+0x12>
 80059a4:	f000 f9d6 	bl	8005d54 <_sbrk_r>
 80059a8:	6030      	str	r0, [r6, #0]
 80059aa:	4621      	mov	r1, r4
 80059ac:	4628      	mov	r0, r5
 80059ae:	f000 f9d1 	bl	8005d54 <_sbrk_r>
 80059b2:	1c43      	adds	r3, r0, #1
 80059b4:	d103      	bne.n	80059be <sbrk_aligned+0x26>
 80059b6:	f04f 34ff 	mov.w	r4, #4294967295
 80059ba:	4620      	mov	r0, r4
 80059bc:	bd70      	pop	{r4, r5, r6, pc}
 80059be:	1cc4      	adds	r4, r0, #3
 80059c0:	f024 0403 	bic.w	r4, r4, #3
 80059c4:	42a0      	cmp	r0, r4
 80059c6:	d0f8      	beq.n	80059ba <sbrk_aligned+0x22>
 80059c8:	1a21      	subs	r1, r4, r0
 80059ca:	4628      	mov	r0, r5
 80059cc:	f000 f9c2 	bl	8005d54 <_sbrk_r>
 80059d0:	3001      	adds	r0, #1
 80059d2:	d1f2      	bne.n	80059ba <sbrk_aligned+0x22>
 80059d4:	e7ef      	b.n	80059b6 <sbrk_aligned+0x1e>
 80059d6:	bf00      	nop
 80059d8:	200145c8 	.word	0x200145c8

080059dc <_malloc_r>:
 80059dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059e0:	1ccd      	adds	r5, r1, #3
 80059e2:	f025 0503 	bic.w	r5, r5, #3
 80059e6:	3508      	adds	r5, #8
 80059e8:	2d0c      	cmp	r5, #12
 80059ea:	bf38      	it	cc
 80059ec:	250c      	movcc	r5, #12
 80059ee:	2d00      	cmp	r5, #0
 80059f0:	4606      	mov	r6, r0
 80059f2:	db01      	blt.n	80059f8 <_malloc_r+0x1c>
 80059f4:	42a9      	cmp	r1, r5
 80059f6:	d904      	bls.n	8005a02 <_malloc_r+0x26>
 80059f8:	230c      	movs	r3, #12
 80059fa:	6033      	str	r3, [r6, #0]
 80059fc:	2000      	movs	r0, #0
 80059fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a02:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ad8 <_malloc_r+0xfc>
 8005a06:	f000 f869 	bl	8005adc <__malloc_lock>
 8005a0a:	f8d8 3000 	ldr.w	r3, [r8]
 8005a0e:	461c      	mov	r4, r3
 8005a10:	bb44      	cbnz	r4, 8005a64 <_malloc_r+0x88>
 8005a12:	4629      	mov	r1, r5
 8005a14:	4630      	mov	r0, r6
 8005a16:	f7ff ffbf 	bl	8005998 <sbrk_aligned>
 8005a1a:	1c43      	adds	r3, r0, #1
 8005a1c:	4604      	mov	r4, r0
 8005a1e:	d158      	bne.n	8005ad2 <_malloc_r+0xf6>
 8005a20:	f8d8 4000 	ldr.w	r4, [r8]
 8005a24:	4627      	mov	r7, r4
 8005a26:	2f00      	cmp	r7, #0
 8005a28:	d143      	bne.n	8005ab2 <_malloc_r+0xd6>
 8005a2a:	2c00      	cmp	r4, #0
 8005a2c:	d04b      	beq.n	8005ac6 <_malloc_r+0xea>
 8005a2e:	6823      	ldr	r3, [r4, #0]
 8005a30:	4639      	mov	r1, r7
 8005a32:	4630      	mov	r0, r6
 8005a34:	eb04 0903 	add.w	r9, r4, r3
 8005a38:	f000 f98c 	bl	8005d54 <_sbrk_r>
 8005a3c:	4581      	cmp	r9, r0
 8005a3e:	d142      	bne.n	8005ac6 <_malloc_r+0xea>
 8005a40:	6821      	ldr	r1, [r4, #0]
 8005a42:	1a6d      	subs	r5, r5, r1
 8005a44:	4629      	mov	r1, r5
 8005a46:	4630      	mov	r0, r6
 8005a48:	f7ff ffa6 	bl	8005998 <sbrk_aligned>
 8005a4c:	3001      	adds	r0, #1
 8005a4e:	d03a      	beq.n	8005ac6 <_malloc_r+0xea>
 8005a50:	6823      	ldr	r3, [r4, #0]
 8005a52:	442b      	add	r3, r5
 8005a54:	6023      	str	r3, [r4, #0]
 8005a56:	f8d8 3000 	ldr.w	r3, [r8]
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	bb62      	cbnz	r2, 8005ab8 <_malloc_r+0xdc>
 8005a5e:	f8c8 7000 	str.w	r7, [r8]
 8005a62:	e00f      	b.n	8005a84 <_malloc_r+0xa8>
 8005a64:	6822      	ldr	r2, [r4, #0]
 8005a66:	1b52      	subs	r2, r2, r5
 8005a68:	d420      	bmi.n	8005aac <_malloc_r+0xd0>
 8005a6a:	2a0b      	cmp	r2, #11
 8005a6c:	d917      	bls.n	8005a9e <_malloc_r+0xc2>
 8005a6e:	1961      	adds	r1, r4, r5
 8005a70:	42a3      	cmp	r3, r4
 8005a72:	6025      	str	r5, [r4, #0]
 8005a74:	bf18      	it	ne
 8005a76:	6059      	strne	r1, [r3, #4]
 8005a78:	6863      	ldr	r3, [r4, #4]
 8005a7a:	bf08      	it	eq
 8005a7c:	f8c8 1000 	streq.w	r1, [r8]
 8005a80:	5162      	str	r2, [r4, r5]
 8005a82:	604b      	str	r3, [r1, #4]
 8005a84:	4630      	mov	r0, r6
 8005a86:	f000 f82f 	bl	8005ae8 <__malloc_unlock>
 8005a8a:	f104 000b 	add.w	r0, r4, #11
 8005a8e:	1d23      	adds	r3, r4, #4
 8005a90:	f020 0007 	bic.w	r0, r0, #7
 8005a94:	1ac2      	subs	r2, r0, r3
 8005a96:	bf1c      	itt	ne
 8005a98:	1a1b      	subne	r3, r3, r0
 8005a9a:	50a3      	strne	r3, [r4, r2]
 8005a9c:	e7af      	b.n	80059fe <_malloc_r+0x22>
 8005a9e:	6862      	ldr	r2, [r4, #4]
 8005aa0:	42a3      	cmp	r3, r4
 8005aa2:	bf0c      	ite	eq
 8005aa4:	f8c8 2000 	streq.w	r2, [r8]
 8005aa8:	605a      	strne	r2, [r3, #4]
 8005aaa:	e7eb      	b.n	8005a84 <_malloc_r+0xa8>
 8005aac:	4623      	mov	r3, r4
 8005aae:	6864      	ldr	r4, [r4, #4]
 8005ab0:	e7ae      	b.n	8005a10 <_malloc_r+0x34>
 8005ab2:	463c      	mov	r4, r7
 8005ab4:	687f      	ldr	r7, [r7, #4]
 8005ab6:	e7b6      	b.n	8005a26 <_malloc_r+0x4a>
 8005ab8:	461a      	mov	r2, r3
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	42a3      	cmp	r3, r4
 8005abe:	d1fb      	bne.n	8005ab8 <_malloc_r+0xdc>
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	6053      	str	r3, [r2, #4]
 8005ac4:	e7de      	b.n	8005a84 <_malloc_r+0xa8>
 8005ac6:	230c      	movs	r3, #12
 8005ac8:	6033      	str	r3, [r6, #0]
 8005aca:	4630      	mov	r0, r6
 8005acc:	f000 f80c 	bl	8005ae8 <__malloc_unlock>
 8005ad0:	e794      	b.n	80059fc <_malloc_r+0x20>
 8005ad2:	6005      	str	r5, [r0, #0]
 8005ad4:	e7d6      	b.n	8005a84 <_malloc_r+0xa8>
 8005ad6:	bf00      	nop
 8005ad8:	200145cc 	.word	0x200145cc

08005adc <__malloc_lock>:
 8005adc:	4801      	ldr	r0, [pc, #4]	@ (8005ae4 <__malloc_lock+0x8>)
 8005ade:	f7ff bf00 	b.w	80058e2 <__retarget_lock_acquire_recursive>
 8005ae2:	bf00      	nop
 8005ae4:	200145c4 	.word	0x200145c4

08005ae8 <__malloc_unlock>:
 8005ae8:	4801      	ldr	r0, [pc, #4]	@ (8005af0 <__malloc_unlock+0x8>)
 8005aea:	f7ff befb 	b.w	80058e4 <__retarget_lock_release_recursive>
 8005aee:	bf00      	nop
 8005af0:	200145c4 	.word	0x200145c4

08005af4 <__sflush_r>:
 8005af4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005afc:	0716      	lsls	r6, r2, #28
 8005afe:	4605      	mov	r5, r0
 8005b00:	460c      	mov	r4, r1
 8005b02:	d454      	bmi.n	8005bae <__sflush_r+0xba>
 8005b04:	684b      	ldr	r3, [r1, #4]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	dc02      	bgt.n	8005b10 <__sflush_r+0x1c>
 8005b0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	dd48      	ble.n	8005ba2 <__sflush_r+0xae>
 8005b10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b12:	2e00      	cmp	r6, #0
 8005b14:	d045      	beq.n	8005ba2 <__sflush_r+0xae>
 8005b16:	2300      	movs	r3, #0
 8005b18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005b1c:	682f      	ldr	r7, [r5, #0]
 8005b1e:	6a21      	ldr	r1, [r4, #32]
 8005b20:	602b      	str	r3, [r5, #0]
 8005b22:	d030      	beq.n	8005b86 <__sflush_r+0x92>
 8005b24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005b26:	89a3      	ldrh	r3, [r4, #12]
 8005b28:	0759      	lsls	r1, r3, #29
 8005b2a:	d505      	bpl.n	8005b38 <__sflush_r+0x44>
 8005b2c:	6863      	ldr	r3, [r4, #4]
 8005b2e:	1ad2      	subs	r2, r2, r3
 8005b30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005b32:	b10b      	cbz	r3, 8005b38 <__sflush_r+0x44>
 8005b34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005b36:	1ad2      	subs	r2, r2, r3
 8005b38:	2300      	movs	r3, #0
 8005b3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b3c:	6a21      	ldr	r1, [r4, #32]
 8005b3e:	4628      	mov	r0, r5
 8005b40:	47b0      	blx	r6
 8005b42:	1c43      	adds	r3, r0, #1
 8005b44:	89a3      	ldrh	r3, [r4, #12]
 8005b46:	d106      	bne.n	8005b56 <__sflush_r+0x62>
 8005b48:	6829      	ldr	r1, [r5, #0]
 8005b4a:	291d      	cmp	r1, #29
 8005b4c:	d82b      	bhi.n	8005ba6 <__sflush_r+0xb2>
 8005b4e:	4a2a      	ldr	r2, [pc, #168]	@ (8005bf8 <__sflush_r+0x104>)
 8005b50:	40ca      	lsrs	r2, r1
 8005b52:	07d6      	lsls	r6, r2, #31
 8005b54:	d527      	bpl.n	8005ba6 <__sflush_r+0xb2>
 8005b56:	2200      	movs	r2, #0
 8005b58:	6062      	str	r2, [r4, #4]
 8005b5a:	04d9      	lsls	r1, r3, #19
 8005b5c:	6922      	ldr	r2, [r4, #16]
 8005b5e:	6022      	str	r2, [r4, #0]
 8005b60:	d504      	bpl.n	8005b6c <__sflush_r+0x78>
 8005b62:	1c42      	adds	r2, r0, #1
 8005b64:	d101      	bne.n	8005b6a <__sflush_r+0x76>
 8005b66:	682b      	ldr	r3, [r5, #0]
 8005b68:	b903      	cbnz	r3, 8005b6c <__sflush_r+0x78>
 8005b6a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005b6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b6e:	602f      	str	r7, [r5, #0]
 8005b70:	b1b9      	cbz	r1, 8005ba2 <__sflush_r+0xae>
 8005b72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b76:	4299      	cmp	r1, r3
 8005b78:	d002      	beq.n	8005b80 <__sflush_r+0x8c>
 8005b7a:	4628      	mov	r0, r5
 8005b7c:	f7ff fec2 	bl	8005904 <_free_r>
 8005b80:	2300      	movs	r3, #0
 8005b82:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b84:	e00d      	b.n	8005ba2 <__sflush_r+0xae>
 8005b86:	2301      	movs	r3, #1
 8005b88:	4628      	mov	r0, r5
 8005b8a:	47b0      	blx	r6
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	1c50      	adds	r0, r2, #1
 8005b90:	d1c9      	bne.n	8005b26 <__sflush_r+0x32>
 8005b92:	682b      	ldr	r3, [r5, #0]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d0c6      	beq.n	8005b26 <__sflush_r+0x32>
 8005b98:	2b1d      	cmp	r3, #29
 8005b9a:	d001      	beq.n	8005ba0 <__sflush_r+0xac>
 8005b9c:	2b16      	cmp	r3, #22
 8005b9e:	d11e      	bne.n	8005bde <__sflush_r+0xea>
 8005ba0:	602f      	str	r7, [r5, #0]
 8005ba2:	2000      	movs	r0, #0
 8005ba4:	e022      	b.n	8005bec <__sflush_r+0xf8>
 8005ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005baa:	b21b      	sxth	r3, r3
 8005bac:	e01b      	b.n	8005be6 <__sflush_r+0xf2>
 8005bae:	690f      	ldr	r7, [r1, #16]
 8005bb0:	2f00      	cmp	r7, #0
 8005bb2:	d0f6      	beq.n	8005ba2 <__sflush_r+0xae>
 8005bb4:	0793      	lsls	r3, r2, #30
 8005bb6:	680e      	ldr	r6, [r1, #0]
 8005bb8:	bf08      	it	eq
 8005bba:	694b      	ldreq	r3, [r1, #20]
 8005bbc:	600f      	str	r7, [r1, #0]
 8005bbe:	bf18      	it	ne
 8005bc0:	2300      	movne	r3, #0
 8005bc2:	eba6 0807 	sub.w	r8, r6, r7
 8005bc6:	608b      	str	r3, [r1, #8]
 8005bc8:	f1b8 0f00 	cmp.w	r8, #0
 8005bcc:	dde9      	ble.n	8005ba2 <__sflush_r+0xae>
 8005bce:	6a21      	ldr	r1, [r4, #32]
 8005bd0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005bd2:	4643      	mov	r3, r8
 8005bd4:	463a      	mov	r2, r7
 8005bd6:	4628      	mov	r0, r5
 8005bd8:	47b0      	blx	r6
 8005bda:	2800      	cmp	r0, #0
 8005bdc:	dc08      	bgt.n	8005bf0 <__sflush_r+0xfc>
 8005bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005be2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005be6:	81a3      	strh	r3, [r4, #12]
 8005be8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bf0:	4407      	add	r7, r0
 8005bf2:	eba8 0800 	sub.w	r8, r8, r0
 8005bf6:	e7e7      	b.n	8005bc8 <__sflush_r+0xd4>
 8005bf8:	20400001 	.word	0x20400001

08005bfc <_fflush_r>:
 8005bfc:	b538      	push	{r3, r4, r5, lr}
 8005bfe:	690b      	ldr	r3, [r1, #16]
 8005c00:	4605      	mov	r5, r0
 8005c02:	460c      	mov	r4, r1
 8005c04:	b913      	cbnz	r3, 8005c0c <_fflush_r+0x10>
 8005c06:	2500      	movs	r5, #0
 8005c08:	4628      	mov	r0, r5
 8005c0a:	bd38      	pop	{r3, r4, r5, pc}
 8005c0c:	b118      	cbz	r0, 8005c16 <_fflush_r+0x1a>
 8005c0e:	6a03      	ldr	r3, [r0, #32]
 8005c10:	b90b      	cbnz	r3, 8005c16 <_fflush_r+0x1a>
 8005c12:	f7ff fc71 	bl	80054f8 <__sinit>
 8005c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d0f3      	beq.n	8005c06 <_fflush_r+0xa>
 8005c1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c20:	07d0      	lsls	r0, r2, #31
 8005c22:	d404      	bmi.n	8005c2e <_fflush_r+0x32>
 8005c24:	0599      	lsls	r1, r3, #22
 8005c26:	d402      	bmi.n	8005c2e <_fflush_r+0x32>
 8005c28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c2a:	f7ff fe5a 	bl	80058e2 <__retarget_lock_acquire_recursive>
 8005c2e:	4628      	mov	r0, r5
 8005c30:	4621      	mov	r1, r4
 8005c32:	f7ff ff5f 	bl	8005af4 <__sflush_r>
 8005c36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c38:	07da      	lsls	r2, r3, #31
 8005c3a:	4605      	mov	r5, r0
 8005c3c:	d4e4      	bmi.n	8005c08 <_fflush_r+0xc>
 8005c3e:	89a3      	ldrh	r3, [r4, #12]
 8005c40:	059b      	lsls	r3, r3, #22
 8005c42:	d4e1      	bmi.n	8005c08 <_fflush_r+0xc>
 8005c44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c46:	f7ff fe4d 	bl	80058e4 <__retarget_lock_release_recursive>
 8005c4a:	e7dd      	b.n	8005c08 <_fflush_r+0xc>

08005c4c <__swhatbuf_r>:
 8005c4c:	b570      	push	{r4, r5, r6, lr}
 8005c4e:	460c      	mov	r4, r1
 8005c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c54:	2900      	cmp	r1, #0
 8005c56:	b096      	sub	sp, #88	@ 0x58
 8005c58:	4615      	mov	r5, r2
 8005c5a:	461e      	mov	r6, r3
 8005c5c:	da0d      	bge.n	8005c7a <__swhatbuf_r+0x2e>
 8005c5e:	89a3      	ldrh	r3, [r4, #12]
 8005c60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c64:	f04f 0100 	mov.w	r1, #0
 8005c68:	bf14      	ite	ne
 8005c6a:	2340      	movne	r3, #64	@ 0x40
 8005c6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c70:	2000      	movs	r0, #0
 8005c72:	6031      	str	r1, [r6, #0]
 8005c74:	602b      	str	r3, [r5, #0]
 8005c76:	b016      	add	sp, #88	@ 0x58
 8005c78:	bd70      	pop	{r4, r5, r6, pc}
 8005c7a:	466a      	mov	r2, sp
 8005c7c:	f000 f848 	bl	8005d10 <_fstat_r>
 8005c80:	2800      	cmp	r0, #0
 8005c82:	dbec      	blt.n	8005c5e <__swhatbuf_r+0x12>
 8005c84:	9901      	ldr	r1, [sp, #4]
 8005c86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c8e:	4259      	negs	r1, r3
 8005c90:	4159      	adcs	r1, r3
 8005c92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c96:	e7eb      	b.n	8005c70 <__swhatbuf_r+0x24>

08005c98 <__smakebuf_r>:
 8005c98:	898b      	ldrh	r3, [r1, #12]
 8005c9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c9c:	079d      	lsls	r5, r3, #30
 8005c9e:	4606      	mov	r6, r0
 8005ca0:	460c      	mov	r4, r1
 8005ca2:	d507      	bpl.n	8005cb4 <__smakebuf_r+0x1c>
 8005ca4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005ca8:	6023      	str	r3, [r4, #0]
 8005caa:	6123      	str	r3, [r4, #16]
 8005cac:	2301      	movs	r3, #1
 8005cae:	6163      	str	r3, [r4, #20]
 8005cb0:	b003      	add	sp, #12
 8005cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cb4:	ab01      	add	r3, sp, #4
 8005cb6:	466a      	mov	r2, sp
 8005cb8:	f7ff ffc8 	bl	8005c4c <__swhatbuf_r>
 8005cbc:	9f00      	ldr	r7, [sp, #0]
 8005cbe:	4605      	mov	r5, r0
 8005cc0:	4639      	mov	r1, r7
 8005cc2:	4630      	mov	r0, r6
 8005cc4:	f7ff fe8a 	bl	80059dc <_malloc_r>
 8005cc8:	b948      	cbnz	r0, 8005cde <__smakebuf_r+0x46>
 8005cca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cce:	059a      	lsls	r2, r3, #22
 8005cd0:	d4ee      	bmi.n	8005cb0 <__smakebuf_r+0x18>
 8005cd2:	f023 0303 	bic.w	r3, r3, #3
 8005cd6:	f043 0302 	orr.w	r3, r3, #2
 8005cda:	81a3      	strh	r3, [r4, #12]
 8005cdc:	e7e2      	b.n	8005ca4 <__smakebuf_r+0xc>
 8005cde:	89a3      	ldrh	r3, [r4, #12]
 8005ce0:	6020      	str	r0, [r4, #0]
 8005ce2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ce6:	81a3      	strh	r3, [r4, #12]
 8005ce8:	9b01      	ldr	r3, [sp, #4]
 8005cea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005cee:	b15b      	cbz	r3, 8005d08 <__smakebuf_r+0x70>
 8005cf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cf4:	4630      	mov	r0, r6
 8005cf6:	f000 f81d 	bl	8005d34 <_isatty_r>
 8005cfa:	b128      	cbz	r0, 8005d08 <__smakebuf_r+0x70>
 8005cfc:	89a3      	ldrh	r3, [r4, #12]
 8005cfe:	f023 0303 	bic.w	r3, r3, #3
 8005d02:	f043 0301 	orr.w	r3, r3, #1
 8005d06:	81a3      	strh	r3, [r4, #12]
 8005d08:	89a3      	ldrh	r3, [r4, #12]
 8005d0a:	431d      	orrs	r5, r3
 8005d0c:	81a5      	strh	r5, [r4, #12]
 8005d0e:	e7cf      	b.n	8005cb0 <__smakebuf_r+0x18>

08005d10 <_fstat_r>:
 8005d10:	b538      	push	{r3, r4, r5, lr}
 8005d12:	4d07      	ldr	r5, [pc, #28]	@ (8005d30 <_fstat_r+0x20>)
 8005d14:	2300      	movs	r3, #0
 8005d16:	4604      	mov	r4, r0
 8005d18:	4608      	mov	r0, r1
 8005d1a:	4611      	mov	r1, r2
 8005d1c:	602b      	str	r3, [r5, #0]
 8005d1e:	f7fa fe86 	bl	8000a2e <_fstat>
 8005d22:	1c43      	adds	r3, r0, #1
 8005d24:	d102      	bne.n	8005d2c <_fstat_r+0x1c>
 8005d26:	682b      	ldr	r3, [r5, #0]
 8005d28:	b103      	cbz	r3, 8005d2c <_fstat_r+0x1c>
 8005d2a:	6023      	str	r3, [r4, #0]
 8005d2c:	bd38      	pop	{r3, r4, r5, pc}
 8005d2e:	bf00      	nop
 8005d30:	200145c0 	.word	0x200145c0

08005d34 <_isatty_r>:
 8005d34:	b538      	push	{r3, r4, r5, lr}
 8005d36:	4d06      	ldr	r5, [pc, #24]	@ (8005d50 <_isatty_r+0x1c>)
 8005d38:	2300      	movs	r3, #0
 8005d3a:	4604      	mov	r4, r0
 8005d3c:	4608      	mov	r0, r1
 8005d3e:	602b      	str	r3, [r5, #0]
 8005d40:	f7fa fe85 	bl	8000a4e <_isatty>
 8005d44:	1c43      	adds	r3, r0, #1
 8005d46:	d102      	bne.n	8005d4e <_isatty_r+0x1a>
 8005d48:	682b      	ldr	r3, [r5, #0]
 8005d4a:	b103      	cbz	r3, 8005d4e <_isatty_r+0x1a>
 8005d4c:	6023      	str	r3, [r4, #0]
 8005d4e:	bd38      	pop	{r3, r4, r5, pc}
 8005d50:	200145c0 	.word	0x200145c0

08005d54 <_sbrk_r>:
 8005d54:	b538      	push	{r3, r4, r5, lr}
 8005d56:	4d06      	ldr	r5, [pc, #24]	@ (8005d70 <_sbrk_r+0x1c>)
 8005d58:	2300      	movs	r3, #0
 8005d5a:	4604      	mov	r4, r0
 8005d5c:	4608      	mov	r0, r1
 8005d5e:	602b      	str	r3, [r5, #0]
 8005d60:	f7fa fe8e 	bl	8000a80 <_sbrk>
 8005d64:	1c43      	adds	r3, r0, #1
 8005d66:	d102      	bne.n	8005d6e <_sbrk_r+0x1a>
 8005d68:	682b      	ldr	r3, [r5, #0]
 8005d6a:	b103      	cbz	r3, 8005d6e <_sbrk_r+0x1a>
 8005d6c:	6023      	str	r3, [r4, #0]
 8005d6e:	bd38      	pop	{r3, r4, r5, pc}
 8005d70:	200145c0 	.word	0x200145c0

08005d74 <_init>:
 8005d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d76:	bf00      	nop
 8005d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d7a:	bc08      	pop	{r3}
 8005d7c:	469e      	mov	lr, r3
 8005d7e:	4770      	bx	lr

08005d80 <_fini>:
 8005d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d82:	bf00      	nop
 8005d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d86:	bc08      	pop	{r3}
 8005d88:	469e      	mov	lr, r3
 8005d8a:	4770      	bx	lr
