Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Oct 29 03:32:09 2025
| Host         : fer-win-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.942        0.000                      0                  251        0.138        0.000                      0                  251        4.500        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.942        0.000                      0                  251        0.138        0.000                      0                  251        4.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_uart_rx/bit_index_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.014ns (20.897%)  route 3.838ns (79.103%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.556     5.077    i_uart_ctrl/i_baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 f  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.901     6.496    i_uart_ctrl/i_baud_gen/counter_reg[5]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.620 f  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7/O
                         net (fo=1, routed)           0.427     7.047    i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_5/O
                         net (fo=12, routed)          1.152     8.323    i_uart_ctrl/i_uart_rx/tick_count_reg_reg[3]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.447 r  i_uart_ctrl/i_uart_rx/data_buffer_reg[7]_i_1/O
                         net (fo=9, routed)           0.631     9.078    i_uart_ctrl/i_uart_rx/next_data_buffer
    SLICE_X6Y16          LUT5 (Prop_lut5_I1_O)        0.124     9.202 r  i_uart_ctrl/i_uart_rx/bit_index_reg[7]_i_1/O
                         net (fo=8, routed)           0.728     9.930    i_uart_ctrl/i_uart_rx/next_bit_index_0
    SLICE_X5Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.511    14.852    i_uart_ctrl/i_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.872    i_uart_ctrl/i_uart_rx/bit_index_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_uart_rx/bit_index_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.014ns (20.897%)  route 3.838ns (79.103%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.556     5.077    i_uart_ctrl/i_baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 f  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.901     6.496    i_uart_ctrl/i_baud_gen/counter_reg[5]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.620 f  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7/O
                         net (fo=1, routed)           0.427     7.047    i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_5/O
                         net (fo=12, routed)          1.152     8.323    i_uart_ctrl/i_uart_rx/tick_count_reg_reg[3]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.447 r  i_uart_ctrl/i_uart_rx/data_buffer_reg[7]_i_1/O
                         net (fo=9, routed)           0.631     9.078    i_uart_ctrl/i_uart_rx/next_data_buffer
    SLICE_X6Y16          LUT5 (Prop_lut5_I1_O)        0.124     9.202 r  i_uart_ctrl/i_uart_rx/bit_index_reg[7]_i_1/O
                         net (fo=8, routed)           0.728     9.930    i_uart_ctrl/i_uart_rx/next_bit_index_0
    SLICE_X5Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.511    14.852    i_uart_ctrl/i_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.872    i_uart_ctrl/i_uart_rx/bit_index_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_uart_rx/bit_index_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.014ns (20.897%)  route 3.838ns (79.103%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.556     5.077    i_uart_ctrl/i_baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 f  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.901     6.496    i_uart_ctrl/i_baud_gen/counter_reg[5]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.620 f  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7/O
                         net (fo=1, routed)           0.427     7.047    i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_5/O
                         net (fo=12, routed)          1.152     8.323    i_uart_ctrl/i_uart_rx/tick_count_reg_reg[3]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.447 r  i_uart_ctrl/i_uart_rx/data_buffer_reg[7]_i_1/O
                         net (fo=9, routed)           0.631     9.078    i_uart_ctrl/i_uart_rx/next_data_buffer
    SLICE_X6Y16          LUT5 (Prop_lut5_I1_O)        0.124     9.202 r  i_uart_ctrl/i_uart_rx/bit_index_reg[7]_i_1/O
                         net (fo=8, routed)           0.728     9.930    i_uart_ctrl/i_uart_rx/next_bit_index_0
    SLICE_X5Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.511    14.852    i_uart_ctrl/i_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[6]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.872    i_uart_ctrl/i_uart_rx/bit_index_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i_alu_register/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_tx_controller/flags_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.901ns (37.879%)  route 3.118ns (62.120%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.629     5.150    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  i_alu_register/data_out_reg[1]/Q
                         net (fo=7, routed)           0.959     6.565    i_alu_register/Q[1]
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.689 r  i_alu_register/Result0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    i_simple_alu/S[1]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.222 r  i_simple_alu/Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.222    i_simple_alu/Result0_carry_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  i_simple_alu/Result0_carry__0/O[2]
                         net (fo=1, routed)           0.837     8.298    i_alu_register/result_reg_reg[7]_0[2]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.301     8.599 r  i_alu_register/result_reg[6]_i_2/O
                         net (fo=2, routed)           0.822     9.421    i_alu_register/result_reg[6]_i_2_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I3_O)        0.124     9.545 f  i_alu_register/flags_reg[0]_i_3/O
                         net (fo=1, routed)           0.500    10.045    i_alu_register/flags_reg[0]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    10.169 r  i_alu_register/flags_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.169    i_uart_ctrl/i_tx_controller/D[0]
    SLICE_X3Y19          FDCE                                         r  i_uart_ctrl/i_tx_controller/flags_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508    14.849    i_uart_ctrl/i_tx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  i_uart_ctrl/i_tx_controller/flags_reg_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.031    15.119    i_uart_ctrl/i_tx_controller/flags_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_uart_rx/bit_index_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.014ns (21.296%)  route 3.747ns (78.704%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.556     5.077    i_uart_ctrl/i_baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 f  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.901     6.496    i_uart_ctrl/i_baud_gen/counter_reg[5]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.620 f  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7/O
                         net (fo=1, routed)           0.427     7.047    i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_5/O
                         net (fo=12, routed)          1.152     8.323    i_uart_ctrl/i_uart_rx/tick_count_reg_reg[3]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.447 r  i_uart_ctrl/i_uart_rx/data_buffer_reg[7]_i_1/O
                         net (fo=9, routed)           0.631     9.078    i_uart_ctrl/i_uart_rx/next_data_buffer
    SLICE_X6Y16          LUT5 (Prop_lut5_I1_O)        0.124     9.202 r  i_uart_ctrl/i_uart_rx/bit_index_reg[7]_i_1/O
                         net (fo=8, routed)           0.637     9.839    i_uart_ctrl/i_uart_rx/next_bit_index_0
    SLICE_X4Y14          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.512    14.853    i_uart_ctrl/i_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.873    i_uart_ctrl/i_uart_rx/bit_index_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_uart_tx/serial_out_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.264ns (26.979%)  route 3.421ns (73.021%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.556     5.077    i_uart_ctrl/i_baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 f  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.901     6.496    i_uart_ctrl/i_baud_gen/counter_reg[5]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.620 f  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7/O
                         net (fo=1, routed)           0.427     7.047    i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_5/O
                         net (fo=12, routed)          1.016     8.188    i_uart_ctrl/i_uart_tx/tick_counter_reg_reg[0]_1
    SLICE_X6Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.338 r  i_uart_ctrl/i_uart_tx/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=6, routed)           0.605     8.943    i_uart_ctrl/i_uart_tx/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I2_O)        0.348     9.291 r  i_uart_ctrl/i_uart_tx/serial_out_i_1/O
                         net (fo=1, routed)           0.471     9.762    i_uart_ctrl/i_uart_tx/serial_out_i_1_n_0
    SLICE_X5Y19          FDPE                                         r  i_uart_ctrl/i_uart_tx/serial_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.506    14.847    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y19          FDPE                                         r  i_uart_ctrl/i_uart_tx/serial_out_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y19          FDPE (Setup_fdpe_C_CE)      -0.205    14.867    i_uart_ctrl/i_uart_tx/serial_out_reg
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 i_alu_register/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_tx_controller/flags_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.983ns (40.940%)  route 2.861ns (59.060%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.629     5.150    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  i_alu_register/data_out_reg[1]/Q
                         net (fo=7, routed)           0.959     6.565    i_alu_register/Q[1]
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.689 r  i_alu_register/Result0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.689    i_simple_alu/S[1]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.222 r  i_simple_alu/Result0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.222    i_simple_alu/Result0_carry_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.537 r  i_simple_alu/Result0_carry__0/O[3]
                         net (fo=1, routed)           0.568     8.105    i_alu_register/result_reg_reg[7]_0[3]
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.307     8.412 r  i_alu_register/result_reg[7]_i_3/O
                         net (fo=2, routed)           0.669     9.081    i_alu_register/result_reg[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.124     9.205 r  i_alu_register/result_reg[7]_i_1/O
                         net (fo=2, routed)           0.665     9.870    i_alu_register/data_out_reg[16]_0[7]
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124     9.994 r  i_alu_register/flags_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     9.994    i_uart_ctrl/i_tx_controller/D[1]
    SLICE_X3Y19          FDCE                                         r  i_uart_ctrl/i_tx_controller/flags_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.508    14.849    i_uart_ctrl/i_tx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  i_uart_ctrl/i_tx_controller/flags_reg_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.029    15.117    i_uart_ctrl/i_tx_controller/flags_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_uart_rx/bit_index_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.014ns (21.745%)  route 3.649ns (78.255%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.556     5.077    i_uart_ctrl/i_baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 f  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.901     6.496    i_uart_ctrl/i_baud_gen/counter_reg[5]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.620 f  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7/O
                         net (fo=1, routed)           0.427     7.047    i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_5/O
                         net (fo=12, routed)          1.152     8.323    i_uart_ctrl/i_uart_rx/tick_count_reg_reg[3]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.447 r  i_uart_ctrl/i_uart_rx/data_buffer_reg[7]_i_1/O
                         net (fo=9, routed)           0.631     9.078    i_uart_ctrl/i_uart_rx/next_data_buffer
    SLICE_X6Y16          LUT5 (Prop_lut5_I1_O)        0.124     9.202 r  i_uart_ctrl/i_uart_rx/bit_index_reg[7]_i_1/O
                         net (fo=8, routed)           0.538     9.740    i_uart_ctrl/i_uart_rx/next_bit_index_0
    SLICE_X4Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.511    14.852    i_uart_ctrl/i_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.872    i_uart_ctrl/i_uart_rx/bit_index_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_uart_rx/bit_index_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.014ns (21.745%)  route 3.649ns (78.255%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.556     5.077    i_uart_ctrl/i_baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 f  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.901     6.496    i_uart_ctrl/i_baud_gen/counter_reg[5]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.620 f  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7/O
                         net (fo=1, routed)           0.427     7.047    i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_5/O
                         net (fo=12, routed)          1.152     8.323    i_uart_ctrl/i_uart_rx/tick_count_reg_reg[3]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.447 r  i_uart_ctrl/i_uart_rx/data_buffer_reg[7]_i_1/O
                         net (fo=9, routed)           0.631     9.078    i_uart_ctrl/i_uart_rx/next_data_buffer
    SLICE_X6Y16          LUT5 (Prop_lut5_I1_O)        0.124     9.202 r  i_uart_ctrl/i_uart_rx/bit_index_reg[7]_i_1/O
                         net (fo=8, routed)           0.538     9.740    i_uart_ctrl/i_uart_rx/next_bit_index_0
    SLICE_X4Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.511    14.852    i_uart_ctrl/i_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[4]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.872    i_uart_ctrl/i_uart_rx/bit_index_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_uart_rx/bit_index_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.014ns (21.745%)  route 3.649ns (78.255%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.556     5.077    i_uart_ctrl/i_baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518     5.595 f  i_uart_ctrl/i_baud_gen/counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.901     6.496    i_uart_ctrl/i_baud_gen/counter_reg[5]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.620 f  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7/O
                         net (fo=1, routed)           0.427     7.047    i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_7_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.171 r  i_uart_ctrl/i_baud_gen/tick_count_reg[3]_i_5/O
                         net (fo=12, routed)          1.152     8.323    i_uart_ctrl/i_uart_rx/tick_count_reg_reg[3]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.447 r  i_uart_ctrl/i_uart_rx/data_buffer_reg[7]_i_1/O
                         net (fo=9, routed)           0.631     9.078    i_uart_ctrl/i_uart_rx/next_data_buffer
    SLICE_X6Y16          LUT5 (Prop_lut5_I1_O)        0.124     9.202 r  i_uart_ctrl/i_uart_rx/bit_index_reg[7]_i_1/O
                         net (fo=8, routed)           0.538     9.740    i_uart_ctrl/i_uart_rx/next_bit_index_0
    SLICE_X4Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.511    14.852    i_uart_ctrl/i_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  i_uart_ctrl/i_uart_rx/bit_index_reg_reg[5]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X4Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.872    i_uart_ctrl/i_uart_rx/bit_index_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_uart_ctrl/i_rx_controller/op_b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.587     1.470    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  i_uart_ctrl/i_rx_controller/op_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  i_uart_ctrl/i_rx_controller/op_b_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     1.669    i_uart_ctrl/i_rx_controller/p_1_in[10]
    SLICE_X4Y17          FDCE                                         r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     1.983    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[10]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.047     1.530    i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_uart_ctrl/i_rx_controller/op_b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.587     1.470    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  i_uart_ctrl/i_rx_controller/op_b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  i_uart_ctrl/i_rx_controller/op_b_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     1.724    i_uart_ctrl/i_rx_controller/p_1_in[8]
    SLICE_X4Y17          FDCE                                         r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     1.983    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[8]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.078     1.561    i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_uart_ctrl/i_rx_controller/op_a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  i_uart_ctrl/i_rx_controller/op_a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  i_uart_ctrl/i_rx_controller/op_a_reg_reg[2]/Q
                         net (fo=1, routed)           0.113     1.725    i_uart_ctrl/i_rx_controller/p_1_in[2]
    SLICE_X4Y17          FDCE                                         r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     1.983    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.071     1.555    i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_alu_register/data_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_tx_controller/result_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.078%)  route 0.073ns (25.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.587     1.470    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  i_alu_register/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 f  i_alu_register/data_out_reg[19]/Q
                         net (fo=6, routed)           0.073     1.707    i_alu_register/sel0[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.752 r  i_alu_register/result_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.752    i_uart_ctrl/i_tx_controller/result_reg_reg[7]_1[6]
    SLICE_X3Y19          FDCE                                         r  i_uart_ctrl/i_tx_controller/result_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.856     1.983    i_uart_ctrl/i_tx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  i_uart_ctrl/i_tx_controller/result_reg_reg[6]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.092     1.575    i_uart_ctrl/i_tx_controller/result_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_uart_ctrl/i_tx_controller/flags_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.587     1.470    i_uart_ctrl/i_tx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  i_uart_ctrl/i_tx_controller/flags_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  i_uart_ctrl/i_tx_controller/flags_reg_reg[1]/Q
                         net (fo=1, routed)           0.147     1.759    i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[1]_1[1]
    SLICE_X6Y19          LUT5 (Prop_lut5_I2_O)        0.045     1.804 r  i_uart_ctrl/i_uart_tx/data_buffer_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    i_uart_ctrl/i_uart_tx/data_buffer_reg[1]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.854     1.981    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[1]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.120     1.623    i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_register/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.830%)  route 0.101ns (38.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.590     1.473    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[5]/Q
                         net (fo=1, routed)           0.101     1.738    i_alu_register/data_out_reg[21]_0[5]
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[5]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.071     1.557    i_alu_register/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_uart_ctrl/i_uart_tx/bit_index_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_uart_tx/bit_index_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.584     1.467    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  i_uart_ctrl/i_uart_tx/bit_index_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  i_uart_ctrl/i_uart_tx/bit_index_reg_reg[2]/Q
                         net (fo=7, routed)           0.104     1.712    i_uart_ctrl/i_uart_tx/bit_index_reg_reg_n_0_[2]
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.045     1.757 r  i_uart_ctrl/i_uart_tx/bit_index_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.757    i_uart_ctrl/i_uart_tx/bit_index_reg[1]_i_1_n_0
    SLICE_X4Y20          FDCE                                         r  i_uart_ctrl/i_uart_tx/bit_index_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.853     1.980    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  i_uart_ctrl/i_uart_tx/bit_index_reg_reg[1]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X4Y20          FDCE (Hold_fdce_C_D)         0.092     1.572    i_uart_ctrl/i_uart_tx/bit_index_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_register/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[6]/Q
                         net (fo=1, routed)           0.104     1.705    i_alu_register/data_out_reg[21]_0[6]
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.023     1.509    i_alu_register/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i_uart_ctrl/i_uart_rx/data_buffer_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_uart_ctrl/i_uart_rx/data_buffer_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.699%)  route 0.130ns (44.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.586     1.469    i_uart_ctrl/i_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  i_uart_ctrl/i_uart_rx/data_buffer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  i_uart_ctrl/i_uart_rx/data_buffer_reg_reg[1]/Q
                         net (fo=2, routed)           0.130     1.764    i_uart_ctrl/i_uart_rx/data_buffer_reg[1]
    SLICE_X2Y18          FDCE                                         r  i_uart_ctrl/i_uart_rx/data_buffer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.857     1.984    i_uart_ctrl/i_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  i_uart_ctrl/i_uart_rx/data_buffer_reg_reg[0]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.059     1.565    i_uart_ctrl/i_uart_rx/data_buffer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu_register/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.587     1.470    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.128     1.598 r  i_uart_ctrl/i_rx_controller/alu_data_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.127     1.725    i_alu_register/data_out_reg[21]_0[2]
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[2]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.019     1.526    i_alu_register/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    i_alu_register/data_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    i_alu_register/data_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    i_alu_register/data_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    i_alu_register/data_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    i_alu_register/data_out_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    i_alu_register/data_out_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    i_alu_register/data_out_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    i_alu_register/data_out_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    i_alu_register/data_out_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    i_alu_register/data_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    i_alu_register/data_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    i_alu_register/data_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    i_alu_register/data_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    i_alu_register/data_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    i_alu_register/data_out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    i_alu_register/data_out_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    i_alu_register/data_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    i_alu_register/data_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.018ns  (logic 4.148ns (51.736%)  route 3.870ns (48.264%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.558     5.079    i_uart_ctrl/i_tx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.518     5.597 f  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=12, routed)          1.603     7.200    i_uart_ctrl/i_tx_controller/Q[1]
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.124     7.324 r  i_uart_ctrl/i_tx_controller/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.267     9.591    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.097 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.097    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.420ns (55.569%)  route 3.535ns (44.431%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.558     5.079    i_uart_ctrl/i_tx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.518     5.597 r  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=12, routed)          1.421     7.019    i_uart_ctrl/i_tx_controller/Q[1]
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.157     7.176 r  i_uart_ctrl/i_tx_controller/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.113     9.289    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.745    13.034 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.034    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_uart_tx/serial_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.731ns  (logic 3.974ns (51.401%)  route 3.757ns (48.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.623     5.144    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y19          FDPE                                         r  i_uart_ctrl/i_uart_tx/serial_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDPE (Prop_fdpe_C_Q)         0.456     5.600 r  i_uart_ctrl/i_uart_tx/serial_out_reg/Q
                         net (fo=1, routed)           3.757     9.357    TX_OUT_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.875 r  TX_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.875    TX_OUT
    A18                                                               r  TX_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.664ns  (logic 4.110ns (53.620%)  route 3.555ns (46.380%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.627     5.148    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=9, routed)           1.182     6.787    i_uart_ctrl/i_rx_controller/Q[1]
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.124     6.911 r  i_uart_ctrl/i_rx_controller/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.372     9.283    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.813 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.813    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.645ns  (logic 4.377ns (57.251%)  route 3.268ns (42.749%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.558     5.079    i_uart_ctrl/i_tx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.518     5.597 f  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=12, routed)          1.603     7.200    i_uart_ctrl/i_tx_controller/Q[1]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.146     7.346 r  i_uart_ctrl/i_tx_controller/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.665     9.011    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.713    12.724 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.724    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 4.453ns (58.795%)  route 3.121ns (41.205%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.627     5.148    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=9, routed)           0.892     6.460    i_uart_ctrl/i_rx_controller/Q[2]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.327     6.787 r  i_uart_ctrl/i_rx_controller/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.228     9.015    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    12.722 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.722    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 4.219ns (59.527%)  route 2.868ns (40.473%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.627     5.148    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=9, routed)           0.892     6.460    i_uart_ctrl/i_rx_controller/Q[2]
    SLICE_X3Y16          LUT3 (Prop_lut3_I1_O)        0.299     6.759 r  i_uart_ctrl/i_rx_controller/LED_OBUF[2]_inst_i_1/O
                         net (fo=23, routed)          1.976     8.735    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.236 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.236    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.388ns (66.323%)  route 0.705ns (33.677%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=9, routed)           0.229     1.841    i_uart_ctrl/i_rx_controller/Q[1]
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.886 r  i_uart_ctrl/i_rx_controller/LED_OBUF[2]_inst_i_1/O
                         net (fo=23, routed)          0.476     2.362    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.564 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.564    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.483ns (65.187%)  route 0.792ns (34.813%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.559     1.442    i_uart_ctrl/i_tx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     1.606 r  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.462     2.068    i_uart_ctrl/i_tx_controller/Q[0]
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.043     2.111 r  i_uart_ctrl/i_tx_controller/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.441    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.276     3.717 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.717    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.451ns (61.935%)  route 0.892ns (38.065%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.586     1.469    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=8, routed)           0.338     1.949    i_uart_ctrl/i_rx_controller/Q[0]
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.042     1.991 r  i_uart_ctrl/i_rx_controller/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.553     2.544    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     3.812 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.812    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.458ns (61.127%)  route 0.927ns (38.873%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    i_uart_ctrl/i_rx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.128     1.599 f  i_uart_ctrl/i_rx_controller/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=9, routed)           0.328     1.928    i_uart_ctrl/i_rx_controller/Q[2]
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.099     2.027 r  i_uart_ctrl/i_rx_controller/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.598     2.625    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.856 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.856    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.541ns (63.220%)  route 0.896ns (36.780%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.559     1.442    i_uart_ctrl/i_tx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.148     1.590 f  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=14, routed)          0.370     1.960    i_uart_ctrl/i_tx_controller/Q[2]
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.103     2.063 r  i_uart_ctrl/i_tx_controller/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.589    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.290     3.879 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.879    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_uart_tx/serial_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.360ns (54.566%)  route 1.132ns (45.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.585     1.468    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y19          FDPE                                         r  i_uart_ctrl/i_uart_tx/serial_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  i_uart_ctrl/i_uart_tx/serial_out_reg/Q
                         net (fo=1, routed)           1.132     2.741    TX_OUT_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.960 r  TX_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.960    TX_OUT
    A18                                                               r  TX_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.454ns (57.070%)  route 1.094ns (42.930%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.559     1.442    i_uart_ctrl/i_tx_controller/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.148     1.590 r  i_uart_ctrl/i_tx_controller/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=14, routed)          0.519     2.109    i_uart_ctrl/i_tx_controller/Q[2]
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.099     2.208 r  i_uart_ctrl/i_tx_controller/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.575     2.783    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.990 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.990    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.059ns  (logic 1.565ns (30.941%)  route 3.494ns (69.059%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=131, routed)         2.994     4.435    i_uart_ctrl/i_tx_controller/AR[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.559 r  i_uart_ctrl/i_tx_controller/data_buffer_reg[7]_i_2/O
                         net (fo=8, routed)           0.500     5.059    i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[7]_0
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.506     4.847    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.059ns  (logic 1.565ns (30.941%)  route 3.494ns (69.059%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=131, routed)         2.994     4.435    i_uart_ctrl/i_tx_controller/AR[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.559 r  i_uart_ctrl/i_tx_controller/data_buffer_reg[7]_i_2/O
                         net (fo=8, routed)           0.500     5.059    i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[7]_0
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.506     4.847    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.059ns  (logic 1.565ns (30.941%)  route 3.494ns (69.059%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=131, routed)         2.994     4.435    i_uart_ctrl/i_tx_controller/AR[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.559 r  i_uart_ctrl/i_tx_controller/data_buffer_reg[7]_i_2/O
                         net (fo=8, routed)           0.500     5.059    i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[7]_0
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.506     4.847    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.059ns  (logic 1.565ns (30.941%)  route 3.494ns (69.059%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=131, routed)         2.994     4.435    i_uart_ctrl/i_tx_controller/AR[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.559 r  i_uart_ctrl/i_tx_controller/data_buffer_reg[7]_i_2/O
                         net (fo=8, routed)           0.500     5.059    i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[7]_0
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.506     4.847    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.059ns  (logic 1.565ns (30.941%)  route 3.494ns (69.059%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=131, routed)         2.994     4.435    i_uart_ctrl/i_tx_controller/AR[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.559 r  i_uart_ctrl/i_tx_controller/data_buffer_reg[7]_i_2/O
                         net (fo=8, routed)           0.500     5.059    i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[7]_0
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.506     4.847    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.059ns  (logic 1.565ns (30.941%)  route 3.494ns (69.059%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=131, routed)         2.994     4.435    i_uart_ctrl/i_tx_controller/AR[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.559 r  i_uart_ctrl/i_tx_controller/data_buffer_reg[7]_i_2/O
                         net (fo=8, routed)           0.500     5.059    i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[7]_0
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.506     4.847    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[7]/C

Slack:                    inf
  Source:                 RX_IN
                            (input port)
  Destination:            i_uart_ctrl/i_uart_rx/serial_in_r1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.984ns  (logic 1.456ns (29.217%)  route 3.528ns (70.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX_IN (IN)
                         net (fo=0)                   0.000     0.000    RX_IN
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IN_IBUF_inst/O
                         net (fo=1, routed)           3.528     4.984    i_uart_ctrl/i_uart_rx/RX_IN_IBUF
    SLICE_X7Y16          FDPE                                         r  i_uart_ctrl/i_uart_rx/serial_in_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.510     4.851    i_uart_ctrl/i_uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y16          FDPE                                         r  i_uart_ctrl/i_uart_rx/serial_in_r1_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.871ns  (logic 1.689ns (34.681%)  route 3.182ns (65.319%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=131, routed)         2.994     4.435    i_uart_ctrl/i_tx_controller/AR[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.559 r  i_uart_ctrl/i_tx_controller/data_buffer_reg[7]_i_2/O
                         net (fo=8, routed)           0.188     4.747    i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[7]_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I3_O)        0.124     4.871 r  i_uart_ctrl/i_uart_tx/data_buffer_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.871    i_uart_ctrl/i_uart_tx/data_buffer_reg[1]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.506     4.847    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.868ns  (logic 1.689ns (34.702%)  route 3.179ns (65.298%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=131, routed)         2.994     4.435    i_uart_ctrl/i_tx_controller/AR[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.559 r  i_uart_ctrl/i_tx_controller/data_buffer_reg[7]_i_2/O
                         net (fo=8, routed)           0.185     4.744    i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[7]_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I3_O)        0.124     4.868 r  i_uart_ctrl/i_uart_tx/data_buffer_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.868    i_uart_ctrl/i_uart_tx/data_buffer_reg[0]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.506     4.847    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.220ns  (logic 1.565ns (37.093%)  route 2.655ns (62.907%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=131, routed)         1.913     3.355    i_uart_ctrl/i_tx_controller/AR[0]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     3.479 r  i_uart_ctrl/i_tx_controller/data_buffer_reg[7]_i_1__0/O
                         net (fo=6, routed)           0.741     4.220    i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[2]_0
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.506     4.847    i_uart_ctrl/i_uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  i_uart_ctrl/i_uart_tx/data_buffer_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_alu_register/data_out_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.210ns (31.469%)  route 0.456ns (68.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.456     0.666    i_alu_register/AR[0]
    SLICE_X1Y16          FDCE                                         f  i_alu_register/data_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     1.986    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  i_alu_register/data_out_reg[11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_alu_register/data_out_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.210ns (31.469%)  route 0.456ns (68.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.456     0.666    i_alu_register/AR[0]
    SLICE_X1Y16          FDCE                                         f  i_alu_register/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     1.986    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  i_alu_register/data_out_reg[14]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_alu_register/data_out_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.210ns (31.469%)  route 0.456ns (68.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.456     0.666    i_alu_register/AR[0]
    SLICE_X1Y16          FDCE                                         f  i_alu_register/data_out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     1.986    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  i_alu_register/data_out_reg[21]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_alu_register/data_out_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.210ns (31.469%)  route 0.456ns (68.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.456     0.666    i_alu_register/AR[0]
    SLICE_X1Y16          FDCE                                         f  i_alu_register/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     1.986    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  i_alu_register/data_out_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_alu_register/data_out_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.210ns (27.941%)  route 0.540ns (72.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.540     0.750    i_alu_register/AR[0]
    SLICE_X1Y17          FDCE                                         f  i_alu_register/data_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_alu_register/data_out_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.210ns (27.941%)  route 0.540ns (72.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.540     0.750    i_alu_register/AR[0]
    SLICE_X1Y17          FDCE                                         f  i_alu_register/data_out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[17]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_alu_register/data_out_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.210ns (27.941%)  route 0.540ns (72.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.540     0.750    i_alu_register/AR[0]
    SLICE_X1Y17          FDCE                                         f  i_alu_register/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_alu_register/data_out_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.210ns (27.941%)  route 0.540ns (72.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.540     0.750    i_alu_register/AR[0]
    SLICE_X1Y17          FDCE                                         f  i_alu_register/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_alu_register/data_out_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.210ns (27.941%)  route 0.540ns (72.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.540     0.750    i_alu_register/AR[0]
    SLICE_X1Y17          FDCE                                         f  i_alu_register/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            i_alu_register/data_out_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.210ns (27.941%)  route 0.540ns (72.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.540     0.750    i_alu_register/AR[0]
    SLICE_X1Y17          FDCE                                         f  i_alu_register/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    i_alu_register/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  i_alu_register/data_out_reg[6]/C





