================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.2
  Build 932637 on Wed Jun 11 12:38:34 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2014.2/bin/unwrapped/lnx64.o/vivado_hls'
<<<<<<< HEAD
            for user 'cw444' on host 'amdpool-01.ece.cornell.edu' (Linux_x86_64 version 2.6.18-371.6.1.el5) on Sat Nov 29 20:49:38 EST 2014
            in directory '/home/student/cw444/Fall2014/ece5775/options-accel'
@I [HLS-10] Opening project '/home/student/cw444/Fall2014/ece5775/options-accel/hls.prj'.
=======
            for user 'vff6' on host 'amdpool-04' (Linux_x86_64 version 2.6.18-371.8.1.el5) on Sat Nov 29 15:29:57 EST 2014
            in directory '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel'
@I [HLS-10] Creating and opening project '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/hls.prj'.
>>>>>>> 321e732abb1e6d8301d27ace67ac22aba6bbd177
@I [HLS-10] Adding design file 'black_scholes2.c' to the project
@I [HLS-10] Adding design file 'gaussian.c' to the project
@I [HLS-10] Adding design file 'mt19937ar.c' to the project
@I [HLS-10] Creating and opening solution '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/hls.prj/solution1'.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'mt19937ar.c' ... 
@I [HLS-10] Analyzing design file 'gaussian.c' ... 
@I [HLS-10] Analyzing design file 'black_scholes2.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
<<<<<<< HEAD
@I [XFORM-602] Inlining function 'mult2_1' into 'black_scholes3' (black_scholes2.c:114) automatically.
@I [XFORM-602] Inlining function 'expo1' into 'black_scholes3' (black_scholes2.c:115) automatically.
@I [HLS-111] Elapsed time: 2.86 seconds; current memory usage: 48 MB.
=======
@W [XFORM-312] Ignored function pipeline directive in function 'black_scholes2' (black_scholes2.c:60:1): incompatible with dataflow (pipeline) directive.
@I [XFORM-712] Applying dataflow to function 'black_scholes2' (black_scholes2.c:50), detected/extracted 11 process function(s):
	 'mult2_11'
	 'div_1'
	 'black_scholes2_Block_._crit_edge14_proc'
	 'mult2_12'
	 'mult2_2'
	 'mult2_3'
	 'black_scholes2_Block_._crit_edge110_proc'
	 'expo11'
	 'mult2_11.1'
	 'black_scholes2_Block_._crit_edge114_proc'
	 'black_scholes2_Block_._crit_edge_proc'.
@I [HLS-111] Elapsed time: 2.29 seconds; current memory usage: 153 MB.
>>>>>>> 321e732abb1e6d8301d27ace67ac22aba6bbd177
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'black_scholes3' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes3' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'black_scholes3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 49.
@I [SCHED-11] Finished scheduling.
<<<<<<< HEAD
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 48.3 MB.
=======
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 153 MB.
>>>>>>> 321e732abb1e6d8301d27ace67ac22aba6bbd177
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes3' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
<<<<<<< HEAD
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 48.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes3' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/S' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/E' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/A' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/B' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/rT' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes3/gaussian_random_number' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'black_scholes3' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'black_scholes3_dadd_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes3_dcmp_64ns_64ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes3_dexp_64ns_64ns_64_18_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes3_dmul_64ns_64ns_64_6_max_dsp': 3 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes3_dsub_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes3'.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 49.4 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'black_scholes3'.
@I [WVHDL-304] Generating RTL VHDL for 'black_scholes3'.
@I [WVLOG-307] Generating RTL Verilog for 'black_scholes3'.
@I [HLS-112] Total elapsed time: 112.453 seconds; peak memory usage: 49.4 MB.
=======
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 153 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_div_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_div_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_black_scholes2_Block_crit_edge14_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_black_scholes2_Block_crit_edge14_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_mult2_12' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_mult2_12' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_mult2_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_mult2_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_mult2_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_mult2_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_black_scholes2_Block_crit_edge110_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_black_scholes2_Block_crit_edge110_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_expo11' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_expo11' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_mult2_11_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_mult2_11_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_black_scholes2_Block_crit_edge114_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_black_scholes2_Block_crit_edge114_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_black_scholes2_Block_crit_edge_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_black_scholes2_Block_crit_edge_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 155 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 155 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 155 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_mult2_11' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_mult2_11'.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 155 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_div_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_div_1'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 156 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_black_scholes2_Block_crit_edge14_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dsub_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_black_scholes2_Block_crit_edge14_proc'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 156 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_mult2_12' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_mult2_12'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 156 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_mult2_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_mult2_2'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 156 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_mult2_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_mult2_3'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 156 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_black_scholes2_Block_crit_edge110_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dadd_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_black_scholes2_Block_crit_edge110_proc'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 157 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_expo11' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dexp_64ns_64ns_64_18_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_expo11'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 157 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_mult2_11_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_mult2_11_1'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 157 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_black_scholes2_Block_crit_edge114_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dcmp_64ns_64ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes2_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes2_dsub_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_black_scholes2_Block_crit_edge114_proc'.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 158 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_black_scholes2_Block_crit_edge_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_black_scholes2_Block_crit_edge_proc'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 158 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/S' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/E' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/sigma' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/T' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/gaussian_random_number' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/rT' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'black_scholes2' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 159 MB.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_p_channel26' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_tmp_1_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_tmp_2_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_p_channel27' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_p_channel28' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_p_channel29' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_tmp3_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_p_channel30' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_p_channel31' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_tmp4_loc_channel' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'black_scholes2'.
@I [WVHDL-304] Generating RTL VHDL for 'black_scholes2'.
@I [WVLOG-307] Generating RTL Verilog for 'black_scholes2'.
@I [HLS-112] Total elapsed time: 72.265 seconds; peak memory usage: 159 MB.
>>>>>>> 321e732abb1e6d8301d27ace67ac22aba6bbd177
@I [LIC-101] Checked in feature [HLS]
