0.7
2020.1
May 27 2020
20:09:33
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/dataram_sim.v,1619584312,verilog,,,,dataram_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/mipscpusim.v,1619662524,verilog,,,,mipscpusim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v,1619580727,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALUControl.v,,ALU,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALUControl.v,1619580975,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Adder.v,,ALUControl,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Adder.v,1619581177,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Concat.v,,Adder,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Concat.v,1619581294,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Controller.v,,Concat,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Controller.v,1619699264,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/DataRAM.v,,Controller,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/DataRAM.v,1619580318,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/InstrROM.v,,DataRAM,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/InstrROM.v,1619618916,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/LeftShift.v,,InstrROM,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/LeftShift.v,1619581334,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MainCtr.v,,LeftShift,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MainCtr.v,1619654719,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Mux2_1.v,,MainCtr,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Mux2_1.v,1619581120,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Mux3_1.v,,Mux2_1,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Mux3_1.v,1619581495,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/PC.v,,Mux3_1,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/PC.v,1619581237,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RegFile.v,,PC,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RegFile.v,1619580625,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/SignedExtend.v,,RegFile,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/SignedExtend.v,1619276656,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mipscpu.v,,SignedExtend,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/adder_sim.v,1619627645,verilog,,,,adder_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu_sim.v,1619620333,verilog,,,,alu_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/aluctr_sim.v,1619247505,verilog,,,,aluctr_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/concat_sim.v,1619245030,verilog,,,,concat_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller_sim.v,1619247134,verilog,,,,controller_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/instrrom_sim.v,1619619232,verilog,,,,instrrom_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/leftshift_sim.v,1619246642,verilog,,,,leftshift_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mainctr_sim.v,1619654919,verilog,,,,mainctr_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mipscpu.v,1619654578,verilog,,D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/mipscpusim.v,,mipscpu,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2_1_sim.v,1619249900,verilog,,,,mux2_1_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux3_1_sim.v,1619248520,verilog,,,,mux3_1_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/pc_sim.v,1619137102,verilog,,,,pc_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regfile_sim.v,1619619918,verilog,,,,regfile_sim,,,,,,,,
D:/Learning/Analog/Vivado/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/signextend_sim.v,1619621495,verilog,,,,signextend_sim,,,,,,,,
