---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `AArch64Disassembler.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="AArch64Disassembler.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-h"
  isLocal="true" />
<IncludesListItem
  filePath="AArch64ExternalSymbolizer.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64externalsymbolizer-h"
  isLocal="true" />
<IncludesListItem
  filePath="MCTargetDesc/AArch64AddressingModes.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64addressingmodes-h"
  isLocal="true" />
<IncludesListItem
  filePath="MCTargetDesc/AArch64MCTargetDesc.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-h"
  isLocal="true" />
<IncludesListItem
  filePath="TargetInfo/AArch64TargetInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/targetinfo/aarch64targetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="Utils/AArch64BaseInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/utils/aarch64baseinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCDecoderOps.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcdecoderops-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCDisassembler/MCRelocationInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/include/llvm/mc/mcdisassembler/mcrelocationinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInst.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinst-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInstrDesc.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCSubtargetInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/TargetRegistry.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/Compiler.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/Debug.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/debug-h"
  isLocal="true" />
<IncludesListItem
  filePath="memory"
  permalink=""
  isLocal="false" />
<IncludesListItem
  filePath="AArch64GenDisassemblerTables.inc"
  permalink=""
  isLocal="true" />
<IncludesListItem
  filePath="AArch64GenInstrInfo.inc"
  permalink=""
  isLocal="true" />
</IncludesList>

## Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> = <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a></>}>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;</>}
  name={<><a href="#a4c7d9b6a32712700daf6963cd79c0f50">createAArch64Disassembler</a> (const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcsymbolizer">MCSymbolizer</a> &#42;</>}
  name={<><a href="#a1d69e3d012dc12fedbe4880644df3587">createAArch64ExternalSymbolizer</a> (const Triple &amp;TT, LLVMOpInfoCallback GetOpInfo, LLVMSymbolLookupCallback SymbolLookUp, void &#42;DisInfo, MCContext &#42;Ctx, std::unique&#95;ptr&lt; MCRelocationInfo &gt; &amp;&amp;RelInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a30705aebb6dc9b1e06d32247c8eba534">DecodeAddSubERegInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#aab4ee70b44f750a7bee01ca637c183e2">DecodeAddSubImmShift</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#adbc1eabc89010cc090b6ee89e7fbb61e">DecodeAdrInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a60422239523d25de92f9a7d7d6b23cbd">DecodeAuthLoadInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a1d87802a308ab06cb47bd907006733cd">DecodeCPYMemOpInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ad224195417b4e7fff787eaa0ea9eb46f">DecodeExclusiveLdStInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a81de44bb562b3312198ddb0bad029106">DecodeFixedPointScaleImm32</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a217cf758bedf14d318ed065179308e72">DecodeFixedPointScaleImm64</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ad6446846a7c3fa3ae63776aef7ed03df">DecodeFMOVLaneInstruction</a> (MCInst &amp;Inst, unsigned Insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a4c8f426c0be76b0254c93325a82dc870">DecodeGPR64x8ClassRegisterClass</a> (MCInst &amp;Inst, unsigned RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#aef924b245b8e7087df6d747fdfd3810d">DecodeGPRSeqPairsClassRegisterClass</a> (MCInst &amp;Inst, unsigned RegClassID, unsigned RegNo, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;int ElementWidth&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ae3b01de5051d0d08887e950b27fa6f2b">DecodeImm8OptLsl</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a46b59aec241e0564ca44770f25f2ec71">DecodeLogicalImmInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned NumBitsForTile&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a6d57b9fcd315db5667ba79c86783cd5a">DecodeMatrixTile</a> (MCInst &amp;Inst, unsigned RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#adad48d9cda0a32212abf5e19c1a4dada">DecodeMatrixTileListRegisterClass</a> (MCInst &amp;Inst, unsigned RegMask, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ac78415ed431af9ea8e86360f6ae47a94">DecodeMemExtend</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a3fad9a3a6a6f166a13d42ea4ce4046a6">DecodeModImmInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#afe70774421a4b9960ec659c9c088e2ad">DecodeModImmTiedInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a472d51a3167cd8c4a324627ccb3d063e">DecodeMoveImmInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#af34944ff20fbc4b23ad91c672dc071c9">DecodeMRSSystemRegister</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ab43bf4c7c1ec2adef80d921fd1c24c91">DecodeMSRSystemRegister</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a64316e7222c5bfbf7c8ad81567f8cd0b">DecodePairLdStInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a805d26616ccd931aee997c600ff2a046">DecodePCRelLabel16</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#abe725b290fe0d33be6a7483438c37794">DecodePCRelLabel19</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a9afb1303f5dc3819057cec727c878bbe">DecodePCRelLabel9</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a774f1ac41b6d226f946b314616ae6ec5">DecodePPR2Mul2RegisterClass</a> (MCInst &amp;Inst, unsigned RegNo, uint64&#95;t Address, const void &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#adf13850bfdcd4986cc6b21f227468936">DecodePRFMRegInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#abde2c899c95ba6b3d6cbf9ac4482b8e8">DecodeSETMemOpInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#acf5f17b8afe036660d97ba9f2e254c31">DecodeSignedLdStInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;int Bits&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a6eaaa7135c4d4d1336c04d5c53b31c53">DecodeSImm</a> (MCInst &amp;Inst, uint64&#95;t Imm, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt; ... &gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass</a> (MCInst &amp;Inst, unsigned RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#aa4f2d6ca385a9cc2845fd4c4083d2034">DecodeSVCROp</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a80adcf933fbb41ac1f7bbf1bb0395c9d">DecodeSVEIncDecImm</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a8791e99741e918b4a6dd4de52c238d04">DecodeSVELogicalImmInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ad5c7a59494e06cea0b126259e25b8402">DecodeSyspXzrInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a7b91a2080aef66711a9a59c0fc2bc78c">DecodeSystemPStateImm0&#95;15Instruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a47610006b53563d90c891dbb2f2a21cf">DecodeSystemPStateImm0&#95;1Instruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a853a2c1c2fc5c033da682c5cbbcfd522">DecodeTestAndBranch</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ac34ad1dd79456d25b144337df1117ef9">DecodeThreeAddrSRegInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a043df6b81de57c6d77e6753487cb9ca9">DecodeUnconditionalBranch</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a4d0969e62a9d55e7a6b81658aaac2841">DecodeUnsignedLdStInstruction</a> (MCInst &amp;Inst, uint32&#95;t insn, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a628f16beff720d294fe0dc68672a2c53">DecodeVecShiftL16Imm</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a11819fddb3117f373a86c470bfb52dc4">DecodeVecShiftL32Imm</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a113c2ea5d916852c98ded92c3dba90cb">DecodeVecShiftL64Imm</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a8028aa95525a9648e61419fa5236e196">DecodeVecShiftL8Imm</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a> (MCInst &amp;Inst, unsigned Imm, unsigned Add)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ae1e293ff623147957964c73462181205">DecodeVecShiftR16Imm</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a9a7dc21298abebac4be3eb310a0f9d3d">DecodeVecShiftR16ImmNarrow</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ae2260a2f9581709fa8806e4178eb4471">DecodeVecShiftR32Imm</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a70047b4d77a7658b714a1fc0bc400782">DecodeVecShiftR32ImmNarrow</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a940ac7432e27015f489953e7f71d3880">DecodeVecShiftR64Imm</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#aa8255270ae424bc18e857b226357d8bf">DecodeVecShiftR64ImmNarrow</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a1e8887bc5fb49f6e67bfffeba0f44ff8">DecodeVecShiftR8Imm</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a> (MCInst &amp;Inst, unsigned Imm, unsigned Add)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#aa5d14ca92aaaefd51c2e07e386dc3ade">DecodeWSeqPairsClassRegisterClass</a> (MCInst &amp;Inst, unsigned RegNo, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a5123a69920811bcf19eb62e5ede19eda">DecodeXSeqPairsClassRegisterClass</a> (MCInst &amp;Inst, unsigned RegNo, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a7025267acc36901a12f64e8db186b092">DecodeZK</a> (MCInst &amp;Inst, unsigned RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Min, unsigned Max&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ab5dbfcd8759c243a87ae147779edc32c">DecodeZPR2Mul2RegisterClass</a> (MCInst &amp;Inst, unsigned RegNo, uint64&#95;t Address, const void &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#aa83dd17920440747c9af027eeec44dbd">DecodeZPR4Mul4RegisterClass</a> (MCInst &amp;Inst, unsigned RegNo, uint64&#95;t Address, const void &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Min, unsigned Max&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a068c567d31464b292cd4a254e0cca751">DecodeZPRMul2&#95;MinMax</a> (MCInst &amp;Inst, unsigned RegNo, uint64&#95;t Address, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad83cfe2c76a385d6890815f7cca85369">isInvalidPState</a> (uint64&#95;t Op1, uint64&#95;t Op2)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#adeb6f14d9f377993d79fae2efb34ecac">LLVM&#95;EXTERNAL&#95;VISIBILITY</a> void</>}
  name={<><a href="#a937116e9c4a0863979038e9be05d1604">LLVMInitializeAArch64Disassembler</a> ()</>}>
</MembersIndexItem>

</MembersIndex>

## Variables Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a4e8005ce5b2d80bfdf0f46ef0b396902">MatrixZATileDecoderTable</a> = &#123;
    &#123;AArch64::ZAB0&#125;,
    &#123;AArch64::ZAH0, AArch64::ZAH1&#125;,
    &#123;AArch64::ZAS0, AArch64::ZAS1, AArch64::ZAS2, AArch64::ZAS3&#125;,
    &#123;AArch64::ZAD0, AArch64::ZAD1, AArch64::ZAD2, AArch64::ZAD3, AArch64::ZAD4,
     AArch64::ZAD5, AArch64::ZAD6, AArch64::ZAD7&#125;,
    &#123;AArch64::ZAQ0, AArch64::ZAQ1, AArch64::ZAQ2, AArch64::ZAQ3, AArch64::ZAQ4,
     AArch64::ZAQ5, AArch64::ZAQ6, AArch64::ZAQ7, AArch64::ZAQ8, AArch64::ZAQ9,
     AArch64::ZAQ10, AArch64::ZAQ11, AArch64::ZAQ12, AArch64::ZAQ13,
     AArch64::ZAQ14, AArch64::ZAQ15&#125;&#125;</>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG&#95;TYPE</a>&nbsp;&nbsp;&nbsp;&quot;aarch64-disassembler&quot;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>&nbsp;&nbsp;&nbsp;MCDisassembler::Fail</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a>&nbsp;&nbsp;&nbsp;MCDisassembler::SoftFail</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#abdb086b34295fb7aa09493c62d798465">Success</a>&nbsp;&nbsp;&nbsp;MCDisassembler::Success</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Typedefs

### DecodeStatus {#ab422e450405f43d1acfe4fa8a2de18c1}

<MemberDefinition
  prototype="using DecodeStatus =  MCDisassembler::DecodeStatus">

Definition at line <a href="#l00034">34</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Functions

### createAArch64Disassembler() {#a4c7d9b6a32712700daf6963cd79c0f50}

<MemberDefinition
  prototype={<>static MCDisassembler &#42; createAArch64Disassembler (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/target">Target</a> &amp; T, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp; STI, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx)</>}
  labels = {["static"]}>

Definition at line <a href="#l00224">224</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### createAArch64ExternalSymbolizer() {#a1d69e3d012dc12fedbe4880644df3587}

<MemberDefinition
  prototype={<>static MCSymbolizer &#42; createAArch64ExternalSymbolizer (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; TT, <a href="/docs/api/groups/llvmcdisassembler/#gaa8eb7ea1e53fd6e7a11b6aa4749c6e60">LLVMOpInfoCallback</a> GetOpInfo, <a href="/docs/api/groups/llvmcdisassembler/#ga05ffa603beb390898904a06b14ee5537">LLVMSymbolLookupCallback</a> SymbolLookUp, void &#42; DisInfo, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &#42; Ctx, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mcrelocationinfo">MCRelocationInfo</a> &gt; &amp;&amp; RelInfo)</>}
  labels = {["static"]}>

Definition at line <a href="#l00305">305</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeAddSubERegInstruction() {#a30705aebb6dc9b1e06d32247c8eba534}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeAddSubERegInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01325">1325</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeAddSubImmShift() {#aab4ee70b44f750a7bee01ca637c183e2}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeAddSubImmShift (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01517">1517</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeAdrInstruction() {#adbc1eabc89010cc090b6ee89e7fbb61e}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeAdrInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01498">1498</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeAuthLoadInstruction() {#a60422239523d25de92f9a7d7d6b23cbd}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeAuthLoadInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01290">1290</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeCPYMemOpInstruction() {#a1d87802a308ab06cb47bd907006733cd}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeCPYMemOpInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01757">1757</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeExclusiveLdStInstruction() {#ad224195417b4e7fff787eaa0ea9eb46f}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeExclusiveLdStInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01027">1027</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeFixedPointScaleImm32() {#a81de44bb562b3312198ddb0bad029106}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeFixedPointScaleImm32 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00458">458</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeFixedPointScaleImm64() {#a217cf758bedf14d318ed065179308e72}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeFixedPointScaleImm64 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00467">467</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeFMOVLaneInstruction() {#ad6446846a7c3fa3ae63776aef7ed03df}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeFMOVLaneInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00544">544</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeGPR64x8ClassRegisterClass() {#a4c8f426c0be76b0254c93325a82dc870}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeGPR64x8ClassRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00351">351</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeGPRSeqPairsClassRegisterClass() {#aef924b245b8e7087df6d747fdfd3810d}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeGPRSeqPairsClassRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegClassID, unsigned RegNo, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01648">1648</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeImm8OptLsl() {#ae3b01de5051d0d08887e950b27fa6f2b}

<MemberDefinition
  template={<>template &lt;int ElementWidth&gt;</>}
  prototype={<>static DecodeStatus DecodeImm8OptLsl (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01729">1729</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeLogicalImmInstruction() {#a46b59aec241e0564ca44770f25f2ec71}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeLogicalImmInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01400">1400</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeMatrixTile() {#a6d57b9fcd315db5667ba79c86783cd5a}

<MemberDefinition
  template={<>template &lt;unsigned NumBitsForTile&gt;</>}
  prototype={<>static DecodeStatus DecodeMatrixTile (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00436">436</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeMatrixTileListRegisterClass() {#adad48d9cda0a32212abf5e19c1a4dada}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeMatrixTileListRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegMask, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00415">415</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeMemExtend() {#ac78415ed431af9ea8e86360f6ae47a94}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeMemExtend (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00518">518</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeModImmInstruction() {#a3fad9a3a6a6f166a13d42ea4ce4046a6}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeModImmInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01437">1437</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeModImmTiedInstruction() {#afe70774421a4b9960ec659c9c088e2ad}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeModImmTiedInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01478">1478</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeMoveImmInstruction() {#a472d51a3167cd8c4a324627ccb3d063e}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeMoveImmInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00717">717</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeMRSSystemRegister() {#af34944ff20fbc4b23ad91c672dc071c9}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeMRSSystemRegister (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00526">526</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeMSRSystemRegister() {#ab43bf4c7c1ec2adef80d921fd1c24c91}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeMSRSystemRegister (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00536">536</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodePairLdStInstruction() {#a64316e7222c5bfbf7c8ad81567f8cd0b}

<MemberDefinition
  prototype={<>static DecodeStatus DecodePairLdStInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01120">1120</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodePCRelLabel16() {#a805d26616ccd931aee997c600ff2a046}

<MemberDefinition
  prototype={<>static DecodeStatus DecodePCRelLabel16 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00474">474</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodePCRelLabel19() {#abe725b290fe0d33be6a7483438c37794}

<MemberDefinition
  prototype={<>static DecodeStatus DecodePCRelLabel19 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00489">489</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodePCRelLabel9() {#a9afb1303f5dc3819057cec727c878bbe}

<MemberDefinition
  prototype={<>static DecodeStatus DecodePCRelLabel9 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00504">504</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodePPR2Mul2RegisterClass() {#a774f1ac41b6d226f946b314616ae6ec5}

<MemberDefinition
  prototype={<>static DecodeStatus DecodePPR2Mul2RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> void &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00447">447</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodePRFMRegInstruction() {#adf13850bfdcd4986cc6b21f227468936}

<MemberDefinition
  prototype={<>static DecodeStatus DecodePRFMRegInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01817">1817</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeSETMemOpInstruction() {#abde2c899c95ba6b3d6cbf9ac4482b8e8}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeSETMemOpInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01788">1788</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeSignedLdStInstruction() {#acf5f17b8afe036660d97ba9f2e254c31}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeSignedLdStInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00819">819</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeSImm() {#a6eaaa7135c4d4d1336c04d5c53b31c53}

<MemberDefinition
  template={<>template &lt;int Bits&gt;</>}
  prototype={<>static DecodeStatus DecodeSImm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint64&#95;t Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01714">1714</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeSimpleRegisterClass() {#ad9f65cebca060e894d0162012d4e6806}

<MemberDefinition
  template={<>template &lt;unsigned RegClassID, unsigned FirstReg, unsigned NumRegsInClass&gt;</>}
  prototype={<>static DecodeStatus DecodeSimpleRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00338">338</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeSVCROp() {#aa4f2d6ca385a9cc2845fd4c4083d2034}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeSVCROp (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01748">1748</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeSVEIncDecImm() {#a80adcf933fbb41ac1f7bbf1bb0395c9d}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeSVEIncDecImm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01741">1741</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeSVELogicalImmInstruction() {#a8791e99741e918b4a6dd4de52c238d04}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeSVELogicalImmInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01696">1696</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeSyspXzrInstruction() {#ad5c7a59494e06cea0b126259e25b8402}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeSyspXzrInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01674">1674</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeSystemPStateImm0&#95;15Instruction() {#a7b91a2080aef66711a9a59c0fc2bc78c}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeSystemPStateImm0&#95;15Instruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01580">1580</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeSystemPStateImm0&#95;1Instruction() {#a47610006b53563d90c891dbb2f2a21cf}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeSystemPStateImm0&#95;1Instruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01601">1601</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeTestAndBranch() {#a853a2c1c2fc5c033da682c5cbbcfd522}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeTestAndBranch (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01622">1622</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeThreeAddrSRegInstruction() {#ac34ad1dd79456d25b144337df1117ef9}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeThreeAddrSRegInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00650">650</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeUnconditionalBranch() {#a043df6b81de57c6d77e6753487cb9ca9}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeUnconditionalBranch (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01558">1558</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeUnsignedLdStInstruction() {#a4d0969e62a9d55e7a6b81658aaac2841}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeUnsignedLdStInstruction (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, uint32&#95;t insn, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00753">753</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftL16Imm() {#a628f16beff720d294fe0dc68672a2c53}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftL16Imm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00637">637</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftL32Imm() {#a11819fddb3117f373a86c470bfb52dc4}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftL32Imm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00631">631</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftL64Imm() {#a113c2ea5d916852c98ded92c3dba90cb}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftL64Imm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00625">625</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftL8Imm() {#a8028aa95525a9648e61419fa5236e196}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftL8Imm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00643">643</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftLImm() {#a9524d8d16b066a213bd3f48055fc9275}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftLImm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, unsigned Add)</>}
  labels = {["static"]}>

Definition at line <a href="#l00577">577</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftR16Imm() {#ae1e293ff623147957964c73462181205}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftR16Imm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00607">607</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftR16ImmNarrow() {#a9a7dc21298abebac4be3eb310a0f9d3d}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftR16ImmNarrow (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00613">613</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftR32Imm() {#ae2260a2f9581709fa8806e4178eb4471}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftR32Imm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00595">595</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftR32ImmNarrow() {#a70047b4d77a7658b714a1fc0bc400782}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftR32ImmNarrow (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00601">601</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftR64Imm() {#a940ac7432e27015f489953e7f71d3880}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftR64Imm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00583">583</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftR64ImmNarrow() {#aa8255270ae424bc18e857b226357d8bf}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftR64ImmNarrow (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00589">589</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftR8Imm() {#a1e8887bc5fb49f6e67bfffeba0f44ff8}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftR8Imm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00619">619</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeVecShiftRImm() {#a88dabd0bc713d4a6ad2dfee37fff7b06}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVecShiftRImm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, unsigned Add)</>}
  labels = {["static"]}>

Definition at line <a href="#l00571">571</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeWSeqPairsClassRegisterClass() {#aa5d14ca92aaaefd51c2e07e386dc3ade}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeWSeqPairsClassRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegNo, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01661">1661</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeXSeqPairsClassRegisterClass() {#a5123a69920811bcf19eb62e5ede19eda}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeXSeqPairsClassRegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegNo, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l01668">1668</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeZK() {#a7025267acc36901a12f64e8db186b092}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeZK (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00392">392</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeZPR2Mul2RegisterClass() {#ab5dbfcd8759c243a87ae147779edc32c}

<MemberDefinition
  template={<>template &lt;unsigned Min, unsigned Max&gt;</>}
  prototype={<>static DecodeStatus DecodeZPR2Mul2RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> void &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00379">379</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeZPR4Mul4RegisterClass() {#aa83dd17920440747c9af027eeec44dbd}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeZPR4Mul4RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> void &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00403">403</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### DecodeZPRMul2&#95;MinMax() {#a068c567d31464b292cd4a254e0cca751}

<MemberDefinition
  template={<>template &lt;unsigned Min, unsigned Max&gt;</>}
  prototype={<>static DecodeStatus DecodeZPRMul2&#95;MinMax (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned RegNo, uint64&#95;t Address, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00366">366</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### isInvalidPState() {#ad83cfe2c76a385d6890815f7cca85369}

<MemberDefinition
  prototype={<>static bool isInvalidPState (uint64&#95;t Op1, uint64&#95;t Op2)</>}
  labels = {["static"]}>

Definition at line <a href="#l01573">1573</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### LLVMInitializeAArch64Disassembler() {#a937116e9c4a0863979038e9be05d1604}

<MemberDefinition
  prototype={<>LLVM&#95;EXTERNAL&#95;VISIBILITY void LLVMInitializeAArch64Disassembler ()</>}>

Definition at line <a href="#l00313">313</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Variables

### MatrixZATileDecoderTable {#a4e8005ce5b2d80bfdf0f46ef0b396902}

<MemberDefinition
  prototype={<>const MCPhysReg MatrixZATileDecoderTable&#91;5&#93;&#91;16&#93; = &#123;
    &#123;AArch64::ZAB0&#125;,
    &#123;AArch64::ZAH0, AArch64::ZAH1&#125;,
    &#123;AArch64::ZAS0, AArch64::ZAS1, AArch64::ZAS2, AArch64::ZAS3&#125;,
    &#123;AArch64::ZAD0, AArch64::ZAD1, AArch64::ZAD2, AArch64::ZAD3, AArch64::ZAD4,
     AArch64::ZAD5, AArch64::ZAD6, AArch64::ZAD7&#125;,
    &#123;AArch64::ZAQ0, AArch64::ZAQ1, AArch64::ZAQ2, AArch64::ZAQ3, AArch64::ZAQ4,
     AArch64::ZAQ5, AArch64::ZAQ6, AArch64::ZAQ7, AArch64::ZAQ8, AArch64::ZAQ9,
     AArch64::ZAQ10, AArch64::ZAQ11, AArch64::ZAQ12, AArch64::ZAQ13,
     AArch64::ZAQ14, AArch64::ZAQ15&#125;&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00424">424</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Defines

### DEBUG&#95;TYPE {#ad78e062f62e0d6e453941fb4ca843e4d}

<MemberDefinition
  prototype={<>#define DEBUG&#95;TYPE&nbsp;&nbsp;&nbsp;&quot;aarch64-disassembler&quot;</>}>

Definition at line <a href="#l00031">31</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### Fail {#aae15979c93f7f0929116b975b5c46cd6}

<MemberDefinition
  prototype={<>#define Fail&nbsp;&nbsp;&nbsp;MCDisassembler::Fail</>}>

Definition at line <a href="#l00221">221</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### SoftFail {#a6cb5bc181f5b9efc0ed6dff5a167c188}

<MemberDefinition
  prototype={<>#define SoftFail&nbsp;&nbsp;&nbsp;MCDisassembler::SoftFail</>}>

Definition at line <a href="#l00222">222</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

### Success {#abdb086b34295fb7aa09493c62d798465}

<MemberDefinition
  prototype={<>#define Success&nbsp;&nbsp;&nbsp;MCDisassembler::Success</>}>

Definition at line <a href="#l00220">220</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp">AArch64Disassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===- AArch64Disassembler.cpp - Disassembler for AArch64 -----------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-h">AArch64Disassembler.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64externalsymbolizer-h">AArch64ExternalSymbolizer.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64addressingmodes-h">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mctargetdesc-h">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/targetinfo/aarch64targetinfo-h">TargetInfo/AArch64TargetInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/utils/aarch64baseinfo-h">Utils/AArch64BaseInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcdecoderops-h">llvm/MC/MCDecoderOps.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/include/llvm/mc/mcdisassembler/mcrelocationinfo-h">llvm/MC/MCDisassembler/MCRelocationInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinst-h">llvm/MC/MCInst.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">llvm/MC/MCInstrDesc.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcregisterinfo-h">llvm/MC/MCRegisterInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h">llvm/MC/MCSubtargetInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h">llvm/MC/TargetRegistry.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h">llvm/Support/Compiler.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h">llvm/Support/Debug.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &lt;memory&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a>;</Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31" lineLink="#ad78e062f62e0d6e453941fb4ca843e4d"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define DEBUG&#95;TYPE &quot;aarch64-disassembler&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Pull DecodeStatus and its enum values into the global namespace.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34" lineLink="#ab422e450405f43d1acfe4fa8a2de18c1"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using </Highlight><Highlight kind="normal"><a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> = <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a>;</Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Forward declare these because the autogenerated code will reference them.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Definitions are further down.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegClassID, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> FirstReg, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumRegsInClass&gt;</Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal">                                              uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal"><a href="#a4c8f426c0be76b0254c93325a82dc870">DecodeGPR64x8ClassRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="normal">                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Min, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Max&gt;</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a068c567d31464b292cd4a254e0cca751">DecodeZPRMul2&#95;MinMax</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal">                                         uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a7025267acc36901a12f64e8db186b092">DecodeZK</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal">                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Min, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Max&gt;</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ab5dbfcd8759c243a87ae147779edc32c">DecodeZPR2Mul2RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><Highlight kind="normal">                                                uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aa83dd17920440747c9af027eeec44dbd">DecodeZPR4Mul4RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal">                                                uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumBitsForTile&gt;</Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a6d57b9fcd315db5667ba79c86783cd5a">DecodeMatrixTile</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="normal">                                     uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal"><a href="#adad48d9cda0a32212abf5e19c1a4dada">DecodeMatrixTileListRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegMask,</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal">                                  uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal">                                  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a774f1ac41b6d226f946b314616ae6ec5">DecodePPR2Mul2RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal">                                                uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a81de44bb562b3312198ddb0bad029106">DecodeFixedPointScaleImm32</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="normal">                                               uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a217cf758bedf14d318ed065179308e72">DecodeFixedPointScaleImm64</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal">                                               uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a805d26616ccd931aee997c600ff2a046">DecodePCRelLabel16</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal">                                       uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal">                                       </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#abe725b290fe0d33be6a7483438c37794">DecodePCRelLabel19</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal">                                       uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal">                                       </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a9afb1303f5dc3819057cec727c878bbe">DecodePCRelLabel9</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal">                                      uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal">                                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ac78415ed431af9ea8e86360f6ae47a94">DecodeMemExtend</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal">                                    uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#af34944ff20fbc4b23ad91c672dc071c9">DecodeMRSSystemRegister</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ab43bf4c7c1ec2adef80d921fd1c24c91">DecodeMSRSystemRegister</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal"><a href="#ac34ad1dd79456d25b144337df1117ef9">DecodeThreeAddrSRegInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a472d51a3167cd8c4a324627ccb3d063e">DecodeMoveImmInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal">                                             uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><Highlight kind="normal"><a href="#a4d0969e62a9d55e7a6b81658aaac2841">DecodeUnsignedLdStInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><Highlight kind="normal">                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#acf5f17b8afe036660d97ba9f2e254c31">DecodeSignedLdStInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal">                                                uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal"><a href="#ad224195417b4e7fff787eaa0ea9eb46f">DecodeExclusiveLdStInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a64316e7222c5bfbf7c8ad81567f8cd0b">DecodePairLdStInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal">                                              uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a60422239523d25de92f9a7d7d6b23cbd">DecodeAuthLoadInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal">                                              uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a30705aebb6dc9b1e06d32247c8eba534">DecodeAddSubERegInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal">                                                uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a46b59aec241e0564ca44770f25f2ec71">DecodeLogicalImmInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><Highlight kind="normal">                                                uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a3fad9a3a6a6f166a13d42ea4ce4046a6">DecodeModImmInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#afe70774421a4b9960ec659c9c088e2ad">DecodeModImmTiedInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><Highlight kind="normal">                                                uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#adbc1eabc89010cc090b6ee89e7fbb61e">DecodeAdrInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal">                                         uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aab4ee70b44f750a7bee01ca637c183e2">DecodeAddSubImmShift</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">                                         uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a043df6b81de57c6d77e6753487cb9ca9">DecodeUnconditionalBranch</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="normal">                                              uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="normal"><a href="#a7b91a2080aef66711a9a59c0fc2bc78c">DecodeSystemPStateImm0&#95;15Instruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal">                                     uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal"><a href="#a47610006b53563d90c891dbb2f2a21cf">DecodeSystemPStateImm0&#95;1Instruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal">                                    uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a853a2c1c2fc5c033da682c5cbbcfd522">DecodeTestAndBranch</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal">                                        uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ad6446846a7c3fa3ae63776aef7ed03df">DecodeFMOVLaneInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal">                                              uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a940ac7432e27015f489953e7f71d3880">DecodeVecShiftR64Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aa8255270ae424bc18e857b226357d8bf">DecodeVecShiftR64ImmNarrow</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal">                                               uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ae2260a2f9581709fa8806e4178eb4471">DecodeVecShiftR32Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a70047b4d77a7658b714a1fc0bc400782">DecodeVecShiftR32ImmNarrow</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><Highlight kind="normal">                                               uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ae1e293ff623147957964c73462181205">DecodeVecShiftR16Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a9a7dc21298abebac4be3eb310a0f9d3d">DecodeVecShiftR16ImmNarrow</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><Highlight kind="normal">                                               uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a1e8887bc5fb49f6e67bfffeba0f44ff8">DecodeVecShiftR8Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal">                                        uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a113c2ea5d916852c98ded92c3dba90cb">DecodeVecShiftL64Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a11819fddb3117f373a86c470bfb52dc4">DecodeVecShiftL32Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a628f16beff720d294fe0dc68672a2c53">DecodeVecShiftL16Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a8028aa95525a9648e61419fa5236e196">DecodeVecShiftL8Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal">                                        uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal"><a href="#aa5d14ca92aaaefd51c2e07e386dc3ade">DecodeWSeqPairsClassRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal">                                  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal"><a href="#a5123a69920811bcf19eb62e5ede19eda">DecodeXSeqPairsClassRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal">                                  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ad5c7a59494e06cea0b126259e25b8402">DecodeSyspXzrInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal">                                             uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal"><a href="#a8791e99741e918b4a6dd4de52c238d04">DecodeSVELogicalImmInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> Bits&gt;</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a6eaaa7135c4d4d1336c04d5c53b31c53">DecodeSImm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint64&#95;t Imm, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> ElementW</Highlight><Highlight kind="keywordtype">id</Highlight><Highlight kind="normal">th&gt;</Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ae3b01de5051d0d08887e950b27fa6f2b">DecodeImm8OptLsl</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a80adcf933fbb41ac1f7bbf1bb0395c9d">DecodeSVEIncDecImm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal">                                       uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="normal">                                       </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aa4f2d6ca385a9cc2845fd4c4083d2034">DecodeSVCROp</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="normal">                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a1d87802a308ab06cb47bd907006733cd">DecodeCPYMemOpInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">                                              uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#abde2c899c95ba6b3d6cbf9ac4482b8e8">DecodeSETMemOpInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="normal">                                              uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#adf13850bfdcd4986cc6b21f227468936">DecodePRFMRegInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal">                                             uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder);</Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;AArch64GenDisassemblerTables.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220" lineLink="#abdb086b34295fb7aa09493c62d798465"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define Success MCDisassembler::Success</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221" lineLink="#aae15979c93f7f0929116b975b5c46cd6"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define Fail MCDisassembler::Fail</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222" lineLink="#a6cb5bc181f5b9efc0ed6dff5a167c188"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define SoftFail MCDisassembler::SoftFail</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224" lineLink="#a4c7d9b6a32712700daf6963cd79c0f50"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;<a href="#a4c7d9b6a32712700daf6963cd79c0f50">createAArch64Disassembler</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/target">Target</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>,</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal">                                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;STI,</Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal">                                                 <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx) &#123;</Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64disassembler">AArch64Disassembler</a>(STI, Ctx, <a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>.createMCInstrInfo());</Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231" lineLink="/docs/api/classes/llvm/aarch64disassembler/#aeb2497953080ddc86f9e05b674454ac6"><Highlight kind="normal"><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a href="/docs/api/classes/llvm/aarch64disassembler/#aeb2497953080ddc86f9e05b674454ac6">AArch64Disassembler::getInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal">                                                 <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes,</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal">                                                 uint64&#95;t <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>,</Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">                                                 <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;CS)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcdisassembler/#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> = &amp;CS;</Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 0;</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// We want to read exactly 4 bytes of data.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Bytes.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4)</Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 4;</Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Encoded as a small-endian 32-bit word in the stream.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a> =</Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">      (Bytes&#91;3&#93; &lt;&lt; 24) | (Bytes&#91;2&#93; &lt;&lt; 16) | (Bytes&#91;1&#93; &lt;&lt; 8) | (Bytes&#91;0&#93; &lt;&lt; 0);</Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> uint8&#95;t &#42;Tables&#91;&#93; = &#123;DecoderTable32, DecoderTableFallback32&#125;;</Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &#42;Table : Tables) &#123;</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Result =</Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="normal">        decodeInstruction(Table, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, </Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">, <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp;<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a> = MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// For Scalable Matrix Extension (SME) instructions that have an implicit</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// operand for the accumulator (ZA) or implicit immediate zero which isn&#39;t</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// encoded, manually insert operand.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> i = 0; i &lt; <a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.getNumOperands(); i++) &#123;</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.operands()&#91;i&#93;.OperandType == <a href="/docs/api/namespaces/llvm/mcoi/#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">MCOI::OPERAND&#95;REGISTER</a>) &#123;</Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.operands()&#91;i&#93;.RegClass) &#123;</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MPRRegClassID:</Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">          <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + i, <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(AArch64::ZA));</Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MPR8RegClassID:</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal">          <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + i, <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(AArch64::ZAB0));</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ZTRRegClassID:</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal">          <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + i, <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(AArch64::ZT0));</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="normal">          </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="normal">        &#125;</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.operands()&#91;i&#93;.OperandType ==</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="normal">                 <a href="/docs/api/namespaces/llvm/aarch64/#a73afc64152ca3d9853d9d3cb54ec3cbfa813501aefa80ea75f8bf2d1c887b233d">AArch64::OPERAND&#95;IMPLICIT&#95;IMM&#95;0</a>) &#123;</Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="normal">        <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + i, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0));</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AArch64::LDR&#95;ZA ||</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="normal">        <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AArch64::STR&#95;ZA) &#123;</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Spill and fill instructions have a single immediate used for both</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// the vector select offset and optional memory offset. Replicate</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// the decoded immediate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;Imm4Op = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2);</Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm4Op.<a href="/docs/api/classes/llvm/mcoperand/#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Unexpected operand type!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addOperand(Imm4Op);</Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Result != <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>)</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Result;</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296" lineLink="/docs/api/classes/llvm/aarch64disassembler/#af0d4e965266abd2266d855c2a0a8f278"><Highlight kind="normal">uint64&#95;t <a href="/docs/api/classes/llvm/aarch64disassembler/#af0d4e965266abd2266d855c2a0a8f278">AArch64Disassembler::suggestBytesToSkip</a>(<a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes,</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="normal">                                                 uint64&#95;t <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// AArch64 instructions are always 4 bytes wide, so there&#39;s no point</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// in skipping any smaller number of bytes if an instruction can&#39;t</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// be decoded.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 4;</Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsymbolizer">MCSymbolizer</a> &#42;</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305" lineLink="#a1d69e3d012dc12fedbe4880644df3587"><Highlight kind="normal"><a href="#a1d69e3d012dc12fedbe4880644df3587">createAArch64ExternalSymbolizer</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TT, <a href="/docs/api/groups/llvmcdisassembler/#gaa8eb7ea1e53fd6e7a11b6aa4749c6e60">LLVMOpInfoCallback</a> GetOpInfo,</Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="normal">                                <a href="/docs/api/groups/llvmcdisassembler/#ga05ffa603beb390898904a06b14ee5537">LLVMSymbolLookupCallback</a> SymbolLookUp,</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="normal">                                </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;DisInfo, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &#42;Ctx,</Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="normal">                                std::unique&#95;ptr&lt;MCRelocationInfo&gt; &amp;&amp;RelInfo) &#123;</Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64externalsymbolizer">AArch64ExternalSymbolizer</a>(&#42;Ctx, std::move(RelInfo), GetOpInfo,</Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><Highlight kind="normal">                                       SymbolLookUp, DisInfo);</Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313" lineLink="#a937116e9c4a0863979038e9be05d1604"><Highlight kind="normal"></Highlight><Highlight kind="keyword">extern</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="stringliteral">&quot;C&quot;</Highlight><Highlight kind="normal"> <a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#adeb6f14d9f377993d79fae2efb34ecac">LLVM&#95;EXTERNAL&#95;VISIBILITY</a> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="#a937116e9c4a0863979038e9be05d1604">LLVMInitializeAArch64Disassembler</a>() &#123;</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a href="/docs/api/namespaces/llvm/#a5504cff079de2ebf921f62c1734de177">getTheAArch64leTarget</a>(),</Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal">                                         <a href="#a4c7d9b6a32712700daf6963cd79c0f50">createAArch64Disassembler</a>);</Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a href="/docs/api/namespaces/llvm/#a35741a6418a8623f73066fb4cfe60f6e">getTheAArch64beTarget</a>(),</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal">                                         <a href="#a4c7d9b6a32712700daf6963cd79c0f50">createAArch64Disassembler</a>);</Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a href="/docs/api/namespaces/llvm/#a5504cff079de2ebf921f62c1734de177">getTheAArch64leTarget</a>(),</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal">                                       <a href="#a1d69e3d012dc12fedbe4880644df3587">createAArch64ExternalSymbolizer</a>);</Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a href="/docs/api/namespaces/llvm/#a35741a6418a8623f73066fb4cfe60f6e">getTheAArch64beTarget</a>(),</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="normal">                                       <a href="#a1d69e3d012dc12fedbe4880644df3587">createAArch64ExternalSymbolizer</a>);</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a href="/docs/api/namespaces/llvm/#a6801bd0c4f489c415aa4dd112f689431">getTheAArch64&#95;32Target</a>(),</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="normal">                                         <a href="#a4c7d9b6a32712700daf6963cd79c0f50">createAArch64Disassembler</a>);</Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a href="/docs/api/namespaces/llvm/#a6801bd0c4f489c415aa4dd112f689431">getTheAArch64&#95;32Target</a>(),</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="normal">                                       <a href="#a1d69e3d012dc12fedbe4880644df3587">createAArch64ExternalSymbolizer</a>);</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a href="/docs/api/namespaces/llvm/#ab3383917acb3327d70b33774b69e9d23">getTheARM64Target</a>(),</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal">                                         <a href="#a4c7d9b6a32712700daf6963cd79c0f50">createAArch64Disassembler</a>);</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a href="/docs/api/namespaces/llvm/#ab3383917acb3327d70b33774b69e9d23">getTheARM64Target</a>(),</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal">                                       <a href="#a1d69e3d012dc12fedbe4880644df3587">createAArch64ExternalSymbolizer</a>);</Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a href="/docs/api/namespaces/llvm/#a9822de3617fc8c79df9cefed09ecd5dc">getTheARM64&#95;32Target</a>(),</Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="normal">                                         <a href="#a4c7d9b6a32712700daf6963cd79c0f50">createAArch64Disassembler</a>);</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a href="/docs/api/namespaces/llvm/#a9822de3617fc8c79df9cefed09ecd5dc">getTheARM64&#95;32Target</a>(),</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="normal">                                       <a href="#a1d69e3d012dc12fedbe4880644df3587">createAArch64ExternalSymbolizer</a>);</Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegClassID, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> FirstReg, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumRegsInClass&gt;</Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338" lineLink="#ad9f65cebca060e894d0162012d4e6806"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="normal">                                              uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt; NumRegsInClass - 1)</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/register">Register</a> =</Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><Highlight kind="normal">      AArch64MCRegisterClasses&#91;RegClassID&#93;.getRegister(RegNo + FirstReg);</Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/classes/llvm/register">Register</a>));</Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351" lineLink="#a4c8f426c0be76b0254c93325a82dc870"><Highlight kind="normal"><a href="#a4c8f426c0be76b0254c93325a82dc870">DecodeGPR64x8ClassRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="normal">                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt; 22)</Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &amp; 1)</Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/register">Register</a> =</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="normal">      AArch64MCRegisterClasses&#91;AArch64::GPR64x8ClassRegClassID&#93;.getRegister(</Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><Highlight kind="normal">          RegNo &gt;&gt; 1);</Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/classes/llvm/register">Register</a>));</Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Min, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Max&gt;</Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366" lineLink="#a068c567d31464b292cd4a254e0cca751"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a068c567d31464b292cd4a254e0cca751">DecodeZPRMul2&#95;MinMax</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal">                                         uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = (RegNo &#42; 2) + Min;</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg &lt; Min || Reg &gt;</a> Max || (<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &amp; 1))</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/register">Register</a> =</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal">      AArch64MCRegisterClasses&#91;AArch64::ZPRRegClassID&#93;.getRegister(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/classes/llvm/register">Register</a>));</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Min, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Max&gt;</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379" lineLink="#ab5dbfcd8759c243a87ae147779edc32c"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ab5dbfcd8759c243a87ae147779edc32c">DecodeZPR2Mul2RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal">                                                uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = (RegNo &#42; 2) + Min;</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg &lt; Min || Reg &gt;</a> Max || (<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &amp; 1))</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/register">Register</a> =</Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><Highlight kind="normal">      AArch64MCRegisterClasses&#91;AArch64::ZPR2RegClassID&#93;.getRegister(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/classes/llvm/register">Register</a>));</Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392" lineLink="#a7025267acc36901a12f64e8db186b092"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a7025267acc36901a12f64e8db186b092">DecodeZK</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="normal">                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt; 7)</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/register">Register</a> =</Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal">      AArch64MCRegisterClasses&#91;AArch64::ZPR&#95;KRegClassID&#93;.getRegister(RegNo);</Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/classes/llvm/register">Register</a>));</Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403" lineLink="#aa83dd17920440747c9af027eeec44dbd"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aa83dd17920440747c9af027eeec44dbd">DecodeZPR4Mul4RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal">                                                uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &#42; 4 &gt; 28)</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/register">Register</a> =</Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal">      AArch64MCRegisterClasses&#91;AArch64::ZPR4RegClassID&#93;.getRegister(RegNo &#42; 4);</Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/classes/llvm/register">Register</a>));</Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415" lineLink="#adad48d9cda0a32212abf5e19c1a4dada"><Highlight kind="normal"><a href="#adad48d9cda0a32212abf5e19c1a4dada">DecodeMatrixTileListRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegMask,</Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal">                                  uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">                                  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegMask &gt; 0xFF)</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(RegMask));</Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424" lineLink="#a4e8005ce5b2d80bfdf0f46ef0b396902"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#a4e8005ce5b2d80bfdf0f46ef0b396902">MatrixZATileDecoderTable</a>&#91;5&#93;&#91;16&#93; = &#123;</Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">    &#123;AArch64::ZAB0&#125;,</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal">    &#123;AArch64::ZAH0, AArch64::ZAH1&#125;,</Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><Highlight kind="normal">    &#123;AArch64::ZAS0, AArch64::ZAS1, AArch64::ZAS2, AArch64::ZAS3&#125;,</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="normal">    &#123;AArch64::ZAD0, AArch64::ZAD1, AArch64::ZAD2, AArch64::ZAD3, AArch64::ZAD4,</Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="normal">     AArch64::ZAD5, AArch64::ZAD6, AArch64::ZAD7&#125;,</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal">    &#123;AArch64::ZAQ0, AArch64::ZAQ1, AArch64::ZAQ2, AArch64::ZAQ3, AArch64::ZAQ4,</Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal">     AArch64::ZAQ5, AArch64::ZAQ6, AArch64::ZAQ7, AArch64::ZAQ8, AArch64::ZAQ9,</Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><Highlight kind="normal">     AArch64::ZAQ10, AArch64::ZAQ11, AArch64::ZAQ12, AArch64::ZAQ13,</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal">     AArch64::ZAQ14, AArch64::ZAQ15&#125;&#125;;</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumBitsForTile&gt;</Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436" lineLink="#a6d57b9fcd315db5667ba79c86783cd5a"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a6d57b9fcd315db5667ba79c86783cd5a">DecodeMatrixTile</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="normal">                                     uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> LastReg = (1 &lt;&lt; NumBitsForTile) - 1;</Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &gt; LastReg)</Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(</Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="#a4e8005ce5b2d80bfdf0f46ef0b396902">MatrixZATileDecoderTable</a>&#91;NumBitsForTile&#93;&#91;RegNo&#93;));</Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447" lineLink="#a774f1ac41b6d226f946b314616ae6ec5"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a774f1ac41b6d226f946b314616ae6ec5">DecodePPR2Mul2RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo,</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="normal">                                                uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((RegNo &#42; 2) &gt; 14)</Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/register">Register</a> =</Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal">      AArch64MCRegisterClasses&#91;AArch64::PPR2RegClassID&#93;.getRegister(RegNo &#42; 2);</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/classes/llvm/register">Register</a>));</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458" lineLink="#a81de44bb562b3312198ddb0bad029106"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a81de44bb562b3312198ddb0bad029106">DecodeFixedPointScaleImm32</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="normal">                                               uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// scale&#123;5&#125; is asserted as 1 in tblgen.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="normal">  Imm |= 0x20;</Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(64 - Imm));</Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467" lineLink="#a217cf758bedf14d318ed065179308e72"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a217cf758bedf14d318ed065179308e72">DecodeFixedPointScaleImm64</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">                                               uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(64 - Imm));</Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474" lineLink="#a805d26616ccd931aee997c600ff2a046"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a805d26616ccd931aee997c600ff2a046">DecodePCRelLabel16</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">                                       uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal">                                       </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Immediate is encoded as the top 16-bits of an unsigned 18-bit negative</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// PC-relative offset.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal">  uint64&#95;t ImmVal = Imm;</Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ImmVal &gt; (1 &lt;&lt; 16))</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">  ImmVal = -ImmVal;</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a495c1c01a620a4f59ff21e667a90c35d">tryAddingSymbolicOperand</a>(Inst, (ImmVal &lt;&lt; 2), Addr,</Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="normal">                                         </Highlight><Highlight kind="comment">/&#42;IsBranch=&#42;/</Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">, 0, 0, 4))</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(ImmVal));</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489" lineLink="#abe725b290fe0d33be6a7483438c37794"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#abe725b290fe0d33be6a7483438c37794">DecodePCRelLabel19</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="normal">                                       uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="normal">                                       </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal">  int64&#95;t ImmVal = Imm;</Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Sign-extend 19-bit immediate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ImmVal &amp; (1 &lt;&lt; (19 - 1)))</Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><Highlight kind="normal">    ImmVal |= ~((1LL &lt;&lt; 19) - 1);</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a495c1c01a620a4f59ff21e667a90c35d">tryAddingSymbolicOperand</a>(</Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="normal">          Inst, ImmVal &#42; 4, Addr, Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() != AArch64::LDRXl, 0, 0, 4))</Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(ImmVal));</Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504" lineLink="#a9afb1303f5dc3819057cec727c878bbe"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a9afb1303f5dc3819057cec727c878bbe">DecodePCRelLabel9</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="normal">                                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="normal">  int64&#95;t ImmVal = Imm;</Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Sign-extend 9-bit immediate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ImmVal &amp; (1 &lt;&lt; (9 - 1)))</Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="normal">    ImmVal |= ~((1LL &lt;&lt; 9) - 1);</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a495c1c01a620a4f59ff21e667a90c35d">tryAddingSymbolicOperand</a>(Inst, (ImmVal &#42; 4), Addr,</Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal">                                         </Highlight><Highlight kind="comment">/&#42;IsBranch=&#42;/</Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">, 0, 0, 4))</Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(ImmVal));</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518" lineLink="#ac78415ed431af9ea8e86360f6ae47a94"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ac78415ed431af9ea8e86360f6ae47a94">DecodeMemExtend</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="normal">                                    uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((Imm &gt;&gt; 1) &amp; 1));</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm &amp; 1));</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526" lineLink="#af34944ff20fbc4b23ad91c672dc071c9"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#af34944ff20fbc4b23ad91c672dc071c9">DecodeMRSSystemRegister</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Every system register in the encoding space is valid with the syntax</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// S&lt;op0&gt;&#95;&lt;op1&gt;&#95;&lt;Cn&gt;&#95;&lt;Cm&gt;&#95;&lt;op2&gt;, so decoding system registers always succeeds.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536" lineLink="#ab43bf4c7c1ec2adef80d921fd1c24c91"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ab43bf4c7c1ec2adef80d921fd1c24c91">DecodeMSRSystemRegister</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal">                                            uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544" lineLink="#ad6446846a7c3fa3ae63776aef7ed03df"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ad6446846a7c3fa3ae63776aef7ed03df">DecodeFMOVLaneInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>,</Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">                                              uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// This decoder exists to add the dummy Lane operand to the MCInst, which must</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// be 1 in assembly but has no other real manifestation.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rd = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 0, 5);</Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 5, 5);</Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> IsToVec = fieldFromInstruction(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64mipeepholeopt-cpp/#a96d5dc120196819fbfbc257cba09b2aa">Insn</a>, 16, 1);</Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (IsToVec) &#123;</Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR128RegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal">        Inst, Rd, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal">        Inst, Rn, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal">        Inst, Rd, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR128RegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal">        Inst, Rn, <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>, Decoder);</Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Add the lane</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(1));</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571" lineLink="#a88dabd0bc713d4a6ad2dfee37fff7b06"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal">                                       </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>) &#123;</Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a href="/docs/api/namespaces/llvm/#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a> - Imm));</Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577" lineLink="#a9524d8d16b066a213bd3f48055fc9275"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal">                                       </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>) &#123;</Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((Imm + <a href="/docs/api/namespaces/llvm/#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>) &amp; (<a href="/docs/api/namespaces/llvm/#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a> - 1)));</Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583" lineLink="#a940ac7432e27015f489953e7f71d3880"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a940ac7432e27015f489953e7f71d3880">DecodeVecShiftR64Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm, 64);</Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589" lineLink="#aa8255270ae424bc18e857b226357d8bf"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aa8255270ae424bc18e857b226357d8bf">DecodeVecShiftR64ImmNarrow</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="normal">                                               uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm | 0x20, 64);</Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595" lineLink="#ae2260a2f9581709fa8806e4178eb4471"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ae2260a2f9581709fa8806e4178eb4471">DecodeVecShiftR32Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm, 32);</Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601" lineLink="#a70047b4d77a7658b714a1fc0bc400782"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a70047b4d77a7658b714a1fc0bc400782">DecodeVecShiftR32ImmNarrow</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="normal">                                               uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm | 0x10, 32);</Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607" lineLink="#ae1e293ff623147957964c73462181205"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ae1e293ff623147957964c73462181205">DecodeVecShiftR16Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm, 16);</Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613" lineLink="#a9a7dc21298abebac4be3eb310a0f9d3d"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a9a7dc21298abebac4be3eb310a0f9d3d">DecodeVecShiftR16ImmNarrow</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="normal">                                               uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="normal">                                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm | 0x8, 16);</Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619" lineLink="#a1e8887bc5fb49f6e67bfffeba0f44ff8"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a1e8887bc5fb49f6e67bfffeba0f44ff8">DecodeVecShiftR8Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="normal">                                        uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a88dabd0bc713d4a6ad2dfee37fff7b06">DecodeVecShiftRImm</a>(Inst, Imm, 8);</Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625" lineLink="#a113c2ea5d916852c98ded92c3dba90cb"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a113c2ea5d916852c98ded92c3dba90cb">DecodeVecShiftL64Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a>(Inst, Imm, 64);</Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631" lineLink="#a11819fddb3117f373a86c470bfb52dc4"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a11819fddb3117f373a86c470bfb52dc4">DecodeVecShiftL32Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a>(Inst, Imm, 32);</Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637" lineLink="#a628f16beff720d294fe0dc68672a2c53"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a628f16beff720d294fe0dc68672a2c53">DecodeVecShiftL16Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a>(Inst, Imm, 16);</Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643" lineLink="#a8028aa95525a9648e61419fa5236e196"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a8028aa95525a9648e61419fa5236e196">DecodeVecShiftL8Imm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><Highlight kind="normal">                                        uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a9524d8d16b066a213bd3f48055fc9275">DecodeVecShiftLImm</a>(Inst, Imm, 8);</Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650" lineLink="#ac34ad1dd79456d25b144337df1117ef9"><Highlight kind="normal"><a href="#ac34ad1dd79456d25b144337df1117ef9">DecodeThreeAddrSRegInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rd = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rm = fieldFromInstruction(insn, 16, 5);</Highlight></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> shiftHi = fieldFromInstruction(insn, 22, 2);</Highlight></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> shiftLo = fieldFromInstruction(insn, 10, 6);</Highlight></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> shift = (shiftHi &lt;&lt; 6) | shiftLo;</Highlight></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) &#123;</Highlight></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ADDWrs:</Highlight></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ADDSWrs:</Highlight></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::SUBWrs:</Highlight></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::SUBSWrs:</Highlight></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// if shift == &#39;11&#39; then ReservedValue()</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (shiftHi == 0x3)</Highlight></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><Highlight kind="normal">    &#91;&#91;fallthrough&#93;&#93;;</Highlight></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ANDWrs:</Highlight></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ANDSWrs:</Highlight></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::BICWrs:</Highlight></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::BICSWrs:</Highlight></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ORRWrs:</Highlight></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ORNWrs:</Highlight></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::EORWrs:</Highlight></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::EONWrs: &#123;</Highlight></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// if sf == &#39;0&#39; and imm6&lt;5&gt; == &#39;1&#39; then ReservedValue()</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (shiftLo &gt;&gt; 5 == 1)</Highlight></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rm, Addr,</Highlight></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ADDXrs:</Highlight></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ADDSXrs:</Highlight></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::SUBXrs:</Highlight></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::SUBSXrs:</Highlight></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// if shift == &#39;11&#39; then ReservedValue()</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (shiftHi == 0x3)</Highlight></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695"><Highlight kind="normal">    &#91;&#91;fallthrough&#93;&#93;;</Highlight></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ANDXrs:</Highlight></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ANDSXrs:</Highlight></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::BICXrs:</Highlight></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::BICSXrs:</Highlight></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ORRXrs:</Highlight></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ORNXrs:</Highlight></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::EORXrs:</Highlight></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::EONXrs:</Highlight></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rm, Addr,</Highlight></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(shift));</Highlight></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717" lineLink="#a472d51a3167cd8c4a324627ccb3d063e"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a472d51a3167cd8c4a324627ccb3d063e">DecodeMoveImmInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><Highlight kind="normal">                                             uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rd = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> imm = fieldFromInstruction(insn, 5, 16);</Highlight></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> shift = fieldFromInstruction(insn, 21, 2);</Highlight></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><Highlight kind="normal">  shift &lt;&lt;= 4;</Highlight></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) &#123;</Highlight></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVZWi:</Highlight></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVNWi:</Highlight></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVKWi:</Highlight></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (shift &amp; (1U &lt;&lt; 5))</Highlight></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVZXi:</Highlight></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVNXi:</Highlight></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVKXi:</Highlight></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::MOVKWi ||</Highlight></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><Highlight kind="normal">      Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::MOVKXi)</Highlight></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(0));</Highlight></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</Highlight></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(shift));</Highlight></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753" lineLink="#a4d0969e62a9d55e7a6b81658aaac2841"><Highlight kind="normal"><a href="#a4d0969e62a9d55e7a6b81658aaac2841">DecodeUnsignedLdStInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><Highlight kind="normal">                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rt = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> offset = fieldFromInstruction(insn, 10, 12);</Highlight></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) &#123;</Highlight></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::PRFMui:</Highlight></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Rt is an immediate in prefetch.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Rt));</Highlight></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRBBui:</Highlight></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRBBui:</Highlight></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSBWui:</Highlight></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRHHui:</Highlight></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRHHui:</Highlight></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSHWui:</Highlight></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRWui:</Highlight></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRWui:</Highlight></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSBXui:</Highlight></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSHXui:</Highlight></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSWui:</Highlight></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRXui:</Highlight></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRXui:</Highlight></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRQui:</Highlight></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRQui:</Highlight></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR128RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788"><Highlight kind="normal">                                                                Decoder);</Highlight></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRDui:</Highlight></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRDui:</Highlight></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR64RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSui:</Highlight></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRSui:</Highlight></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR32RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRHui:</Highlight></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRHui:</Highlight></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR16RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRBui:</Highlight></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRBui:</Highlight></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR8RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00808" /><CodeLine lineNumber="808"><Highlight kind="normal">                                                              Decoder);</Highlight></CodeLine>
<Link id="l00809" /><CodeLine lineNumber="809"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00810" /><CodeLine lineNumber="810"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00811" /><CodeLine lineNumber="811"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00812" /><CodeLine lineNumber="812"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l00813" /><CodeLine lineNumber="813"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00814" /><CodeLine lineNumber="814"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a495c1c01a620a4f59ff21e667a90c35d">tryAddingSymbolicOperand</a>(Inst, offset, Addr, <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>, 0, 0, 4))</Highlight></CodeLine>
<Link id="l00815" /><CodeLine lineNumber="815"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(offset));</Highlight></CodeLine>
<Link id="l00816" /><CodeLine lineNumber="816"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l00817" /><CodeLine lineNumber="817"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00818" /><CodeLine lineNumber="818"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00819" /><CodeLine lineNumber="819" lineLink="#acf5f17b8afe036660d97ba9f2e254c31"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#acf5f17b8afe036660d97ba9f2e254c31">DecodeSignedLdStInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l00820" /><CodeLine lineNumber="820"><Highlight kind="normal">                                                uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00821" /><CodeLine lineNumber="821"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l00822" /><CodeLine lineNumber="822"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rt = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l00823" /><CodeLine lineNumber="823"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l00824" /><CodeLine lineNumber="824"><Highlight kind="normal">  int64&#95;t offset = fieldFromInstruction(insn, 12, 9);</Highlight></CodeLine>
<Link id="l00825" /><CodeLine lineNumber="825"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00826" /><CodeLine lineNumber="826"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// offset is a 9-bit signed immediate, so sign extend it to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00827" /><CodeLine lineNumber="827"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// fill the unsigned.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00828" /><CodeLine lineNumber="828"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (offset &amp; (1 &lt;&lt; (9 - 1)))</Highlight></CodeLine>
<Link id="l00829" /><CodeLine lineNumber="829"><Highlight kind="normal">    offset |= ~((1LL &lt;&lt; 9) - 1);</Highlight></CodeLine>
<Link id="l00830" /><CodeLine lineNumber="830"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00831" /><CodeLine lineNumber="831"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// First operand is always the writeback to the address register, if needed.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00832" /><CodeLine lineNumber="832"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) &#123;</Highlight></CodeLine>
<Link id="l00833" /><CodeLine lineNumber="833"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00834" /><CodeLine lineNumber="834"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00835" /><CodeLine lineNumber="835"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSBWpre:</Highlight></CodeLine>
<Link id="l00836" /><CodeLine lineNumber="836"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSHWpre:</Highlight></CodeLine>
<Link id="l00837" /><CodeLine lineNumber="837"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRBBpre:</Highlight></CodeLine>
<Link id="l00838" /><CodeLine lineNumber="838"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRBBpre:</Highlight></CodeLine>
<Link id="l00839" /><CodeLine lineNumber="839"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRHHpre:</Highlight></CodeLine>
<Link id="l00840" /><CodeLine lineNumber="840"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRHHpre:</Highlight></CodeLine>
<Link id="l00841" /><CodeLine lineNumber="841"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRWpre:</Highlight></CodeLine>
<Link id="l00842" /><CodeLine lineNumber="842"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRWpre:</Highlight></CodeLine>
<Link id="l00843" /><CodeLine lineNumber="843"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSBWpost:</Highlight></CodeLine>
<Link id="l00844" /><CodeLine lineNumber="844"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSHWpost:</Highlight></CodeLine>
<Link id="l00845" /><CodeLine lineNumber="845"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRBBpost:</Highlight></CodeLine>
<Link id="l00846" /><CodeLine lineNumber="846"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRBBpost:</Highlight></CodeLine>
<Link id="l00847" /><CodeLine lineNumber="847"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRHHpost:</Highlight></CodeLine>
<Link id="l00848" /><CodeLine lineNumber="848"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRHHpost:</Highlight></CodeLine>
<Link id="l00849" /><CodeLine lineNumber="849"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRWpost:</Highlight></CodeLine>
<Link id="l00850" /><CodeLine lineNumber="850"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRWpost:</Highlight></CodeLine>
<Link id="l00851" /><CodeLine lineNumber="851"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSBXpre:</Highlight></CodeLine>
<Link id="l00852" /><CodeLine lineNumber="852"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSHXpre:</Highlight></CodeLine>
<Link id="l00853" /><CodeLine lineNumber="853"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRXpre:</Highlight></CodeLine>
<Link id="l00854" /><CodeLine lineNumber="854"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSWpre:</Highlight></CodeLine>
<Link id="l00855" /><CodeLine lineNumber="855"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRXpre:</Highlight></CodeLine>
<Link id="l00856" /><CodeLine lineNumber="856"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSBXpost:</Highlight></CodeLine>
<Link id="l00857" /><CodeLine lineNumber="857"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSHXpost:</Highlight></CodeLine>
<Link id="l00858" /><CodeLine lineNumber="858"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRXpost:</Highlight></CodeLine>
<Link id="l00859" /><CodeLine lineNumber="859"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSWpost:</Highlight></CodeLine>
<Link id="l00860" /><CodeLine lineNumber="860"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRXpost:</Highlight></CodeLine>
<Link id="l00861" /><CodeLine lineNumber="861"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRQpre:</Highlight></CodeLine>
<Link id="l00862" /><CodeLine lineNumber="862"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRQpre:</Highlight></CodeLine>
<Link id="l00863" /><CodeLine lineNumber="863"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRQpost:</Highlight></CodeLine>
<Link id="l00864" /><CodeLine lineNumber="864"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRQpost:</Highlight></CodeLine>
<Link id="l00865" /><CodeLine lineNumber="865"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRDpre:</Highlight></CodeLine>
<Link id="l00866" /><CodeLine lineNumber="866"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRDpre:</Highlight></CodeLine>
<Link id="l00867" /><CodeLine lineNumber="867"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRDpost:</Highlight></CodeLine>
<Link id="l00868" /><CodeLine lineNumber="868"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRDpost:</Highlight></CodeLine>
<Link id="l00869" /><CodeLine lineNumber="869"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSpre:</Highlight></CodeLine>
<Link id="l00870" /><CodeLine lineNumber="870"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRSpre:</Highlight></CodeLine>
<Link id="l00871" /><CodeLine lineNumber="871"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSpost:</Highlight></CodeLine>
<Link id="l00872" /><CodeLine lineNumber="872"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRSpost:</Highlight></CodeLine>
<Link id="l00873" /><CodeLine lineNumber="873"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRHpre:</Highlight></CodeLine>
<Link id="l00874" /><CodeLine lineNumber="874"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRHpre:</Highlight></CodeLine>
<Link id="l00875" /><CodeLine lineNumber="875"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRHpost:</Highlight></CodeLine>
<Link id="l00876" /><CodeLine lineNumber="876"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRHpost:</Highlight></CodeLine>
<Link id="l00877" /><CodeLine lineNumber="877"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRBpre:</Highlight></CodeLine>
<Link id="l00878" /><CodeLine lineNumber="878"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRBpre:</Highlight></CodeLine>
<Link id="l00879" /><CodeLine lineNumber="879"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRBpost:</Highlight></CodeLine>
<Link id="l00880" /><CodeLine lineNumber="880"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRBpost:</Highlight></CodeLine>
<Link id="l00881" /><CodeLine lineNumber="881"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l00882" /><CodeLine lineNumber="882"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l00883" /><CodeLine lineNumber="883"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00884" /><CodeLine lineNumber="884"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00885" /><CodeLine lineNumber="885"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00886" /><CodeLine lineNumber="886"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) &#123;</Highlight></CodeLine>
<Link id="l00887" /><CodeLine lineNumber="887"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00888" /><CodeLine lineNumber="888"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l00889" /><CodeLine lineNumber="889"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::PRFUMi:</Highlight></CodeLine>
<Link id="l00890" /><CodeLine lineNumber="890"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Rt is an immediate in prefetch.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00891" /><CodeLine lineNumber="891"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Rt));</Highlight></CodeLine>
<Link id="l00892" /><CodeLine lineNumber="892"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00893" /><CodeLine lineNumber="893"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STURBBi:</Highlight></CodeLine>
<Link id="l00894" /><CodeLine lineNumber="894"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURBBi:</Highlight></CodeLine>
<Link id="l00895" /><CodeLine lineNumber="895"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURSBWi:</Highlight></CodeLine>
<Link id="l00896" /><CodeLine lineNumber="896"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STURHHi:</Highlight></CodeLine>
<Link id="l00897" /><CodeLine lineNumber="897"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURHHi:</Highlight></CodeLine>
<Link id="l00898" /><CodeLine lineNumber="898"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURSHWi:</Highlight></CodeLine>
<Link id="l00899" /><CodeLine lineNumber="899"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STURWi:</Highlight></CodeLine>
<Link id="l00900" /><CodeLine lineNumber="900"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURWi:</Highlight></CodeLine>
<Link id="l00901" /><CodeLine lineNumber="901"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTRSBWi:</Highlight></CodeLine>
<Link id="l00902" /><CodeLine lineNumber="902"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTRSHWi:</Highlight></CodeLine>
<Link id="l00903" /><CodeLine lineNumber="903"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTRWi:</Highlight></CodeLine>
<Link id="l00904" /><CodeLine lineNumber="904"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTRWi:</Highlight></CodeLine>
<Link id="l00905" /><CodeLine lineNumber="905"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTRHi:</Highlight></CodeLine>
<Link id="l00906" /><CodeLine lineNumber="906"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTRHi:</Highlight></CodeLine>
<Link id="l00907" /><CodeLine lineNumber="907"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTRBi:</Highlight></CodeLine>
<Link id="l00908" /><CodeLine lineNumber="908"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTRBi:</Highlight></CodeLine>
<Link id="l00909" /><CodeLine lineNumber="909"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSBWpre:</Highlight></CodeLine>
<Link id="l00910" /><CodeLine lineNumber="910"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSHWpre:</Highlight></CodeLine>
<Link id="l00911" /><CodeLine lineNumber="911"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRBBpre:</Highlight></CodeLine>
<Link id="l00912" /><CodeLine lineNumber="912"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRBBpre:</Highlight></CodeLine>
<Link id="l00913" /><CodeLine lineNumber="913"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRHHpre:</Highlight></CodeLine>
<Link id="l00914" /><CodeLine lineNumber="914"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRHHpre:</Highlight></CodeLine>
<Link id="l00915" /><CodeLine lineNumber="915"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRWpre:</Highlight></CodeLine>
<Link id="l00916" /><CodeLine lineNumber="916"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRWpre:</Highlight></CodeLine>
<Link id="l00917" /><CodeLine lineNumber="917"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSBWpost:</Highlight></CodeLine>
<Link id="l00918" /><CodeLine lineNumber="918"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSHWpost:</Highlight></CodeLine>
<Link id="l00919" /><CodeLine lineNumber="919"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRBBpost:</Highlight></CodeLine>
<Link id="l00920" /><CodeLine lineNumber="920"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRBBpost:</Highlight></CodeLine>
<Link id="l00921" /><CodeLine lineNumber="921"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRHHpost:</Highlight></CodeLine>
<Link id="l00922" /><CodeLine lineNumber="922"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRHHpost:</Highlight></CodeLine>
<Link id="l00923" /><CodeLine lineNumber="923"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRWpost:</Highlight></CodeLine>
<Link id="l00924" /><CodeLine lineNumber="924"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRWpost:</Highlight></CodeLine>
<Link id="l00925" /><CodeLine lineNumber="925"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLURBi:</Highlight></CodeLine>
<Link id="l00926" /><CodeLine lineNumber="926"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLURHi:</Highlight></CodeLine>
<Link id="l00927" /><CodeLine lineNumber="927"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLURWi:</Highlight></CodeLine>
<Link id="l00928" /><CodeLine lineNumber="928"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAPURBi:</Highlight></CodeLine>
<Link id="l00929" /><CodeLine lineNumber="929"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAPURSBWi:</Highlight></CodeLine>
<Link id="l00930" /><CodeLine lineNumber="930"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAPURHi:</Highlight></CodeLine>
<Link id="l00931" /><CodeLine lineNumber="931"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAPURSHWi:</Highlight></CodeLine>
<Link id="l00932" /><CodeLine lineNumber="932"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAPURi:</Highlight></CodeLine>
<Link id="l00933" /><CodeLine lineNumber="933"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00934" /><CodeLine lineNumber="934"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00935" /><CodeLine lineNumber="935"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00936" /><CodeLine lineNumber="936"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURSBXi:</Highlight></CodeLine>
<Link id="l00937" /><CodeLine lineNumber="937"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURSHXi:</Highlight></CodeLine>
<Link id="l00938" /><CodeLine lineNumber="938"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURSWi:</Highlight></CodeLine>
<Link id="l00939" /><CodeLine lineNumber="939"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STURXi:</Highlight></CodeLine>
<Link id="l00940" /><CodeLine lineNumber="940"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURXi:</Highlight></CodeLine>
<Link id="l00941" /><CodeLine lineNumber="941"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTRSBXi:</Highlight></CodeLine>
<Link id="l00942" /><CodeLine lineNumber="942"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTRSHXi:</Highlight></CodeLine>
<Link id="l00943" /><CodeLine lineNumber="943"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTRSWi:</Highlight></CodeLine>
<Link id="l00944" /><CodeLine lineNumber="944"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTRXi:</Highlight></CodeLine>
<Link id="l00945" /><CodeLine lineNumber="945"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTRXi:</Highlight></CodeLine>
<Link id="l00946" /><CodeLine lineNumber="946"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSBXpre:</Highlight></CodeLine>
<Link id="l00947" /><CodeLine lineNumber="947"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSHXpre:</Highlight></CodeLine>
<Link id="l00948" /><CodeLine lineNumber="948"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRXpre:</Highlight></CodeLine>
<Link id="l00949" /><CodeLine lineNumber="949"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSWpre:</Highlight></CodeLine>
<Link id="l00950" /><CodeLine lineNumber="950"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRXpre:</Highlight></CodeLine>
<Link id="l00951" /><CodeLine lineNumber="951"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSBXpost:</Highlight></CodeLine>
<Link id="l00952" /><CodeLine lineNumber="952"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSHXpost:</Highlight></CodeLine>
<Link id="l00953" /><CodeLine lineNumber="953"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRXpost:</Highlight></CodeLine>
<Link id="l00954" /><CodeLine lineNumber="954"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSWpost:</Highlight></CodeLine>
<Link id="l00955" /><CodeLine lineNumber="955"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRXpost:</Highlight></CodeLine>
<Link id="l00956" /><CodeLine lineNumber="956"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAPURSWi:</Highlight></CodeLine>
<Link id="l00957" /><CodeLine lineNumber="957"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAPURSHXi:</Highlight></CodeLine>
<Link id="l00958" /><CodeLine lineNumber="958"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAPURSBXi:</Highlight></CodeLine>
<Link id="l00959" /><CodeLine lineNumber="959"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLURXi:</Highlight></CodeLine>
<Link id="l00960" /><CodeLine lineNumber="960"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAPURXi:</Highlight></CodeLine>
<Link id="l00961" /><CodeLine lineNumber="961"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00962" /><CodeLine lineNumber="962"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00963" /><CodeLine lineNumber="963"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00964" /><CodeLine lineNumber="964"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURQi:</Highlight></CodeLine>
<Link id="l00965" /><CodeLine lineNumber="965"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STURQi:</Highlight></CodeLine>
<Link id="l00966" /><CodeLine lineNumber="966"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRQpre:</Highlight></CodeLine>
<Link id="l00967" /><CodeLine lineNumber="967"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRQpre:</Highlight></CodeLine>
<Link id="l00968" /><CodeLine lineNumber="968"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRQpost:</Highlight></CodeLine>
<Link id="l00969" /><CodeLine lineNumber="969"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRQpost:</Highlight></CodeLine>
<Link id="l00970" /><CodeLine lineNumber="970"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR128RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00971" /><CodeLine lineNumber="971"><Highlight kind="normal">                                                                Decoder);</Highlight></CodeLine>
<Link id="l00972" /><CodeLine lineNumber="972"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00973" /><CodeLine lineNumber="973"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURDi:</Highlight></CodeLine>
<Link id="l00974" /><CodeLine lineNumber="974"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STURDi:</Highlight></CodeLine>
<Link id="l00975" /><CodeLine lineNumber="975"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRDpre:</Highlight></CodeLine>
<Link id="l00976" /><CodeLine lineNumber="976"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRDpre:</Highlight></CodeLine>
<Link id="l00977" /><CodeLine lineNumber="977"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRDpost:</Highlight></CodeLine>
<Link id="l00978" /><CodeLine lineNumber="978"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRDpost:</Highlight></CodeLine>
<Link id="l00979" /><CodeLine lineNumber="979"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR64RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00980" /><CodeLine lineNumber="980"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00981" /><CodeLine lineNumber="981"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00982" /><CodeLine lineNumber="982"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURSi:</Highlight></CodeLine>
<Link id="l00983" /><CodeLine lineNumber="983"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STURSi:</Highlight></CodeLine>
<Link id="l00984" /><CodeLine lineNumber="984"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSpre:</Highlight></CodeLine>
<Link id="l00985" /><CodeLine lineNumber="985"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRSpre:</Highlight></CodeLine>
<Link id="l00986" /><CodeLine lineNumber="986"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRSpost:</Highlight></CodeLine>
<Link id="l00987" /><CodeLine lineNumber="987"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRSpost:</Highlight></CodeLine>
<Link id="l00988" /><CodeLine lineNumber="988"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR32RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00989" /><CodeLine lineNumber="989"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00990" /><CodeLine lineNumber="990"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00991" /><CodeLine lineNumber="991"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURHi:</Highlight></CodeLine>
<Link id="l00992" /><CodeLine lineNumber="992"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STURHi:</Highlight></CodeLine>
<Link id="l00993" /><CodeLine lineNumber="993"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRHpre:</Highlight></CodeLine>
<Link id="l00994" /><CodeLine lineNumber="994"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRHpre:</Highlight></CodeLine>
<Link id="l00995" /><CodeLine lineNumber="995"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRHpost:</Highlight></CodeLine>
<Link id="l00996" /><CodeLine lineNumber="996"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRHpost:</Highlight></CodeLine>
<Link id="l00997" /><CodeLine lineNumber="997"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR16RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l00998" /><CodeLine lineNumber="998"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l00999" /><CodeLine lineNumber="999"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01000" /><CodeLine lineNumber="1000"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDURBi:</Highlight></CodeLine>
<Link id="l01001" /><CodeLine lineNumber="1001"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STURBi:</Highlight></CodeLine>
<Link id="l01002" /><CodeLine lineNumber="1002"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRBpre:</Highlight></CodeLine>
<Link id="l01003" /><CodeLine lineNumber="1003"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRBpre:</Highlight></CodeLine>
<Link id="l01004" /><CodeLine lineNumber="1004"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRBpost:</Highlight></CodeLine>
<Link id="l01005" /><CodeLine lineNumber="1005"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STRBpost:</Highlight></CodeLine>
<Link id="l01006" /><CodeLine lineNumber="1006"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR8RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01007" /><CodeLine lineNumber="1007"><Highlight kind="normal">                                                              Decoder);</Highlight></CodeLine>
<Link id="l01008" /><CodeLine lineNumber="1008"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01009" /><CodeLine lineNumber="1009"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01010" /><CodeLine lineNumber="1010"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01011" /><CodeLine lineNumber="1011"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01012" /><CodeLine lineNumber="1012"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01013" /><CodeLine lineNumber="1013"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(offset));</Highlight></CodeLine>
<Link id="l01014" /><CodeLine lineNumber="1014"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01015" /><CodeLine lineNumber="1015"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsLoad = fieldFromInstruction(insn, 22, 1);</Highlight></CodeLine>
<Link id="l01016" /><CodeLine lineNumber="1016"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsIndexed = fieldFromInstruction(insn, 10, 2) != 0;</Highlight></CodeLine>
<Link id="l01017" /><CodeLine lineNumber="1017"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsFP = fieldFromInstruction(insn, 26, 1);</Highlight></CodeLine>
<Link id="l01018" /><CodeLine lineNumber="1018"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01019" /><CodeLine lineNumber="1019"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Cannot write back to a transfer register (but xzr != sp).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01020" /><CodeLine lineNumber="1020"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (IsLoad &amp;&amp; IsIndexed &amp;&amp; !IsFP &amp;&amp; Rn != 31 &amp;&amp; Rt == Rn)</Highlight></CodeLine>
<Link id="l01021" /><CodeLine lineNumber="1021"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a>;</Highlight></CodeLine>
<Link id="l01022" /><CodeLine lineNumber="1022"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01023" /><CodeLine lineNumber="1023"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01024" /><CodeLine lineNumber="1024"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01025" /><CodeLine lineNumber="1025"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01026" /><CodeLine lineNumber="1026"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l01027" /><CodeLine lineNumber="1027" lineLink="#ad224195417b4e7fff787eaa0ea9eb46f"><Highlight kind="normal"><a href="#ad224195417b4e7fff787eaa0ea9eb46f">DecodeExclusiveLdStInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01028" /><CodeLine lineNumber="1028"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01029" /><CodeLine lineNumber="1029"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rt = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01030" /><CodeLine lineNumber="1030"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l01031" /><CodeLine lineNumber="1031"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rt2 = fieldFromInstruction(insn, 10, 5);</Highlight></CodeLine>
<Link id="l01032" /><CodeLine lineNumber="1032"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rs = fieldFromInstruction(insn, 16, 5);</Highlight></CodeLine>
<Link id="l01033" /><CodeLine lineNumber="1033"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01034" /><CodeLine lineNumber="1034"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opcode = Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</Highlight></CodeLine>
<Link id="l01035" /><CodeLine lineNumber="1035"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Opcode) &#123;</Highlight></CodeLine>
<Link id="l01036" /><CodeLine lineNumber="1036"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01037" /><CodeLine lineNumber="1037"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01038" /><CodeLine lineNumber="1038"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLXRW:</Highlight></CodeLine>
<Link id="l01039" /><CodeLine lineNumber="1039"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLXRB:</Highlight></CodeLine>
<Link id="l01040" /><CodeLine lineNumber="1040"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLXRH:</Highlight></CodeLine>
<Link id="l01041" /><CodeLine lineNumber="1041"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STXRW:</Highlight></CodeLine>
<Link id="l01042" /><CodeLine lineNumber="1042"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STXRB:</Highlight></CodeLine>
<Link id="l01043" /><CodeLine lineNumber="1043"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STXRH:</Highlight></CodeLine>
<Link id="l01044" /><CodeLine lineNumber="1044"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rs, Addr,</Highlight></CodeLine>
<Link id="l01045" /><CodeLine lineNumber="1045"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01046" /><CodeLine lineNumber="1046"><Highlight kind="normal">    &#91;&#91;fallthrough&#93;&#93;;</Highlight></CodeLine>
<Link id="l01047" /><CodeLine lineNumber="1047"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDARW:</Highlight></CodeLine>
<Link id="l01048" /><CodeLine lineNumber="1048"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDARB:</Highlight></CodeLine>
<Link id="l01049" /><CodeLine lineNumber="1049"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDARH:</Highlight></CodeLine>
<Link id="l01050" /><CodeLine lineNumber="1050"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAXRW:</Highlight></CodeLine>
<Link id="l01051" /><CodeLine lineNumber="1051"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAXRB:</Highlight></CodeLine>
<Link id="l01052" /><CodeLine lineNumber="1052"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAXRH:</Highlight></CodeLine>
<Link id="l01053" /><CodeLine lineNumber="1053"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDXRW:</Highlight></CodeLine>
<Link id="l01054" /><CodeLine lineNumber="1054"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDXRB:</Highlight></CodeLine>
<Link id="l01055" /><CodeLine lineNumber="1055"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDXRH:</Highlight></CodeLine>
<Link id="l01056" /><CodeLine lineNumber="1056"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLRW:</Highlight></CodeLine>
<Link id="l01057" /><CodeLine lineNumber="1057"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLRB:</Highlight></CodeLine>
<Link id="l01058" /><CodeLine lineNumber="1058"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLRH:</Highlight></CodeLine>
<Link id="l01059" /><CodeLine lineNumber="1059"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLLRW:</Highlight></CodeLine>
<Link id="l01060" /><CodeLine lineNumber="1060"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLLRB:</Highlight></CodeLine>
<Link id="l01061" /><CodeLine lineNumber="1061"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLLRH:</Highlight></CodeLine>
<Link id="l01062" /><CodeLine lineNumber="1062"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDLARW:</Highlight></CodeLine>
<Link id="l01063" /><CodeLine lineNumber="1063"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDLARB:</Highlight></CodeLine>
<Link id="l01064" /><CodeLine lineNumber="1064"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDLARH:</Highlight></CodeLine>
<Link id="l01065" /><CodeLine lineNumber="1065"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01066" /><CodeLine lineNumber="1066"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01067" /><CodeLine lineNumber="1067"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01068" /><CodeLine lineNumber="1068"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLXRX:</Highlight></CodeLine>
<Link id="l01069" /><CodeLine lineNumber="1069"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STXRX:</Highlight></CodeLine>
<Link id="l01070" /><CodeLine lineNumber="1070"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rs, Addr,</Highlight></CodeLine>
<Link id="l01071" /><CodeLine lineNumber="1071"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01072" /><CodeLine lineNumber="1072"><Highlight kind="normal">    &#91;&#91;fallthrough&#93;&#93;;</Highlight></CodeLine>
<Link id="l01073" /><CodeLine lineNumber="1073"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDARX:</Highlight></CodeLine>
<Link id="l01074" /><CodeLine lineNumber="1074"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAXRX:</Highlight></CodeLine>
<Link id="l01075" /><CodeLine lineNumber="1075"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDXRX:</Highlight></CodeLine>
<Link id="l01076" /><CodeLine lineNumber="1076"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLRX:</Highlight></CodeLine>
<Link id="l01077" /><CodeLine lineNumber="1077"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDLARX:</Highlight></CodeLine>
<Link id="l01078" /><CodeLine lineNumber="1078"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLLRX:</Highlight></CodeLine>
<Link id="l01079" /><CodeLine lineNumber="1079"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01080" /><CodeLine lineNumber="1080"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01081" /><CodeLine lineNumber="1081"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01082" /><CodeLine lineNumber="1082"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLXPW:</Highlight></CodeLine>
<Link id="l01083" /><CodeLine lineNumber="1083"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STXPW:</Highlight></CodeLine>
<Link id="l01084" /><CodeLine lineNumber="1084"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rs, Addr,</Highlight></CodeLine>
<Link id="l01085" /><CodeLine lineNumber="1085"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01086" /><CodeLine lineNumber="1086"><Highlight kind="normal">    &#91;&#91;fallthrough&#93;&#93;;</Highlight></CodeLine>
<Link id="l01087" /><CodeLine lineNumber="1087"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAXPW:</Highlight></CodeLine>
<Link id="l01088" /><CodeLine lineNumber="1088"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDXPW:</Highlight></CodeLine>
<Link id="l01089" /><CodeLine lineNumber="1089"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01090" /><CodeLine lineNumber="1090"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01091" /><CodeLine lineNumber="1091"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rt2, Addr,</Highlight></CodeLine>
<Link id="l01092" /><CodeLine lineNumber="1092"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01093" /><CodeLine lineNumber="1093"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01094" /><CodeLine lineNumber="1094"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STLXPX:</Highlight></CodeLine>
<Link id="l01095" /><CodeLine lineNumber="1095"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STXPX:</Highlight></CodeLine>
<Link id="l01096" /><CodeLine lineNumber="1096"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rs, Addr,</Highlight></CodeLine>
<Link id="l01097" /><CodeLine lineNumber="1097"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01098" /><CodeLine lineNumber="1098"><Highlight kind="normal">    &#91;&#91;fallthrough&#93;&#93;;</Highlight></CodeLine>
<Link id="l01099" /><CodeLine lineNumber="1099"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDAXPX:</Highlight></CodeLine>
<Link id="l01100" /><CodeLine lineNumber="1100"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDXPX:</Highlight></CodeLine>
<Link id="l01101" /><CodeLine lineNumber="1101"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01102" /><CodeLine lineNumber="1102"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01103" /><CodeLine lineNumber="1103"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rt2, Addr,</Highlight></CodeLine>
<Link id="l01104" /><CodeLine lineNumber="1104"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01105" /><CodeLine lineNumber="1105"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01106" /><CodeLine lineNumber="1106"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01107" /><CodeLine lineNumber="1107"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01108" /><CodeLine lineNumber="1108"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01109" /><CodeLine lineNumber="1109"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01110" /><CodeLine lineNumber="1110"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01111" /><CodeLine lineNumber="1111"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// You shouldn&#39;t load to the same register twice in an instruction...</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01112" /><CodeLine lineNumber="1112"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((Opcode == AArch64::LDAXPW || Opcode == AArch64::LDXPW ||</Highlight></CodeLine>
<Link id="l01113" /><CodeLine lineNumber="1113"><Highlight kind="normal">       Opcode == AArch64::LDAXPX || Opcode == AArch64::LDXPX) &amp;&amp;</Highlight></CodeLine>
<Link id="l01114" /><CodeLine lineNumber="1114"><Highlight kind="normal">      Rt == Rt2)</Highlight></CodeLine>
<Link id="l01115" /><CodeLine lineNumber="1115"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a>;</Highlight></CodeLine>
<Link id="l01116" /><CodeLine lineNumber="1116"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01117" /><CodeLine lineNumber="1117"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01118" /><CodeLine lineNumber="1118"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01119" /><CodeLine lineNumber="1119"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01120" /><CodeLine lineNumber="1120" lineLink="#a64316e7222c5bfbf7c8ad81567f8cd0b"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a64316e7222c5bfbf7c8ad81567f8cd0b">DecodePairLdStInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01121" /><CodeLine lineNumber="1121"><Highlight kind="normal">                                              uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01122" /><CodeLine lineNumber="1122"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01123" /><CodeLine lineNumber="1123"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rt = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01124" /><CodeLine lineNumber="1124"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l01125" /><CodeLine lineNumber="1125"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rt2 = fieldFromInstruction(insn, 10, 5);</Highlight></CodeLine>
<Link id="l01126" /><CodeLine lineNumber="1126"><Highlight kind="normal">  int64&#95;t offset = fieldFromInstruction(insn, 15, 7);</Highlight></CodeLine>
<Link id="l01127" /><CodeLine lineNumber="1127"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsLoad = fieldFromInstruction(insn, 22, 1);</Highlight></CodeLine>
<Link id="l01128" /><CodeLine lineNumber="1128"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01129" /><CodeLine lineNumber="1129"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// offset is a 7-bit signed immediate, so sign extend it to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01130" /><CodeLine lineNumber="1130"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// fill the unsigned.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01131" /><CodeLine lineNumber="1131"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (offset &amp; (1 &lt;&lt; (7 - 1)))</Highlight></CodeLine>
<Link id="l01132" /><CodeLine lineNumber="1132"><Highlight kind="normal">    offset |= ~((1LL &lt;&lt; 7) - 1);</Highlight></CodeLine>
<Link id="l01133" /><CodeLine lineNumber="1133"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01134" /><CodeLine lineNumber="1134"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opcode = Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</Highlight></CodeLine>
<Link id="l01135" /><CodeLine lineNumber="1135"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> NeedsDisjointWritebackTransfer = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01136" /><CodeLine lineNumber="1136"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01137" /><CodeLine lineNumber="1137"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// First operand is always writeback of base register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01138" /><CodeLine lineNumber="1138"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Opcode) &#123;</Highlight></CodeLine>
<Link id="l01139" /><CodeLine lineNumber="1139"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01140" /><CodeLine lineNumber="1140"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01141" /><CodeLine lineNumber="1141"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPXpost:</Highlight></CodeLine>
<Link id="l01142" /><CodeLine lineNumber="1142"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPXpost:</Highlight></CodeLine>
<Link id="l01143" /><CodeLine lineNumber="1143"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPSWpost:</Highlight></CodeLine>
<Link id="l01144" /><CodeLine lineNumber="1144"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPXpre:</Highlight></CodeLine>
<Link id="l01145" /><CodeLine lineNumber="1145"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPXpre:</Highlight></CodeLine>
<Link id="l01146" /><CodeLine lineNumber="1146"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPSWpre:</Highlight></CodeLine>
<Link id="l01147" /><CodeLine lineNumber="1147"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPWpost:</Highlight></CodeLine>
<Link id="l01148" /><CodeLine lineNumber="1148"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPWpost:</Highlight></CodeLine>
<Link id="l01149" /><CodeLine lineNumber="1149"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPWpre:</Highlight></CodeLine>
<Link id="l01150" /><CodeLine lineNumber="1150"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPWpre:</Highlight></CodeLine>
<Link id="l01151" /><CodeLine lineNumber="1151"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPQpost:</Highlight></CodeLine>
<Link id="l01152" /><CodeLine lineNumber="1152"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPQpost:</Highlight></CodeLine>
<Link id="l01153" /><CodeLine lineNumber="1153"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPQpre:</Highlight></CodeLine>
<Link id="l01154" /><CodeLine lineNumber="1154"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPQpre:</Highlight></CodeLine>
<Link id="l01155" /><CodeLine lineNumber="1155"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPDpost:</Highlight></CodeLine>
<Link id="l01156" /><CodeLine lineNumber="1156"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPDpost:</Highlight></CodeLine>
<Link id="l01157" /><CodeLine lineNumber="1157"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPDpre:</Highlight></CodeLine>
<Link id="l01158" /><CodeLine lineNumber="1158"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPDpre:</Highlight></CodeLine>
<Link id="l01159" /><CodeLine lineNumber="1159"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPSpost:</Highlight></CodeLine>
<Link id="l01160" /><CodeLine lineNumber="1160"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPSpost:</Highlight></CodeLine>
<Link id="l01161" /><CodeLine lineNumber="1161"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPSpre:</Highlight></CodeLine>
<Link id="l01162" /><CodeLine lineNumber="1162"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPSpre:</Highlight></CodeLine>
<Link id="l01163" /><CodeLine lineNumber="1163"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STGPpre:</Highlight></CodeLine>
<Link id="l01164" /><CodeLine lineNumber="1164"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STGPpost:</Highlight></CodeLine>
<Link id="l01165" /><CodeLine lineNumber="1165"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTPpre:</Highlight></CodeLine>
<Link id="l01166" /><CodeLine lineNumber="1166"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTPpost:</Highlight></CodeLine>
<Link id="l01167" /><CodeLine lineNumber="1167"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTPQpost:</Highlight></CodeLine>
<Link id="l01168" /><CodeLine lineNumber="1168"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTPQpre:</Highlight></CodeLine>
<Link id="l01169" /><CodeLine lineNumber="1169"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTPpost:</Highlight></CodeLine>
<Link id="l01170" /><CodeLine lineNumber="1170"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTPpre:</Highlight></CodeLine>
<Link id="l01171" /><CodeLine lineNumber="1171"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTPQpost:</Highlight></CodeLine>
<Link id="l01172" /><CodeLine lineNumber="1172"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTPQpre:</Highlight></CodeLine>
<Link id="l01173" /><CodeLine lineNumber="1173"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01174" /><CodeLine lineNumber="1174"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01175" /><CodeLine lineNumber="1175"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01176" /><CodeLine lineNumber="1176"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01177" /><CodeLine lineNumber="1177"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01178" /><CodeLine lineNumber="1178"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Opcode) &#123;</Highlight></CodeLine>
<Link id="l01179" /><CodeLine lineNumber="1179"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01180" /><CodeLine lineNumber="1180"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01181" /><CodeLine lineNumber="1181"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPXpost:</Highlight></CodeLine>
<Link id="l01182" /><CodeLine lineNumber="1182"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPXpost:</Highlight></CodeLine>
<Link id="l01183" /><CodeLine lineNumber="1183"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPSWpost:</Highlight></CodeLine>
<Link id="l01184" /><CodeLine lineNumber="1184"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPXpre:</Highlight></CodeLine>
<Link id="l01185" /><CodeLine lineNumber="1185"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPXpre:</Highlight></CodeLine>
<Link id="l01186" /><CodeLine lineNumber="1186"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPSWpre:</Highlight></CodeLine>
<Link id="l01187" /><CodeLine lineNumber="1187"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STGPpre:</Highlight></CodeLine>
<Link id="l01188" /><CodeLine lineNumber="1188"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STGPpost:</Highlight></CodeLine>
<Link id="l01189" /><CodeLine lineNumber="1189"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTPpost:</Highlight></CodeLine>
<Link id="l01190" /><CodeLine lineNumber="1190"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTPpre:</Highlight></CodeLine>
<Link id="l01191" /><CodeLine lineNumber="1191"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTPpost:</Highlight></CodeLine>
<Link id="l01192" /><CodeLine lineNumber="1192"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTPpre:</Highlight></CodeLine>
<Link id="l01193" /><CodeLine lineNumber="1193"><Highlight kind="normal">    NeedsDisjointWritebackTransfer = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01194" /><CodeLine lineNumber="1194"><Highlight kind="normal">    &#91;&#91;fallthrough&#93;&#93;;</Highlight></CodeLine>
<Link id="l01195" /><CodeLine lineNumber="1195"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDNPXi:</Highlight></CodeLine>
<Link id="l01196" /><CodeLine lineNumber="1196"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STNPXi:</Highlight></CodeLine>
<Link id="l01197" /><CodeLine lineNumber="1197"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPXi:</Highlight></CodeLine>
<Link id="l01198" /><CodeLine lineNumber="1198"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPXi:</Highlight></CodeLine>
<Link id="l01199" /><CodeLine lineNumber="1199"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPSWi:</Highlight></CodeLine>
<Link id="l01200" /><CodeLine lineNumber="1200"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STGPi:</Highlight></CodeLine>
<Link id="l01201" /><CodeLine lineNumber="1201"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTPi:</Highlight></CodeLine>
<Link id="l01202" /><CodeLine lineNumber="1202"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTPi:</Highlight></CodeLine>
<Link id="l01203" /><CodeLine lineNumber="1203"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTNPXi:</Highlight></CodeLine>
<Link id="l01204" /><CodeLine lineNumber="1204"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTNPXi:</Highlight></CodeLine>
<Link id="l01205" /><CodeLine lineNumber="1205"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01206" /><CodeLine lineNumber="1206"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01207" /><CodeLine lineNumber="1207"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rt2, Addr,</Highlight></CodeLine>
<Link id="l01208" /><CodeLine lineNumber="1208"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01209" /><CodeLine lineNumber="1209"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01210" /><CodeLine lineNumber="1210"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPWpost:</Highlight></CodeLine>
<Link id="l01211" /><CodeLine lineNumber="1211"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPWpost:</Highlight></CodeLine>
<Link id="l01212" /><CodeLine lineNumber="1212"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPWpre:</Highlight></CodeLine>
<Link id="l01213" /><CodeLine lineNumber="1213"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPWpre:</Highlight></CodeLine>
<Link id="l01214" /><CodeLine lineNumber="1214"><Highlight kind="normal">    NeedsDisjointWritebackTransfer = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01215" /><CodeLine lineNumber="1215"><Highlight kind="normal">    &#91;&#91;fallthrough&#93;&#93;;</Highlight></CodeLine>
<Link id="l01216" /><CodeLine lineNumber="1216"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDNPWi:</Highlight></CodeLine>
<Link id="l01217" /><CodeLine lineNumber="1217"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STNPWi:</Highlight></CodeLine>
<Link id="l01218" /><CodeLine lineNumber="1218"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPWi:</Highlight></CodeLine>
<Link id="l01219" /><CodeLine lineNumber="1219"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPWi:</Highlight></CodeLine>
<Link id="l01220" /><CodeLine lineNumber="1220"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01221" /><CodeLine lineNumber="1221"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01222" /><CodeLine lineNumber="1222"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rt2, Addr,</Highlight></CodeLine>
<Link id="l01223" /><CodeLine lineNumber="1223"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01224" /><CodeLine lineNumber="1224"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01225" /><CodeLine lineNumber="1225"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDNPQi:</Highlight></CodeLine>
<Link id="l01226" /><CodeLine lineNumber="1226"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STNPQi:</Highlight></CodeLine>
<Link id="l01227" /><CodeLine lineNumber="1227"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPQpost:</Highlight></CodeLine>
<Link id="l01228" /><CodeLine lineNumber="1228"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPQpost:</Highlight></CodeLine>
<Link id="l01229" /><CodeLine lineNumber="1229"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPQi:</Highlight></CodeLine>
<Link id="l01230" /><CodeLine lineNumber="1230"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPQi:</Highlight></CodeLine>
<Link id="l01231" /><CodeLine lineNumber="1231"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPQpre:</Highlight></CodeLine>
<Link id="l01232" /><CodeLine lineNumber="1232"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPQpre:</Highlight></CodeLine>
<Link id="l01233" /><CodeLine lineNumber="1233"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTPQi:</Highlight></CodeLine>
<Link id="l01234" /><CodeLine lineNumber="1234"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTPQpost:</Highlight></CodeLine>
<Link id="l01235" /><CodeLine lineNumber="1235"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTPQpre:</Highlight></CodeLine>
<Link id="l01236" /><CodeLine lineNumber="1236"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDTNPQi:</Highlight></CodeLine>
<Link id="l01237" /><CodeLine lineNumber="1237"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTPQi:</Highlight></CodeLine>
<Link id="l01238" /><CodeLine lineNumber="1238"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTPQpost:</Highlight></CodeLine>
<Link id="l01239" /><CodeLine lineNumber="1239"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTPQpre:</Highlight></CodeLine>
<Link id="l01240" /><CodeLine lineNumber="1240"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STTNPQi:</Highlight></CodeLine>
<Link id="l01241" /><CodeLine lineNumber="1241"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR128RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01242" /><CodeLine lineNumber="1242"><Highlight kind="normal">                                                                Decoder);</Highlight></CodeLine>
<Link id="l01243" /><CodeLine lineNumber="1243"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR128RegClassID, 0, 32&gt;</a>(Inst, Rt2, Addr,</Highlight></CodeLine>
<Link id="l01244" /><CodeLine lineNumber="1244"><Highlight kind="normal">                                                                Decoder);</Highlight></CodeLine>
<Link id="l01245" /><CodeLine lineNumber="1245"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01246" /><CodeLine lineNumber="1246"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDNPDi:</Highlight></CodeLine>
<Link id="l01247" /><CodeLine lineNumber="1247"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STNPDi:</Highlight></CodeLine>
<Link id="l01248" /><CodeLine lineNumber="1248"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPDpost:</Highlight></CodeLine>
<Link id="l01249" /><CodeLine lineNumber="1249"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPDpost:</Highlight></CodeLine>
<Link id="l01250" /><CodeLine lineNumber="1250"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPDi:</Highlight></CodeLine>
<Link id="l01251" /><CodeLine lineNumber="1251"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPDi:</Highlight></CodeLine>
<Link id="l01252" /><CodeLine lineNumber="1252"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPDpre:</Highlight></CodeLine>
<Link id="l01253" /><CodeLine lineNumber="1253"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPDpre:</Highlight></CodeLine>
<Link id="l01254" /><CodeLine lineNumber="1254"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR64RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01255" /><CodeLine lineNumber="1255"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01256" /><CodeLine lineNumber="1256"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR64RegClassID, 0, 32&gt;</a>(Inst, Rt2, Addr,</Highlight></CodeLine>
<Link id="l01257" /><CodeLine lineNumber="1257"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01258" /><CodeLine lineNumber="1258"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01259" /><CodeLine lineNumber="1259"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDNPSi:</Highlight></CodeLine>
<Link id="l01260" /><CodeLine lineNumber="1260"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STNPSi:</Highlight></CodeLine>
<Link id="l01261" /><CodeLine lineNumber="1261"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPSpost:</Highlight></CodeLine>
<Link id="l01262" /><CodeLine lineNumber="1262"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPSpost:</Highlight></CodeLine>
<Link id="l01263" /><CodeLine lineNumber="1263"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPSi:</Highlight></CodeLine>
<Link id="l01264" /><CodeLine lineNumber="1264"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPSi:</Highlight></CodeLine>
<Link id="l01265" /><CodeLine lineNumber="1265"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDPSpre:</Highlight></CodeLine>
<Link id="l01266" /><CodeLine lineNumber="1266"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::STPSpre:</Highlight></CodeLine>
<Link id="l01267" /><CodeLine lineNumber="1267"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR32RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01268" /><CodeLine lineNumber="1268"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01269" /><CodeLine lineNumber="1269"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR32RegClassID, 0, 32&gt;</a>(Inst, Rt2, Addr,</Highlight></CodeLine>
<Link id="l01270" /><CodeLine lineNumber="1270"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01271" /><CodeLine lineNumber="1271"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01272" /><CodeLine lineNumber="1272"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01273" /><CodeLine lineNumber="1273"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01274" /><CodeLine lineNumber="1274"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01275" /><CodeLine lineNumber="1275"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01276" /><CodeLine lineNumber="1276"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(offset));</Highlight></CodeLine>
<Link id="l01277" /><CodeLine lineNumber="1277"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01278" /><CodeLine lineNumber="1278"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// You shouldn&#39;t load to the same register twice in an instruction...</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01279" /><CodeLine lineNumber="1279"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (IsLoad &amp;&amp; Rt == Rt2)</Highlight></CodeLine>
<Link id="l01280" /><CodeLine lineNumber="1280"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a>;</Highlight></CodeLine>
<Link id="l01281" /><CodeLine lineNumber="1281"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01282" /><CodeLine lineNumber="1282"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// ... or do any operation that writes-back to a transfer register. But note</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01283" /><CodeLine lineNumber="1283"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// that &quot;stp xzr, xzr, &#91;sp&#93;, #4&quot; is fine because xzr and sp are different.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01284" /><CodeLine lineNumber="1284"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (NeedsDisjointWritebackTransfer &amp;&amp; Rn != 31 &amp;&amp; (Rt == Rn || Rt2 == Rn))</Highlight></CodeLine>
<Link id="l01285" /><CodeLine lineNumber="1285"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a>;</Highlight></CodeLine>
<Link id="l01286" /><CodeLine lineNumber="1286"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01287" /><CodeLine lineNumber="1287"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01288" /><CodeLine lineNumber="1288"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01289" /><CodeLine lineNumber="1289"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01290" /><CodeLine lineNumber="1290" lineLink="#a60422239523d25de92f9a7d7d6b23cbd"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a60422239523d25de92f9a7d7d6b23cbd">DecodeAuthLoadInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01291" /><CodeLine lineNumber="1291"><Highlight kind="normal">                                              uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01292" /><CodeLine lineNumber="1292"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01293" /><CodeLine lineNumber="1293"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rt = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01294" /><CodeLine lineNumber="1294"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l01295" /><CodeLine lineNumber="1295"><Highlight kind="normal">  uint64&#95;t offset = fieldFromInstruction(insn, 22, 1) &lt;&lt; 9 |</Highlight></CodeLine>
<Link id="l01296" /><CodeLine lineNumber="1296"><Highlight kind="normal">                    fieldFromInstruction(insn, 12, 9);</Highlight></CodeLine>
<Link id="l01297" /><CodeLine lineNumber="1297"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> writeback = fieldFromInstruction(insn, 11, 1);</Highlight></CodeLine>
<Link id="l01298" /><CodeLine lineNumber="1298"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01299" /><CodeLine lineNumber="1299"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) &#123;</Highlight></CodeLine>
<Link id="l01300" /><CodeLine lineNumber="1300"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01301" /><CodeLine lineNumber="1301"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01302" /><CodeLine lineNumber="1302"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRAAwriteback:</Highlight></CodeLine>
<Link id="l01303" /><CodeLine lineNumber="1303"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRABwriteback:</Highlight></CodeLine>
<Link id="l01304" /><CodeLine lineNumber="1304"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l01305" /><CodeLine lineNumber="1305"><Highlight kind="normal">        Inst, Rn </Highlight><Highlight kind="comment">/&#42; writeback register &#42;/</Highlight><Highlight kind="normal">, Addr, Decoder);</Highlight></CodeLine>
<Link id="l01306" /><CodeLine lineNumber="1306"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01307" /><CodeLine lineNumber="1307"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRAAindexed:</Highlight></CodeLine>
<Link id="l01308" /><CodeLine lineNumber="1308"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::LDRABindexed:</Highlight></CodeLine>
<Link id="l01309" /><CodeLine lineNumber="1309"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01310" /><CodeLine lineNumber="1310"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01311" /><CodeLine lineNumber="1311"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01312" /><CodeLine lineNumber="1312"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01313" /><CodeLine lineNumber="1313"><Highlight kind="normal">                                                             Decoder);</Highlight></CodeLine>
<Link id="l01314" /><CodeLine lineNumber="1314"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01315" /><CodeLine lineNumber="1315"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01316" /><CodeLine lineNumber="1316"><Highlight kind="normal">  <a href="#a6eaaa7135c4d4d1336c04d5c53b31c53">DecodeSImm&lt;10&gt;</a>(Inst, offset, Addr, Decoder);</Highlight></CodeLine>
<Link id="l01317" /><CodeLine lineNumber="1317"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01318" /><CodeLine lineNumber="1318"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (writeback &amp;&amp; Rt == Rn &amp;&amp; Rn != 31) &#123;</Highlight></CodeLine>
<Link id="l01319" /><CodeLine lineNumber="1319"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a>;</Highlight></CodeLine>
<Link id="l01320" /><CodeLine lineNumber="1320"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01321" /><CodeLine lineNumber="1321"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01322" /><CodeLine lineNumber="1322"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01323" /><CodeLine lineNumber="1323"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01324" /><CodeLine lineNumber="1324"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01325" /><CodeLine lineNumber="1325" lineLink="#a30705aebb6dc9b1e06d32247c8eba534"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a30705aebb6dc9b1e06d32247c8eba534">DecodeAddSubERegInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01326" /><CodeLine lineNumber="1326"><Highlight kind="normal">                                                uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01327" /><CodeLine lineNumber="1327"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01328" /><CodeLine lineNumber="1328"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rd = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01329" /><CodeLine lineNumber="1329"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l01330" /><CodeLine lineNumber="1330"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rm = fieldFromInstruction(insn, 16, 5);</Highlight></CodeLine>
<Link id="l01331" /><CodeLine lineNumber="1331"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> extend = fieldFromInstruction(insn, 10, 6);</Highlight></CodeLine>
<Link id="l01332" /><CodeLine lineNumber="1332"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01333" /><CodeLine lineNumber="1333"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> shift = extend &amp; 0x7;</Highlight></CodeLine>
<Link id="l01334" /><CodeLine lineNumber="1334"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (shift &gt; 4)</Highlight></CodeLine>
<Link id="l01335" /><CodeLine lineNumber="1335"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01336" /><CodeLine lineNumber="1336"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01337" /><CodeLine lineNumber="1337"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) &#123;</Highlight></CodeLine>
<Link id="l01338" /><CodeLine lineNumber="1338"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01339" /><CodeLine lineNumber="1339"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01340" /><CodeLine lineNumber="1340"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ADDWrx:</Highlight></CodeLine>
<Link id="l01341" /><CodeLine lineNumber="1341"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::SUBWrx:</Highlight></CodeLine>
<Link id="l01342" /><CodeLine lineNumber="1342"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32spRegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01343" /><CodeLine lineNumber="1343"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01344" /><CodeLine lineNumber="1344"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01345" /><CodeLine lineNumber="1345"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01346" /><CodeLine lineNumber="1346"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rm, Addr,</Highlight></CodeLine>
<Link id="l01347" /><CodeLine lineNumber="1347"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01348" /><CodeLine lineNumber="1348"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01349" /><CodeLine lineNumber="1349"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ADDSWrx:</Highlight></CodeLine>
<Link id="l01350" /><CodeLine lineNumber="1350"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::SUBSWrx:</Highlight></CodeLine>
<Link id="l01351" /><CodeLine lineNumber="1351"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01352" /><CodeLine lineNumber="1352"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01353" /><CodeLine lineNumber="1353"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01354" /><CodeLine lineNumber="1354"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01355" /><CodeLine lineNumber="1355"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rm, Addr,</Highlight></CodeLine>
<Link id="l01356" /><CodeLine lineNumber="1356"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01357" /><CodeLine lineNumber="1357"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01358" /><CodeLine lineNumber="1358"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ADDXrx:</Highlight></CodeLine>
<Link id="l01359" /><CodeLine lineNumber="1359"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::SUBXrx:</Highlight></CodeLine>
<Link id="l01360" /><CodeLine lineNumber="1360"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01361" /><CodeLine lineNumber="1361"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01362" /><CodeLine lineNumber="1362"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01363" /><CodeLine lineNumber="1363"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01364" /><CodeLine lineNumber="1364"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rm, Addr,</Highlight></CodeLine>
<Link id="l01365" /><CodeLine lineNumber="1365"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01366" /><CodeLine lineNumber="1366"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01367" /><CodeLine lineNumber="1367"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ADDSXrx:</Highlight></CodeLine>
<Link id="l01368" /><CodeLine lineNumber="1368"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::SUBSXrx:</Highlight></CodeLine>
<Link id="l01369" /><CodeLine lineNumber="1369"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01370" /><CodeLine lineNumber="1370"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01371" /><CodeLine lineNumber="1371"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01372" /><CodeLine lineNumber="1372"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01373" /><CodeLine lineNumber="1373"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rm, Addr,</Highlight></CodeLine>
<Link id="l01374" /><CodeLine lineNumber="1374"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01375" /><CodeLine lineNumber="1375"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01376" /><CodeLine lineNumber="1376"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ADDXrx64:</Highlight></CodeLine>
<Link id="l01377" /><CodeLine lineNumber="1377"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::SUBXrx64:</Highlight></CodeLine>
<Link id="l01378" /><CodeLine lineNumber="1378"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01379" /><CodeLine lineNumber="1379"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01380" /><CodeLine lineNumber="1380"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01381" /><CodeLine lineNumber="1381"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01382" /><CodeLine lineNumber="1382"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rm, Addr,</Highlight></CodeLine>
<Link id="l01383" /><CodeLine lineNumber="1383"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01384" /><CodeLine lineNumber="1384"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01385" /><CodeLine lineNumber="1385"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::SUBSXrx64:</Highlight></CodeLine>
<Link id="l01386" /><CodeLine lineNumber="1386"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::ADDSXrx64:</Highlight></CodeLine>
<Link id="l01387" /><CodeLine lineNumber="1387"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01388" /><CodeLine lineNumber="1388"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01389" /><CodeLine lineNumber="1389"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01390" /><CodeLine lineNumber="1390"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01391" /><CodeLine lineNumber="1391"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rm, Addr,</Highlight></CodeLine>
<Link id="l01392" /><CodeLine lineNumber="1392"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01393" /><CodeLine lineNumber="1393"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01394" /><CodeLine lineNumber="1394"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01395" /><CodeLine lineNumber="1395"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01396" /><CodeLine lineNumber="1396"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(extend));</Highlight></CodeLine>
<Link id="l01397" /><CodeLine lineNumber="1397"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01398" /><CodeLine lineNumber="1398"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01399" /><CodeLine lineNumber="1399"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01400" /><CodeLine lineNumber="1400" lineLink="#a46b59aec241e0564ca44770f25f2ec71"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a46b59aec241e0564ca44770f25f2ec71">DecodeLogicalImmInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01401" /><CodeLine lineNumber="1401"><Highlight kind="normal">                                                uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01402" /><CodeLine lineNumber="1402"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01403" /><CodeLine lineNumber="1403"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rd = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01404" /><CodeLine lineNumber="1404"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l01405" /><CodeLine lineNumber="1405"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Datasize = fieldFromInstruction(insn, 31, 1);</Highlight></CodeLine>
<Link id="l01406" /><CodeLine lineNumber="1406"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> imm;</Highlight></CodeLine>
<Link id="l01407" /><CodeLine lineNumber="1407"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01408" /><CodeLine lineNumber="1408"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Datasize) &#123;</Highlight></CodeLine>
<Link id="l01409" /><CodeLine lineNumber="1409"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::ANDSXri)</Highlight></CodeLine>
<Link id="l01410" /><CodeLine lineNumber="1410"><Highlight kind="normal">      <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01411" /><CodeLine lineNumber="1411"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01412" /><CodeLine lineNumber="1412"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01413" /><CodeLine lineNumber="1413"><Highlight kind="normal">      <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l01414" /><CodeLine lineNumber="1414"><Highlight kind="normal">          Inst, Rd, Addr, Decoder);</Highlight></CodeLine>
<Link id="l01415" /><CodeLine lineNumber="1415"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01416" /><CodeLine lineNumber="1416"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01417" /><CodeLine lineNumber="1417"><Highlight kind="normal">    imm = fieldFromInstruction(insn, 10, 13);</Highlight></CodeLine>
<Link id="l01418" /><CodeLine lineNumber="1418"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/namespaces/llvm/aarch64-am/#a0a33ab78776cbb20a7b285e6f165888c">AArch64&#95;AM::isValidDecodeLogicalImmediate</a>(imm, 64))</Highlight></CodeLine>
<Link id="l01419" /><CodeLine lineNumber="1419"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01420" /><CodeLine lineNumber="1420"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01421" /><CodeLine lineNumber="1421"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::ANDSWri)</Highlight></CodeLine>
<Link id="l01422" /><CodeLine lineNumber="1422"><Highlight kind="normal">      <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01423" /><CodeLine lineNumber="1423"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01424" /><CodeLine lineNumber="1424"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01425" /><CodeLine lineNumber="1425"><Highlight kind="normal">      <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32spRegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l01426" /><CodeLine lineNumber="1426"><Highlight kind="normal">          Inst, Rd, Addr, Decoder);</Highlight></CodeLine>
<Link id="l01427" /><CodeLine lineNumber="1427"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01428" /><CodeLine lineNumber="1428"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01429" /><CodeLine lineNumber="1429"><Highlight kind="normal">    imm = fieldFromInstruction(insn, 10, 12);</Highlight></CodeLine>
<Link id="l01430" /><CodeLine lineNumber="1430"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/namespaces/llvm/aarch64-am/#a0a33ab78776cbb20a7b285e6f165888c">AArch64&#95;AM::isValidDecodeLogicalImmediate</a>(imm, 32))</Highlight></CodeLine>
<Link id="l01431" /><CodeLine lineNumber="1431"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01432" /><CodeLine lineNumber="1432"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01433" /><CodeLine lineNumber="1433"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</Highlight></CodeLine>
<Link id="l01434" /><CodeLine lineNumber="1434"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01435" /><CodeLine lineNumber="1435"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01436" /><CodeLine lineNumber="1436"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01437" /><CodeLine lineNumber="1437" lineLink="#a3fad9a3a6a6f166a13d42ea4ce4046a6"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a3fad9a3a6a6f166a13d42ea4ce4046a6">DecodeModImmInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01438" /><CodeLine lineNumber="1438"><Highlight kind="normal">                                            uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01439" /><CodeLine lineNumber="1439"><Highlight kind="normal">                                            </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01440" /><CodeLine lineNumber="1440"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rd = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01441" /><CodeLine lineNumber="1441"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> cmode = fieldFromInstruction(insn, 12, 4);</Highlight></CodeLine>
<Link id="l01442" /><CodeLine lineNumber="1442"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> imm = fieldFromInstruction(insn, 16, 3) &lt;&lt; 5;</Highlight></CodeLine>
<Link id="l01443" /><CodeLine lineNumber="1443"><Highlight kind="normal">  imm |= fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l01444" /><CodeLine lineNumber="1444"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01445" /><CodeLine lineNumber="1445"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AArch64::MOVID)</Highlight></CodeLine>
<Link id="l01446" /><CodeLine lineNumber="1446"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR64RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01447" /><CodeLine lineNumber="1447"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01448" /><CodeLine lineNumber="1448"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01449" /><CodeLine lineNumber="1449"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR128RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01450" /><CodeLine lineNumber="1450"><Highlight kind="normal">                                                                Decoder);</Highlight></CodeLine>
<Link id="l01451" /><CodeLine lineNumber="1451"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01452" /><CodeLine lineNumber="1452"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</Highlight></CodeLine>
<Link id="l01453" /><CodeLine lineNumber="1453"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01454" /><CodeLine lineNumber="1454"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) &#123;</Highlight></CodeLine>
<Link id="l01455" /><CodeLine lineNumber="1455"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01456" /><CodeLine lineNumber="1456"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01457" /><CodeLine lineNumber="1457"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVIv4i16:</Highlight></CodeLine>
<Link id="l01458" /><CodeLine lineNumber="1458"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVIv8i16:</Highlight></CodeLine>
<Link id="l01459" /><CodeLine lineNumber="1459"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MVNIv4i16:</Highlight></CodeLine>
<Link id="l01460" /><CodeLine lineNumber="1460"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MVNIv8i16:</Highlight></CodeLine>
<Link id="l01461" /><CodeLine lineNumber="1461"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVIv2i32:</Highlight></CodeLine>
<Link id="l01462" /><CodeLine lineNumber="1462"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVIv4i32:</Highlight></CodeLine>
<Link id="l01463" /><CodeLine lineNumber="1463"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MVNIv2i32:</Highlight></CodeLine>
<Link id="l01464" /><CodeLine lineNumber="1464"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MVNIv4i32:</Highlight></CodeLine>
<Link id="l01465" /><CodeLine lineNumber="1465"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((cmode &amp; 6) &lt;&lt; 2));</Highlight></CodeLine>
<Link id="l01466" /><CodeLine lineNumber="1466"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01467" /><CodeLine lineNumber="1467"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVIv2s&#95;msl:</Highlight></CodeLine>
<Link id="l01468" /><CodeLine lineNumber="1468"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MOVIv4s&#95;msl:</Highlight></CodeLine>
<Link id="l01469" /><CodeLine lineNumber="1469"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MVNIv2s&#95;msl:</Highlight></CodeLine>
<Link id="l01470" /><CodeLine lineNumber="1470"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::MVNIv4s&#95;msl:</Highlight></CodeLine>
<Link id="l01471" /><CodeLine lineNumber="1471"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((cmode &amp; 1) ? 272 : 0x108));</Highlight></CodeLine>
<Link id="l01472" /><CodeLine lineNumber="1472"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01473" /><CodeLine lineNumber="1473"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01474" /><CodeLine lineNumber="1474"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01475" /><CodeLine lineNumber="1475"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01476" /><CodeLine lineNumber="1476"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01477" /><CodeLine lineNumber="1477"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01478" /><CodeLine lineNumber="1478" lineLink="#afe70774421a4b9960ec659c9c088e2ad"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#afe70774421a4b9960ec659c9c088e2ad">DecodeModImmTiedInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01479" /><CodeLine lineNumber="1479"><Highlight kind="normal">                                                uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01480" /><CodeLine lineNumber="1480"><Highlight kind="normal">                                                </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01481" /><CodeLine lineNumber="1481"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rd = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01482" /><CodeLine lineNumber="1482"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> cmode = fieldFromInstruction(insn, 12, 4);</Highlight></CodeLine>
<Link id="l01483" /><CodeLine lineNumber="1483"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> imm = fieldFromInstruction(insn, 16, 3) &lt;&lt; 5;</Highlight></CodeLine>
<Link id="l01484" /><CodeLine lineNumber="1484"><Highlight kind="normal">  imm |= fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l01485" /><CodeLine lineNumber="1485"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01486" /><CodeLine lineNumber="1486"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Tied operands added twice.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01487" /><CodeLine lineNumber="1487"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR128RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01488" /><CodeLine lineNumber="1488"><Highlight kind="normal">                                                              Decoder);</Highlight></CodeLine>
<Link id="l01489" /><CodeLine lineNumber="1489"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::FPR128RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01490" /><CodeLine lineNumber="1490"><Highlight kind="normal">                                                              Decoder);</Highlight></CodeLine>
<Link id="l01491" /><CodeLine lineNumber="1491"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01492" /><CodeLine lineNumber="1492"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</Highlight></CodeLine>
<Link id="l01493" /><CodeLine lineNumber="1493"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((cmode &amp; 6) &lt;&lt; 2));</Highlight></CodeLine>
<Link id="l01494" /><CodeLine lineNumber="1494"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01495" /><CodeLine lineNumber="1495"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01496" /><CodeLine lineNumber="1496"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01497" /><CodeLine lineNumber="1497"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01498" /><CodeLine lineNumber="1498" lineLink="#adbc1eabc89010cc090b6ee89e7fbb61e"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#adbc1eabc89010cc090b6ee89e7fbb61e">DecodeAdrInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01499" /><CodeLine lineNumber="1499"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01500" /><CodeLine lineNumber="1500"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01501" /><CodeLine lineNumber="1501"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rd = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01502" /><CodeLine lineNumber="1502"><Highlight kind="normal">  int64&#95;t imm = fieldFromInstruction(insn, 5, 19) &lt;&lt; 2;</Highlight></CodeLine>
<Link id="l01503" /><CodeLine lineNumber="1503"><Highlight kind="normal">  imm |= fieldFromInstruction(insn, 29, 2);</Highlight></CodeLine>
<Link id="l01504" /><CodeLine lineNumber="1504"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01505" /><CodeLine lineNumber="1505"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Sign-extend the 21-bit immediate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01506" /><CodeLine lineNumber="1506"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (imm &amp; (1 &lt;&lt; (21 - 1)))</Highlight></CodeLine>
<Link id="l01507" /><CodeLine lineNumber="1507"><Highlight kind="normal">    imm |= ~((1LL &lt;&lt; 21) - 1);</Highlight></CodeLine>
<Link id="l01508" /><CodeLine lineNumber="1508"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01509" /><CodeLine lineNumber="1509"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01510" /><CodeLine lineNumber="1510"><Highlight kind="normal">                                                             Decoder);</Highlight></CodeLine>
<Link id="l01511" /><CodeLine lineNumber="1511"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a495c1c01a620a4f59ff21e667a90c35d">tryAddingSymbolicOperand</a>(Inst, imm, Addr, <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>, 0, 0, 4))</Highlight></CodeLine>
<Link id="l01512" /><CodeLine lineNumber="1512"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</Highlight></CodeLine>
<Link id="l01513" /><CodeLine lineNumber="1513"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01514" /><CodeLine lineNumber="1514"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01515" /><CodeLine lineNumber="1515"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01516" /><CodeLine lineNumber="1516"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01517" /><CodeLine lineNumber="1517" lineLink="#aab4ee70b44f750a7bee01ca637c183e2"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aab4ee70b44f750a7bee01ca637c183e2">DecodeAddSubImmShift</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01518" /><CodeLine lineNumber="1518"><Highlight kind="normal">                                         uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01519" /><CodeLine lineNumber="1519"><Highlight kind="normal">                                         </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01520" /><CodeLine lineNumber="1520"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rd = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01521" /><CodeLine lineNumber="1521"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l01522" /><CodeLine lineNumber="1522"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm = fieldFromInstruction(insn, 10, 14);</Highlight></CodeLine>
<Link id="l01523" /><CodeLine lineNumber="1523"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> S = fieldFromInstruction(insn, 29, 1);</Highlight></CodeLine>
<Link id="l01524" /><CodeLine lineNumber="1524"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Datasize = fieldFromInstruction(insn, 31, 1);</Highlight></CodeLine>
<Link id="l01525" /><CodeLine lineNumber="1525"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01526" /><CodeLine lineNumber="1526"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ShifterVal = (Imm &gt;&gt; 12) &amp; 3;</Highlight></CodeLine>
<Link id="l01527" /><CodeLine lineNumber="1527"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ImmVal = Imm &amp; 0xFFF;</Highlight></CodeLine>
<Link id="l01528" /><CodeLine lineNumber="1528"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01529" /><CodeLine lineNumber="1529"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ShifterVal != 0 &amp;&amp; ShifterVal != 1)</Highlight></CodeLine>
<Link id="l01530" /><CodeLine lineNumber="1530"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01531" /><CodeLine lineNumber="1531"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01532" /><CodeLine lineNumber="1532"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Datasize) &#123;</Highlight></CodeLine>
<Link id="l01533" /><CodeLine lineNumber="1533"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Rd == 31 &amp;&amp; !S)</Highlight></CodeLine>
<Link id="l01534" /><CodeLine lineNumber="1534"><Highlight kind="normal">      <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l01535" /><CodeLine lineNumber="1535"><Highlight kind="normal">          Inst, Rd, Addr, Decoder);</Highlight></CodeLine>
<Link id="l01536" /><CodeLine lineNumber="1536"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01537" /><CodeLine lineNumber="1537"><Highlight kind="normal">      <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01538" /><CodeLine lineNumber="1538"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01539" /><CodeLine lineNumber="1539"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01540" /><CodeLine lineNumber="1540"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01541" /><CodeLine lineNumber="1541"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l01542" /><CodeLine lineNumber="1542"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Rd == 31 &amp;&amp; !S)</Highlight></CodeLine>
<Link id="l01543" /><CodeLine lineNumber="1543"><Highlight kind="normal">      <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32spRegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l01544" /><CodeLine lineNumber="1544"><Highlight kind="normal">          Inst, Rd, Addr, Decoder);</Highlight></CodeLine>
<Link id="l01545" /><CodeLine lineNumber="1545"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01546" /><CodeLine lineNumber="1546"><Highlight kind="normal">      <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rd, Addr,</Highlight></CodeLine>
<Link id="l01547" /><CodeLine lineNumber="1547"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01548" /><CodeLine lineNumber="1548"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01549" /><CodeLine lineNumber="1549"><Highlight kind="normal">                                                                 Decoder);</Highlight></CodeLine>
<Link id="l01550" /><CodeLine lineNumber="1550"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01551" /><CodeLine lineNumber="1551"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01552" /><CodeLine lineNumber="1552"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a495c1c01a620a4f59ff21e667a90c35d">tryAddingSymbolicOperand</a>(Inst, Imm, Addr, <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>, 0, 0, 4))</Highlight></CodeLine>
<Link id="l01553" /><CodeLine lineNumber="1553"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(ImmVal));</Highlight></CodeLine>
<Link id="l01554" /><CodeLine lineNumber="1554"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(12 &#42; ShifterVal));</Highlight></CodeLine>
<Link id="l01555" /><CodeLine lineNumber="1555"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01556" /><CodeLine lineNumber="1556"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01557" /><CodeLine lineNumber="1557"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01558" /><CodeLine lineNumber="1558" lineLink="#a043df6b81de57c6d77e6753487cb9ca9"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a043df6b81de57c6d77e6753487cb9ca9">DecodeUnconditionalBranch</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01559" /><CodeLine lineNumber="1559"><Highlight kind="normal">                                              uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01560" /><CodeLine lineNumber="1560"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01561" /><CodeLine lineNumber="1561"><Highlight kind="normal">  int64&#95;t imm = fieldFromInstruction(insn, 0, 26);</Highlight></CodeLine>
<Link id="l01562" /><CodeLine lineNumber="1562"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01563" /><CodeLine lineNumber="1563"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Sign-extend the 26-bit immediate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01564" /><CodeLine lineNumber="1564"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (imm &amp; (1 &lt;&lt; (26 - 1)))</Highlight></CodeLine>
<Link id="l01565" /><CodeLine lineNumber="1565"><Highlight kind="normal">    imm |= ~((1LL &lt;&lt; 26) - 1);</Highlight></CodeLine>
<Link id="l01566" /><CodeLine lineNumber="1566"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01567" /><CodeLine lineNumber="1567"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a495c1c01a620a4f59ff21e667a90c35d">tryAddingSymbolicOperand</a>(Inst, imm &#42; 4, Addr, </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">, 0, 0, 4))</Highlight></CodeLine>
<Link id="l01568" /><CodeLine lineNumber="1568"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</Highlight></CodeLine>
<Link id="l01569" /><CodeLine lineNumber="1569"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01570" /><CodeLine lineNumber="1570"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01571" /><CodeLine lineNumber="1571"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01572" /><CodeLine lineNumber="1572"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01573" /><CodeLine lineNumber="1573" lineLink="#ad83cfe2c76a385d6890815f7cca85369"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#ad83cfe2c76a385d6890815f7cca85369">isInvalidPState</a>(uint64&#95;t Op1, uint64&#95;t Op2) &#123;</Highlight></CodeLine>
<Link id="l01574" /><CodeLine lineNumber="1574"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Op1 == 0b000 &amp;&amp; (Op2 == 0b000 || </Highlight><Highlight kind="comment">// CFINV</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01575" /><CodeLine lineNumber="1575"><Highlight kind="normal">                          Op2 == 0b001 || </Highlight><Highlight kind="comment">// XAFlag</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01576" /><CodeLine lineNumber="1576"><Highlight kind="normal">                          Op2 == 0b010);  </Highlight><Highlight kind="comment">// AXFlag</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01577" /><CodeLine lineNumber="1577"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01578" /><CodeLine lineNumber="1578"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01579" /><CodeLine lineNumber="1579"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l01580" /><CodeLine lineNumber="1580" lineLink="#a7b91a2080aef66711a9a59c0fc2bc78c"><Highlight kind="normal"><a href="#a7b91a2080aef66711a9a59c0fc2bc78c">DecodeSystemPStateImm0&#95;15Instruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01581" /><CodeLine lineNumber="1581"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01582" /><CodeLine lineNumber="1582"><Highlight kind="normal">  uint64&#95;t op1 = fieldFromInstruction(insn, 16, 3);</Highlight></CodeLine>
<Link id="l01583" /><CodeLine lineNumber="1583"><Highlight kind="normal">  uint64&#95;t op2 = fieldFromInstruction(insn, 5, 3);</Highlight></CodeLine>
<Link id="l01584" /><CodeLine lineNumber="1584"><Highlight kind="normal">  uint64&#95;t imm = fieldFromInstruction(insn, 8, 4);</Highlight></CodeLine>
<Link id="l01585" /><CodeLine lineNumber="1585"><Highlight kind="normal">  uint64&#95;t pstate&#95;field = (op1 &lt;&lt; 3) | op2;</Highlight></CodeLine>
<Link id="l01586" /><CodeLine lineNumber="1586"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01587" /><CodeLine lineNumber="1587"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ad83cfe2c76a385d6890815f7cca85369">isInvalidPState</a>(op1, op2))</Highlight></CodeLine>
<Link id="l01588" /><CodeLine lineNumber="1588"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01589" /><CodeLine lineNumber="1589"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01590" /><CodeLine lineNumber="1590"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(pstate&#95;field));</Highlight></CodeLine>
<Link id="l01591" /><CodeLine lineNumber="1591"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</Highlight></CodeLine>
<Link id="l01592" /><CodeLine lineNumber="1592"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01593" /><CodeLine lineNumber="1593"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> PState = AArch64PState::lookupPStateImm0&#95;15ByEncoding(pstate&#95;field);</Highlight></CodeLine>
<Link id="l01594" /><CodeLine lineNumber="1594"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (PState &amp;&amp;</Highlight></CodeLine>
<Link id="l01595" /><CodeLine lineNumber="1595"><Highlight kind="normal">      PState-&gt;haveFeatures(Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a57b573a66309ec3c072526b51f055be0">getSubtargetInfo</a>().<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()))</Highlight></CodeLine>
<Link id="l01596" /><CodeLine lineNumber="1596"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01597" /><CodeLine lineNumber="1597"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01598" /><CodeLine lineNumber="1598"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01599" /><CodeLine lineNumber="1599"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01600" /><CodeLine lineNumber="1600"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l01601" /><CodeLine lineNumber="1601" lineLink="#a47610006b53563d90c891dbb2f2a21cf"><Highlight kind="normal"><a href="#a47610006b53563d90c891dbb2f2a21cf">DecodeSystemPStateImm0&#95;1Instruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01602" /><CodeLine lineNumber="1602"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01603" /><CodeLine lineNumber="1603"><Highlight kind="normal">  uint64&#95;t op1 = fieldFromInstruction(insn, 16, 3);</Highlight></CodeLine>
<Link id="l01604" /><CodeLine lineNumber="1604"><Highlight kind="normal">  uint64&#95;t op2 = fieldFromInstruction(insn, 5, 3);</Highlight></CodeLine>
<Link id="l01605" /><CodeLine lineNumber="1605"><Highlight kind="normal">  uint64&#95;t crm&#95;high = fieldFromInstruction(insn, 9, 3);</Highlight></CodeLine>
<Link id="l01606" /><CodeLine lineNumber="1606"><Highlight kind="normal">  uint64&#95;t imm = fieldFromInstruction(insn, 8, 1);</Highlight></CodeLine>
<Link id="l01607" /><CodeLine lineNumber="1607"><Highlight kind="normal">  uint64&#95;t pstate&#95;field = (crm&#95;high &lt;&lt; 6) | (op1 &lt;&lt; 3) | op2;</Highlight></CodeLine>
<Link id="l01608" /><CodeLine lineNumber="1608"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01609" /><CodeLine lineNumber="1609"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#ad83cfe2c76a385d6890815f7cca85369">isInvalidPState</a>(op1, op2))</Highlight></CodeLine>
<Link id="l01610" /><CodeLine lineNumber="1610"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01611" /><CodeLine lineNumber="1611"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01612" /><CodeLine lineNumber="1612"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(pstate&#95;field));</Highlight></CodeLine>
<Link id="l01613" /><CodeLine lineNumber="1613"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</Highlight></CodeLine>
<Link id="l01614" /><CodeLine lineNumber="1614"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01615" /><CodeLine lineNumber="1615"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> PState = AArch64PState::lookupPStateImm0&#95;1ByEncoding(pstate&#95;field);</Highlight></CodeLine>
<Link id="l01616" /><CodeLine lineNumber="1616"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (PState &amp;&amp;</Highlight></CodeLine>
<Link id="l01617" /><CodeLine lineNumber="1617"><Highlight kind="normal">      PState-&gt;haveFeatures(Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a57b573a66309ec3c072526b51f055be0">getSubtargetInfo</a>().<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()))</Highlight></CodeLine>
<Link id="l01618" /><CodeLine lineNumber="1618"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01619" /><CodeLine lineNumber="1619"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01620" /><CodeLine lineNumber="1620"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01621" /><CodeLine lineNumber="1621"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01622" /><CodeLine lineNumber="1622" lineLink="#a853a2c1c2fc5c033da682c5cbbcfd522"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a853a2c1c2fc5c033da682c5cbbcfd522">DecodeTestAndBranch</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01623" /><CodeLine lineNumber="1623"><Highlight kind="normal">                                        uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01624" /><CodeLine lineNumber="1624"><Highlight kind="normal">                                        </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01625" /><CodeLine lineNumber="1625"><Highlight kind="normal">  uint64&#95;t Rt = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01626" /><CodeLine lineNumber="1626"><Highlight kind="normal">  uint64&#95;t bit = fieldFromInstruction(insn, 31, 1) &lt;&lt; 5;</Highlight></CodeLine>
<Link id="l01627" /><CodeLine lineNumber="1627"><Highlight kind="normal">  bit |= fieldFromInstruction(insn, 19, 5);</Highlight></CodeLine>
<Link id="l01628" /><CodeLine lineNumber="1628"><Highlight kind="normal">  int64&#95;t dst = fieldFromInstruction(insn, 5, 14);</Highlight></CodeLine>
<Link id="l01629" /><CodeLine lineNumber="1629"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01630" /><CodeLine lineNumber="1630"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Sign-extend 14-bit immediate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01631" /><CodeLine lineNumber="1631"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (dst &amp; (1 &lt;&lt; (14 - 1)))</Highlight></CodeLine>
<Link id="l01632" /><CodeLine lineNumber="1632"><Highlight kind="normal">    dst |= ~((1LL &lt;&lt; 14) - 1);</Highlight></CodeLine>
<Link id="l01633" /><CodeLine lineNumber="1633"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01634" /><CodeLine lineNumber="1634"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (fieldFromInstruction(insn, 31, 1) == 0)</Highlight></CodeLine>
<Link id="l01635" /><CodeLine lineNumber="1635"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01636" /><CodeLine lineNumber="1636"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01637" /><CodeLine lineNumber="1637"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01638" /><CodeLine lineNumber="1638"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01639" /><CodeLine lineNumber="1639"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01640" /><CodeLine lineNumber="1640"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(bit));</Highlight></CodeLine>
<Link id="l01641" /><CodeLine lineNumber="1641"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Decoder-&gt;<a href="/docs/api/classes/llvm/mcdisassembler/#a495c1c01a620a4f59ff21e667a90c35d">tryAddingSymbolicOperand</a>(Inst, dst &#42; 4, Addr, </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">, 0, 0, 4))</Highlight></CodeLine>
<Link id="l01642" /><CodeLine lineNumber="1642"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(dst));</Highlight></CodeLine>
<Link id="l01643" /><CodeLine lineNumber="1643"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01644" /><CodeLine lineNumber="1644"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01645" /><CodeLine lineNumber="1645"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01646" /><CodeLine lineNumber="1646"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01647" /><CodeLine lineNumber="1647"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l01648" /><CodeLine lineNumber="1648" lineLink="#aef924b245b8e7087df6d747fdfd3810d"><Highlight kind="normal"><a href="#aef924b245b8e7087df6d747fdfd3810d">DecodeGPRSeqPairsClassRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegClassID,</Highlight></CodeLine>
<Link id="l01649" /><CodeLine lineNumber="1649"><Highlight kind="normal">                                    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01650" /><CodeLine lineNumber="1650"><Highlight kind="normal">                                    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01651" /><CodeLine lineNumber="1651"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Register number must be even (see CASP instruction)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01652" /><CodeLine lineNumber="1652"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegNo &amp; 0x1)</Highlight></CodeLine>
<Link id="l01653" /><CodeLine lineNumber="1653"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01654" /><CodeLine lineNumber="1654"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01655" /><CodeLine lineNumber="1655"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = AArch64MCRegisterClasses&#91;RegClassID&#93;.getRegister(RegNo / 2);</Highlight></CodeLine>
<Link id="l01656" /><CodeLine lineNumber="1656"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>));</Highlight></CodeLine>
<Link id="l01657" /><CodeLine lineNumber="1657"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01658" /><CodeLine lineNumber="1658"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01659" /><CodeLine lineNumber="1659"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01660" /><CodeLine lineNumber="1660"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l01661" /><CodeLine lineNumber="1661" lineLink="#aa5d14ca92aaaefd51c2e07e386dc3ade"><Highlight kind="normal"><a href="#aa5d14ca92aaaefd51c2e07e386dc3ade">DecodeWSeqPairsClassRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01662" /><CodeLine lineNumber="1662"><Highlight kind="normal">                                  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01663" /><CodeLine lineNumber="1663"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aef924b245b8e7087df6d747fdfd3810d">DecodeGPRSeqPairsClassRegisterClass</a>(</Highlight></CodeLine>
<Link id="l01664" /><CodeLine lineNumber="1664"><Highlight kind="normal">      Inst, AArch64::WSeqPairsClassRegClassID, RegNo, Addr, Decoder);</Highlight></CodeLine>
<Link id="l01665" /><CodeLine lineNumber="1665"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01666" /><CodeLine lineNumber="1666"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01667" /><CodeLine lineNumber="1667"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l01668" /><CodeLine lineNumber="1668" lineLink="#a5123a69920811bcf19eb62e5ede19eda"><Highlight kind="normal"><a href="#a5123a69920811bcf19eb62e5ede19eda">DecodeXSeqPairsClassRegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegNo, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01669" /><CodeLine lineNumber="1669"><Highlight kind="normal">                                  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01670" /><CodeLine lineNumber="1670"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aef924b245b8e7087df6d747fdfd3810d">DecodeGPRSeqPairsClassRegisterClass</a>(</Highlight></CodeLine>
<Link id="l01671" /><CodeLine lineNumber="1671"><Highlight kind="normal">      Inst, AArch64::XSeqPairsClassRegClassID, RegNo, Addr, Decoder);</Highlight></CodeLine>
<Link id="l01672" /><CodeLine lineNumber="1672"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01673" /><CodeLine lineNumber="1673"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01674" /><CodeLine lineNumber="1674" lineLink="#ad5c7a59494e06cea0b126259e25b8402"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ad5c7a59494e06cea0b126259e25b8402">DecodeSyspXzrInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01675" /><CodeLine lineNumber="1675"><Highlight kind="normal">                                             uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01676" /><CodeLine lineNumber="1676"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01677" /><CodeLine lineNumber="1677"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> op1 = fieldFromInstruction(insn, 16, 3);</Highlight></CodeLine>
<Link id="l01678" /><CodeLine lineNumber="1678"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> CRn = fieldFromInstruction(insn, 12, 4);</Highlight></CodeLine>
<Link id="l01679" /><CodeLine lineNumber="1679"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> CRm = fieldFromInstruction(insn, 8, 4);</Highlight></CodeLine>
<Link id="l01680" /><CodeLine lineNumber="1680"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> op2 = fieldFromInstruction(insn, 5, 3);</Highlight></CodeLine>
<Link id="l01681" /><CodeLine lineNumber="1681"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rt = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01682" /><CodeLine lineNumber="1682"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Rt != 0b11111)</Highlight></CodeLine>
<Link id="l01683" /><CodeLine lineNumber="1683"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01684" /><CodeLine lineNumber="1684"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01685" /><CodeLine lineNumber="1685"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(op1));</Highlight></CodeLine>
<Link id="l01686" /><CodeLine lineNumber="1686"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(CRn));</Highlight></CodeLine>
<Link id="l01687" /><CodeLine lineNumber="1687"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(CRm));</Highlight></CodeLine>
<Link id="l01688" /><CodeLine lineNumber="1688"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(op2));</Highlight></CodeLine>
<Link id="l01689" /><CodeLine lineNumber="1689"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rt, Addr,</Highlight></CodeLine>
<Link id="l01690" /><CodeLine lineNumber="1690"><Highlight kind="normal">                                                             Decoder);</Highlight></CodeLine>
<Link id="l01691" /><CodeLine lineNumber="1691"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01692" /><CodeLine lineNumber="1692"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01693" /><CodeLine lineNumber="1693"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01694" /><CodeLine lineNumber="1694"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01695" /><CodeLine lineNumber="1695"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></Highlight></CodeLine>
<Link id="l01696" /><CodeLine lineNumber="1696" lineLink="#a8791e99741e918b4a6dd4de52c238d04"><Highlight kind="normal"><a href="#a8791e99741e918b4a6dd4de52c238d04">DecodeSVELogicalImmInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01697" /><CodeLine lineNumber="1697"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01698" /><CodeLine lineNumber="1698"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Zdn = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01699" /><CodeLine lineNumber="1699"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> imm = fieldFromInstruction(insn, 5, 13);</Highlight></CodeLine>
<Link id="l01700" /><CodeLine lineNumber="1700"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/namespaces/llvm/aarch64-am/#a0a33ab78776cbb20a7b285e6f165888c">AArch64&#95;AM::isValidDecodeLogicalImmediate</a>(imm, 64))</Highlight></CodeLine>
<Link id="l01701" /><CodeLine lineNumber="1701"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01702" /><CodeLine lineNumber="1702"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01703" /><CodeLine lineNumber="1703"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The same (tied) operand is added twice to the instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01704" /><CodeLine lineNumber="1704"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::ZPRRegClassID, 0, 32&gt;</a>(Inst, Zdn, Addr,</Highlight></CodeLine>
<Link id="l01705" /><CodeLine lineNumber="1705"><Highlight kind="normal">                                                           Decoder);</Highlight></CodeLine>
<Link id="l01706" /><CodeLine lineNumber="1706"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() != AArch64::DUPM&#95;ZI)</Highlight></CodeLine>
<Link id="l01707" /><CodeLine lineNumber="1707"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::ZPRRegClassID, 0, 32&gt;</a>(Inst, Zdn, Addr,</Highlight></CodeLine>
<Link id="l01708" /><CodeLine lineNumber="1708"><Highlight kind="normal">                                                             Decoder);</Highlight></CodeLine>
<Link id="l01709" /><CodeLine lineNumber="1709"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(imm));</Highlight></CodeLine>
<Link id="l01710" /><CodeLine lineNumber="1710"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01711" /><CodeLine lineNumber="1711"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01712" /><CodeLine lineNumber="1712"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01713" /><CodeLine lineNumber="1713"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> Bits&gt;</Highlight></CodeLine>
<Link id="l01714" /><CodeLine lineNumber="1714" lineLink="#a6eaaa7135c4d4d1336c04d5c53b31c53"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a6eaaa7135c4d4d1336c04d5c53b31c53">DecodeSImm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint64&#95;t Imm, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l01715" /><CodeLine lineNumber="1715"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01716" /><CodeLine lineNumber="1716"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Imm &amp; ~((1LL &lt;&lt; Bits) - 1))</Highlight></CodeLine>
<Link id="l01717" /><CodeLine lineNumber="1717"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01718" /><CodeLine lineNumber="1718"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01719" /><CodeLine lineNumber="1719"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Imm is a signed immediate, so sign extend it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01720" /><CodeLine lineNumber="1720"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Imm &amp; (1 &lt;&lt; (Bits - 1)))</Highlight></CodeLine>
<Link id="l01721" /><CodeLine lineNumber="1721"><Highlight kind="normal">    Imm |= ~((1LL &lt;&lt; Bits) - 1);</Highlight></CodeLine>
<Link id="l01722" /><CodeLine lineNumber="1722"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01723" /><CodeLine lineNumber="1723"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</Highlight></CodeLine>
<Link id="l01724" /><CodeLine lineNumber="1724"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01725" /><CodeLine lineNumber="1725"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01726" /><CodeLine lineNumber="1726"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01727" /><CodeLine lineNumber="1727"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Decode 8-bit signed/unsigned immediate for a given element width.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01728" /><CodeLine lineNumber="1728"><Highlight kind="normal"></Highlight><Highlight kind="keyword">template</Highlight><Highlight kind="normal"> &lt;</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> ElementW</Highlight><Highlight kind="keywordtype">id</Highlight><Highlight kind="normal">th&gt;</Highlight></CodeLine>
<Link id="l01729" /><CodeLine lineNumber="1729" lineLink="#ae3b01de5051d0d08887e950b27fa6f2b"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ae3b01de5051d0d08887e950b27fa6f2b">DecodeImm8OptLsl</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01730" /><CodeLine lineNumber="1730"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01731" /><CodeLine lineNumber="1731"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Val = (uint8&#95;t)Imm;</Highlight></CodeLine>
<Link id="l01732" /><CodeLine lineNumber="1732"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Shift = (Imm &amp; 0x100) ? 8 : 0;</Highlight></CodeLine>
<Link id="l01733" /><CodeLine lineNumber="1733"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ElementWidth == 8 &amp;&amp; Shift)</Highlight></CodeLine>
<Link id="l01734" /><CodeLine lineNumber="1734"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01735" /><CodeLine lineNumber="1735"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Val));</Highlight></CodeLine>
<Link id="l01736" /><CodeLine lineNumber="1736"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Shift));</Highlight></CodeLine>
<Link id="l01737" /><CodeLine lineNumber="1737"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01738" /><CodeLine lineNumber="1738"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01739" /><CodeLine lineNumber="1739"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01740" /><CodeLine lineNumber="1740"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Decode uimm4 ranged from 1-16.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01741" /><CodeLine lineNumber="1741" lineLink="#a80adcf933fbb41ac1f7bbf1bb0395c9d"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a80adcf933fbb41ac1f7bbf1bb0395c9d">DecodeSVEIncDecImm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm,</Highlight></CodeLine>
<Link id="l01742" /><CodeLine lineNumber="1742"><Highlight kind="normal">                                       uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01743" /><CodeLine lineNumber="1743"><Highlight kind="normal">                                       </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01744" /><CodeLine lineNumber="1744"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm + 1));</Highlight></CodeLine>
<Link id="l01745" /><CodeLine lineNumber="1745"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01746" /><CodeLine lineNumber="1746"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01747" /><CodeLine lineNumber="1747"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01748" /><CodeLine lineNumber="1748" lineLink="#aa4f2d6ca385a9cc2845fd4c4083d2034"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aa4f2d6ca385a9cc2845fd4c4083d2034">DecodeSVCROp</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Imm, uint64&#95;t <a href="/docs/api/files/lib/lib/target/lib/target/spirv/spirvemitnonsemanticdi-cpp/#ac168ee0c965117536e841dd35a716d36a43f2a8aab5cba317e9ad9fe8589df00a">Address</a>,</Highlight></CodeLine>
<Link id="l01749" /><CodeLine lineNumber="1749"><Highlight kind="normal">                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01750" /><CodeLine lineNumber="1750"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (AArch64SVCR::lookupSVCRByEncoding(Imm)) &#123;</Highlight></CodeLine>
<Link id="l01751" /><CodeLine lineNumber="1751"><Highlight kind="normal">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</Highlight></CodeLine>
<Link id="l01752" /><CodeLine lineNumber="1752"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01753" /><CodeLine lineNumber="1753"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01754" /><CodeLine lineNumber="1754"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01755" /><CodeLine lineNumber="1755"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01756" /><CodeLine lineNumber="1756"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01757" /><CodeLine lineNumber="1757" lineLink="#a1d87802a308ab06cb47bd907006733cd"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a1d87802a308ab06cb47bd907006733cd">DecodeCPYMemOpInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01758" /><CodeLine lineNumber="1758"><Highlight kind="normal">                                              uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01759" /><CodeLine lineNumber="1759"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01760" /><CodeLine lineNumber="1760"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rd = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01761" /><CodeLine lineNumber="1761"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rs = fieldFromInstruction(insn, 16, 5);</Highlight></CodeLine>
<Link id="l01762" /><CodeLine lineNumber="1762"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l01763" /><CodeLine lineNumber="1763"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01764" /><CodeLine lineNumber="1764"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// None of the registers may alias: if they do, then the instruction is not</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01765" /><CodeLine lineNumber="1765"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// merely unpredictable but actually entirely unallocated.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01766" /><CodeLine lineNumber="1766"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Rd == Rs || Rs == Rn || Rd == Rn)</Highlight></CodeLine>
<Link id="l01767" /><CodeLine lineNumber="1767"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l01768" /><CodeLine lineNumber="1768"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01769" /><CodeLine lineNumber="1769"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// All three register operands are written back, so they all appear</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01770" /><CodeLine lineNumber="1770"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// twice in the operand list, once as outputs and once as inputs.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01771" /><CodeLine lineNumber="1771"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64commonRegClassID, 0, 31&gt;</a>(</Highlight></CodeLine>
<Link id="l01772" /><CodeLine lineNumber="1772"><Highlight kind="normal">          Inst, Rd, Addr, Decoder) ||</Highlight></CodeLine>
<Link id="l01773" /><CodeLine lineNumber="1773"><Highlight kind="normal">      !<a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64commonRegClassID, 0, 31&gt;</a>(</Highlight></CodeLine>
<Link id="l01774" /><CodeLine lineNumber="1774"><Highlight kind="normal">          Inst, Rs, Addr, Decoder) ||</Highlight></CodeLine>
<Link id="l01775" /><CodeLine lineNumber="1775"><Highlight kind="normal">      !<a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l01776" /><CodeLine lineNumber="1776"><Highlight kind="normal">          Inst, Rn, Addr, Decoder) ||</Highlight></CodeLine>
<Link id="l01777" /><CodeLine lineNumber="1777"><Highlight kind="normal">      !<a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64commonRegClassID, 0, 31&gt;</a>(</Highlight></CodeLine>
<Link id="l01778" /><CodeLine lineNumber="1778"><Highlight kind="normal">          Inst, Rd, Addr, Decoder) ||</Highlight></CodeLine>
<Link id="l01779" /><CodeLine lineNumber="1779"><Highlight kind="normal">      !<a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64commonRegClassID, 0, 31&gt;</a>(</Highlight></CodeLine>
<Link id="l01780" /><CodeLine lineNumber="1780"><Highlight kind="normal">          Inst, Rs, Addr, Decoder) ||</Highlight></CodeLine>
<Link id="l01781" /><CodeLine lineNumber="1781"><Highlight kind="normal">      !<a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l01782" /><CodeLine lineNumber="1782"><Highlight kind="normal">          Inst, Rn, Addr, Decoder))</Highlight></CodeLine>
<Link id="l01783" /><CodeLine lineNumber="1783"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l01784" /><CodeLine lineNumber="1784"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01785" /><CodeLine lineNumber="1785"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l01786" /><CodeLine lineNumber="1786"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01787" /><CodeLine lineNumber="1787"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01788" /><CodeLine lineNumber="1788" lineLink="#abde2c899c95ba6b3d6cbf9ac4482b8e8"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#abde2c899c95ba6b3d6cbf9ac4482b8e8">DecodeSETMemOpInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01789" /><CodeLine lineNumber="1789"><Highlight kind="normal">                                              uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01790" /><CodeLine lineNumber="1790"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01791" /><CodeLine lineNumber="1791"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rd = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01792" /><CodeLine lineNumber="1792"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rm = fieldFromInstruction(insn, 16, 5);</Highlight></CodeLine>
<Link id="l01793" /><CodeLine lineNumber="1793"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l01794" /><CodeLine lineNumber="1794"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01795" /><CodeLine lineNumber="1795"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// None of the registers may alias: if they do, then the instruction is not</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01796" /><CodeLine lineNumber="1796"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// merely unpredictable but actually entirely unallocated.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01797" /><CodeLine lineNumber="1797"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Rd == Rm || Rm == Rn || Rd == Rn)</Highlight></CodeLine>
<Link id="l01798" /><CodeLine lineNumber="1798"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l01799" /><CodeLine lineNumber="1799"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01800" /><CodeLine lineNumber="1800"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Rd and Rn (not Rm) register operands are written back, so they appear</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01801" /><CodeLine lineNumber="1801"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// twice in the operand list, once as outputs and once as inputs.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01802" /><CodeLine lineNumber="1802"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64commonRegClassID, 0, 31&gt;</a>(</Highlight></CodeLine>
<Link id="l01803" /><CodeLine lineNumber="1803"><Highlight kind="normal">          Inst, Rd, Addr, Decoder) ||</Highlight></CodeLine>
<Link id="l01804" /><CodeLine lineNumber="1804"><Highlight kind="normal">      !<a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l01805" /><CodeLine lineNumber="1805"><Highlight kind="normal">          Inst, Rn, Addr, Decoder) ||</Highlight></CodeLine>
<Link id="l01806" /><CodeLine lineNumber="1806"><Highlight kind="normal">      !<a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64commonRegClassID, 0, 31&gt;</a>(</Highlight></CodeLine>
<Link id="l01807" /><CodeLine lineNumber="1807"><Highlight kind="normal">          Inst, Rd, Addr, Decoder) ||</Highlight></CodeLine>
<Link id="l01808" /><CodeLine lineNumber="1808"><Highlight kind="normal">      !<a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l01809" /><CodeLine lineNumber="1809"><Highlight kind="normal">          Inst, Rn, Addr, Decoder) ||</Highlight></CodeLine>
<Link id="l01810" /><CodeLine lineNumber="1810"><Highlight kind="normal">      !<a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(</Highlight></CodeLine>
<Link id="l01811" /><CodeLine lineNumber="1811"><Highlight kind="normal">          Inst, Rm, Addr, Decoder))</Highlight></CodeLine>
<Link id="l01812" /><CodeLine lineNumber="1812"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</Highlight></CodeLine>
<Link id="l01813" /><CodeLine lineNumber="1813"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01814" /><CodeLine lineNumber="1814"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</Highlight></CodeLine>
<Link id="l01815" /><CodeLine lineNumber="1815"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l01816" /><CodeLine lineNumber="1816"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01817" /><CodeLine lineNumber="1817" lineLink="#adf13850bfdcd4986cc6b21f227468936"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#adf13850bfdcd4986cc6b21f227468936">DecodePRFMRegInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint32&#95;t insn,</Highlight></CodeLine>
<Link id="l01818" /><CodeLine lineNumber="1818"><Highlight kind="normal">                                             uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l01819" /><CodeLine lineNumber="1819"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</Highlight></CodeLine>
<Link id="l01820" /><CodeLine lineNumber="1820"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// PRFM with Rt = &#39;11xxx&#39; should be decoded as RPRFM.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01821" /><CodeLine lineNumber="1821"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Fail to decode and defer to fallback decoder table to decode RPRFM.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01822" /><CodeLine lineNumber="1822"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Mask = 0x18;</Highlight></CodeLine>
<Link id="l01823" /><CodeLine lineNumber="1823"><Highlight kind="normal">  uint64&#95;t Rt = fieldFromInstruction(insn, 0, 5);</Highlight></CodeLine>
<Link id="l01824" /><CodeLine lineNumber="1824"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((Rt &amp; Mask) == Mask)</Highlight></CodeLine>
<Link id="l01825" /><CodeLine lineNumber="1825"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01826" /><CodeLine lineNumber="1826"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01827" /><CodeLine lineNumber="1827"><Highlight kind="normal">  uint64&#95;t Rn = fieldFromInstruction(insn, 5, 5);</Highlight></CodeLine>
<Link id="l01828" /><CodeLine lineNumber="1828"><Highlight kind="normal">  uint64&#95;t Shift = fieldFromInstruction(insn, 12, 1);</Highlight></CodeLine>
<Link id="l01829" /><CodeLine lineNumber="1829"><Highlight kind="normal">  uint64&#95;t Extend = fieldFromInstruction(insn, 15, 1);</Highlight></CodeLine>
<Link id="l01830" /><CodeLine lineNumber="1830"><Highlight kind="normal">  uint64&#95;t Rm = fieldFromInstruction(insn, 16, 5);</Highlight></CodeLine>
<Link id="l01831" /><CodeLine lineNumber="1831"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01832" /><CodeLine lineNumber="1832"><Highlight kind="normal">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Rt));</Highlight></CodeLine>
<Link id="l01833" /><CodeLine lineNumber="1833"><Highlight kind="normal">  <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64spRegClassID, 0, 32&gt;</a>(Inst, Rn, Addr,</Highlight></CodeLine>
<Link id="l01834" /><CodeLine lineNumber="1834"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01835" /><CodeLine lineNumber="1835"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01836" /><CodeLine lineNumber="1836"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) &#123;</Highlight></CodeLine>
<Link id="l01837" /><CodeLine lineNumber="1837"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l01838" /><CodeLine lineNumber="1838"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</Highlight></CodeLine>
<Link id="l01839" /><CodeLine lineNumber="1839"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::PRFMroW:</Highlight></CodeLine>
<Link id="l01840" /><CodeLine lineNumber="1840"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR32RegClassID, 0, 32&gt;</a>(Inst, Rm, Addr,</Highlight></CodeLine>
<Link id="l01841" /><CodeLine lineNumber="1841"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01842" /><CodeLine lineNumber="1842"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01843" /><CodeLine lineNumber="1843"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AArch64::PRFMroX:</Highlight></CodeLine>
<Link id="l01844" /><CodeLine lineNumber="1844"><Highlight kind="normal">    <a href="#ad9f65cebca060e894d0162012d4e6806">DecodeSimpleRegisterClass&lt;AArch64::GPR64RegClassID, 0, 32&gt;</a>(Inst, Rm, Addr,</Highlight></CodeLine>
<Link id="l01845" /><CodeLine lineNumber="1845"><Highlight kind="normal">                                                               Decoder);</Highlight></CodeLine>
<Link id="l01846" /><CodeLine lineNumber="1846"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l01847" /><CodeLine lineNumber="1847"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l01848" /><CodeLine lineNumber="1848"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01849" /><CodeLine lineNumber="1849"><Highlight kind="normal">  <a href="#ac78415ed431af9ea8e86360f6ae47a94">DecodeMemExtend</a>(Inst, (Extend &lt;&lt; 1) | Shift, Addr, Decoder);</Highlight></CodeLine>
<Link id="l01850" /><CodeLine lineNumber="1850"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l01851" /><CodeLine lineNumber="1851"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#abdb086b34295fb7aa09493c62d798465">Success</a>;</Highlight></CodeLine>
<Link id="l01852" /><CodeLine lineNumber="1852"><Highlight kind="normal">&#125;</Highlight></CodeLine>

</ProgramListing>


</DoxygenPage>
