Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 26 08:00:36 2017
| Host         : PC-32 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            5 |
| No           | No                    | Yes                    |              72 |           35 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              23 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------------------------------+------------------+------------------+----------------+
|          Clock Signal         |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------+---------------------------------------------------+------------------+------------------+----------------+
|  _display/clk_divider_reg[15] |                                                   | _rst_1p/rst_1p   |                1 |              3 |
|  clk_IBUF_BUFG                | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF         |                2 |              4 |
|  _clk_16/curr_num_reg[0]      |                                                   |                  |                1 |              6 |
|  clk_IBUF_BUFG                | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG                | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF         |                4 |             11 |
|  _clk_16/curr_num_reg[0]      |                                                   | _rst_1p/rst_1p   |                4 |             16 |
|  clk_IBUF_BUFG                |                                                   |                  |                4 |             16 |
|  clk_IBUF_BUFG                |                                                   | rst_IBUF         |               30 |             53 |
+-------------------------------+---------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 8      |                     1 |
| 11     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


