
*** Running vivado
    with args -log nbit.vds -m64 -mode batch -messageDb vivado.pb -notrace -source nbit.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source nbit.tcl -notrace
Command: synth_design -top nbit -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 452.863 ; gain = 281.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nbit' [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/nbit.vhd:17]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fourbitcomparetor' declared at 'D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/fourbitcomparetor.vhd:34' bound to instance 'm' of component 'fourbitcomparetor' [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/nbit.vhd:36]
INFO: [Synth 8-638] synthesizing module 'fourbitcomparetor' [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/fourbitcomparetor.vhd:47]
INFO: [Synth 8-3491] module 'onebitcomparetor' declared at 'D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/onebitcomparetor.vhd:34' bound to instance 'u1' of component 'onebitcomparetor' [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/fourbitcomparetor.vhd:62]
INFO: [Synth 8-638] synthesizing module 'onebitcomparetor' [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/onebitcomparetor.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'onebitcomparetor' (1#1) [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/onebitcomparetor.vhd:45]
INFO: [Synth 8-3491] module 'onebitcomparetor' declared at 'D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/onebitcomparetor.vhd:34' bound to instance 'u2' of component 'onebitcomparetor' [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/fourbitcomparetor.vhd:63]
INFO: [Synth 8-3491] module 'onebitcomparetor' declared at 'D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/onebitcomparetor.vhd:34' bound to instance 'u3' of component 'onebitcomparetor' [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/fourbitcomparetor.vhd:64]
INFO: [Synth 8-3491] module 'onebitcomparetor' declared at 'D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/onebitcomparetor.vhd:34' bound to instance 'u4' of component 'onebitcomparetor' [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/fourbitcomparetor.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'fourbitcomparetor' (2#1) [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/fourbitcomparetor.vhd:47]
INFO: [Synth 8-3491] module 'fourbitcomparetor' declared at 'D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/fourbitcomparetor.vhd:34' bound to instance 'm' of component 'fourbitcomparetor' [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/nbit.vhd:36]
INFO: [Synth 8-3491] module 'fourbitcomparetor' declared at 'D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/fourbitcomparetor.vhd:34' bound to instance 'm' of component 'fourbitcomparetor' [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/nbit.vhd:36]
INFO: [Synth 8-3491] module 'fourbitcomparetor' declared at 'D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/fourbitcomparetor.vhd:34' bound to instance 'm' of component 'fourbitcomparetor' [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/nbit.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'nbit' (3#1) [D:/6term/FPGA/hw2/project_1/project_1.srcs/sources_1/new/nbit.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 452.863 ; gain = 281.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 452.863 ; gain = 281.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 452.863 ; gain = 281.371
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 452.863 ; gain = 281.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 704.316 ; gain = 532.824

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 704.316 ; gain = 532.824

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 704.316 ; gain = 532.824

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     3|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 704.316 ; gain = 532.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 704.316 ; gain = 251.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 704.316 ; gain = 532.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 809.734 ; gain = 604.980
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 809.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 08 11:28:24 2018...
