{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 17:42:14 2007 " "Info: Processing started: Mon Nov 26 17:42:14 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off swankmania_HDL -c swankmania_HDL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off swankmania_HDL -c swankmania_HDL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ioGPIO0\[19\] " "Info: Assuming node \"ioGPIO0\[19\]\" is an undefined clock" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[19\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 " "Info: Detected ripple clock \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8\" as buffer" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK " "Info: Detected ripple clock \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK\" as buffer" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\] register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 59.779 ns " "Info: Slack time is 59.779 ns for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\]\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "367.51 MHz 2.721 ns " "Info: Fmax is 367.51 MHz (period= 2.721 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "62.286 ns + Largest register register " "Info: + Largest register to register requirement is 62.286 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "62.500 ns + " "Info: + Setup relationship between source and destination is 62.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 62.500 ns " "Info: + Latch edge is 62.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 7.375 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 7.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X31_Y19_N19 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y19_N19; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 4.181 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X30_Y19_N23 4 " "Info: 4: + IC(0.473 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.000 ns) 5.803 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G12 20 " "Info: 5: + IC(1.622 ns) + CELL(0.000 ns) = 5.803 ns; Loc. = CLKCTRL_G12; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.375 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 6 REG LCFF_X64_Y15_N1 2 " "Info: 6: + IC(1.035 ns) + CELL(0.537 ns) = 7.375 ns; Loc. = LCFF_X64_Y15_N1; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 28.62 % ) " "Info: Total cell delay = 2.111 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 71.38 % ) " "Info: Total interconnect delay = 5.264 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 7.375 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 7.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X31_Y19_N19 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y19_N19; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 4.181 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X30_Y19_N23 4 " "Info: 4: + IC(0.473 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.000 ns) 5.803 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G12 20 " "Info: 5: + IC(1.622 ns) + CELL(0.000 ns) = 5.803 ns; Loc. = CLKCTRL_G12; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.375 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\] 6 REG LCFF_X62_Y15_N31 4 " "Info: 6: + IC(1.035 ns) + CELL(0.537 ns) = 7.375 ns; Loc. = LCFF_X62_Y15_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 28.62 % ) " "Info: Total cell delay = 2.111 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 71.38 % ) " "Info: Total interconnect delay = 5.264 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.507 ns - Longest register register " "Info: - Longest register to register delay is 2.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\] 1 REG LCFF_X62_Y15_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y15_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.398 ns) 0.880 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~139 2 COMB LCCOMB_X63_Y15_N4 4 " "Info: 2: + IC(0.482 ns) + CELL(0.398 ns) = 0.880 ns; Loc. = LCCOMB_X63_Y15_N4; Fanout = 4; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.275 ns) 1.437 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~141 3 COMB LCCOMB_X63_Y15_N2 8 " "Info: 3: + IC(0.282 ns) + CELL(0.275 ns) = 1.437 ns; Loc. = LCCOMB_X63_Y15_N2; Fanout = 8; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~141'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.660 ns) 2.507 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 4 REG LCFF_X64_Y15_N1 2 " "Info: 4: + IC(0.410 ns) + CELL(0.660 ns) = 2.507 ns; Loc. = LCFF_X64_Y15_N1; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.333 ns ( 53.17 % ) " "Info: Total cell delay = 1.333 ns ( 53.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.174 ns ( 46.83 % ) " "Info: Total interconnect delay = 1.174 ns ( 46.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.507 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 0.482ns 0.282ns 0.410ns } { 0.000ns 0.398ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.507 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~139 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 0.482ns 0.282ns 0.410ns } { 0.000ns 0.398ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a 482 ps " "Info: Slack time is 482 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.027 ns + Largest register register " "Info: + Largest register to register requirement is 1.027 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.500 ns + " "Info: + Setup relationship between source and destination is 2.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.500 ns " "Info: + Latch edge is 2.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.259 ns + Largest " "Info: + Largest clock skew is -1.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 0.314 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 0.314 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1  -2.358 ns + Early " "Info: + Early clock latency of clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1724 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 1724; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 0.314 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a 3 REG LCFF_X30_Y19_N19 1 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 0.314 ns; Loc. = LCFF_X30_Y19_N19; Fanout = 1; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.135 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 1.573 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 1.573 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0  -2.358 ns + Late " "Info: + Late clock latency of clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "-2.358 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 0.563 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X31_Y19_N19 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 0.563 ns; Loc. = LCFF_X31_Y19_N19; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.537 ns) 1.573 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X30_Y19_N23 4 " "Info: 4: + IC(0.473 ns) + CELL(0.537 ns) = 1.573 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 33.68 % ) " "Info: Total cell delay = 1.324 ns ( 33.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.607 ns ( 66.32 % ) " "Info: Total interconnect delay = 2.607 ns ( 66.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} } { 0.000ns 1.091ns 1.043ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} } { 0.000ns 1.091ns 1.043ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} } { 0.000ns 1.091ns 1.043ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.545 ns - Longest register register " "Info: - Longest register to register delay is 0.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 1 REG LCFF_X30_Y19_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.149 ns) 0.461 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a~feeder 2 COMB LCCOMB_X30_Y19_N18 1 " "Info: 2: + IC(0.312 ns) + CELL(0.149 ns) = 0.461 ns; Loc. = LCCOMB_X30_Y19_N18; Fanout = 1; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.545 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a 3 REG LCFF_X30_Y19_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X30_Y19_N19; Fanout = 1; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 42.75 % ) " "Info: Total cell delay = 0.233 ns ( 42.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.25 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.314 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.573 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} } { 0.000ns 1.091ns 1.043ns 0.473ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a~feeder {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iClk50 " "Info: No valid register-to-register data paths exist for clock \"iClk50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ioGPIO0\[19\] register ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\] register ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg 196.0 MHz 5.102 ns Internal " "Info: Clock \"ioGPIO0\[19\]\" has Internal fmax of 196.0 MHz between source register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\]\" and destination register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg\" (period= 5.102 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns + Longest register register " "Info: + Longest register to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\] 1 REG LCFF_X64_Y26_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y26_N13; Fanout = 8; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] } "NODE_NAME" } } { "db/a_graycounter_d2c.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_d2c.tdf" 94 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.393 ns) 2.474 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~80 2 COMB LCCOMB_X54_Y26_N10 1 " "Info: 2: + IC(2.081 ns) + CELL(0.393 ns) = 2.474 ns; Loc. = LCCOMB_X54_Y26_N10; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~80'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 } "NODE_NAME" } } { "db/mux_1u7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/mux_1u7.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.868 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~81 3 COMB LCCOMB_X54_Y26_N24 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 2.868 ns; Loc. = LCCOMB_X54_Y26_N24; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~81'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 } "NODE_NAME" } } { "db/mux_1u7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/mux_1u7.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.271 ns) 4.019 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~82 4 COMB LCCOMB_X59_Y26_N22 1 " "Info: 4: + IC(0.880 ns) + CELL(0.271 ns) = 4.019 ns; Loc. = LCCOMB_X59_Y26_N22; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|mux_1u7:wrfull_eq_comp_lsb_mux\|result_node\[0\]~82'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 } "NODE_NAME" } } { "db/mux_1u7.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/mux_1u7.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.149 ns) 4.816 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg~feeder 5 COMB LCCOMB_X61_Y26_N4 1 " "Info: 5: + IC(0.648 ns) + CELL(0.149 ns) = 4.816 ns; Loc. = LCCOMB_X61_Y26_N4; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder } "NODE_NAME" } } { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.900 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg 6 REG LCFF_X61_Y26_N5 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.900 ns; Loc. = LCFF_X61_Y26_N5; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.047 ns ( 21.37 % ) " "Info: Total cell delay = 1.047 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.853 ns ( 78.63 % ) " "Info: Total interconnect delay = 3.853 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 2.081ns 0.244ns 0.880ns 0.648ns 0.000ns } { 0.000ns 0.393ns 0.150ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns - Smallest " "Info: - Smallest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] destination 2.350 ns + Shortest register " "Info: + Shortest clock path from clock \"ioGPIO0\[19\]\" to destination register is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.537 ns) 2.350 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg 3 REG LCFF_X61_Y26_N5 3 " "Info: 3: + IC(0.961 ns) + CELL(0.537 ns) = 2.350 ns; Loc. = LCFF_X61_Y26_N5; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|wrfull_eq_comp_lsb_mux_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 59.11 % ) " "Info: Total cell delay = 1.389 ns ( 59.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.961 ns ( 40.89 % ) " "Info: Total interconnect delay = 0.961 ns ( 40.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 0.000ns 0.961ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] source 2.338 ns - Longest register " "Info: - Longest clock path from clock \"ioGPIO0\[19\]\" to source register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.537 ns) 2.338 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\] 3 REG LCFF_X64_Y26_N13 8 " "Info: 3: + IC(0.949 ns) + CELL(0.537 ns) = 2.338 ns; Loc. = LCFF_X64_Y26_N13; Fanout = 8; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_graycounter_d2c:wrptr_gp\|counter_ffa\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] } "NODE_NAME" } } { "db/a_graycounter_d2c.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_d2c.tdf" 94 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 59.41 % ) " "Info: Total cell delay = 1.389 ns ( 59.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.949 ns ( 40.59 % ) " "Info: Total interconnect delay = 0.949 ns ( 40.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] {} } { 0.000ns 0.000ns 0.949ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 0.000ns 0.961ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] {} } { 0.000ns 0.000ns 0.949ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/a_graycounter_d2c.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_graycounter_d2c.tdf" 94 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/dcfifo_k1j1.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dcfifo_k1j1.tdf" 77 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~80 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~81 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg~feeder {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 2.081ns 0.244ns 0.880ns 0.648ns 0.000ns } { 0.000ns 0.393ns 0.150ns 0.271ns 0.149ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg {} } { 0.000ns 0.000ns 0.961ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0] {} } { 0.000ns 0.000ns 0.949ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 1 REG LCFF_X64_Y15_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y15_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt~1484 2 COMB LCCOMB_X64_Y15_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y15_N26; Fanout = 1; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt~1484'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 3 REG LCFF_X64_Y15_N27 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y15_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 7.375 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 7.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X31_Y19_N19 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y19_N19; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 4.181 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X30_Y19_N23 4 " "Info: 4: + IC(0.473 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.000 ns) 5.803 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G12 20 " "Info: 5: + IC(1.622 ns) + CELL(0.000 ns) = 5.803 ns; Loc. = CLKCTRL_G12; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.375 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 6 REG LCFF_X64_Y15_N27 6 " "Info: 6: + IC(1.035 ns) + CELL(0.537 ns) = 7.375 ns; Loc. = LCFF_X64_Y15_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 28.62 % ) " "Info: Total cell delay = 2.111 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 71.38 % ) " "Info: Total interconnect delay = 5.264 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 7.375 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 7.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.787 ns) 2.921 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X31_Y19_N19 2 " "Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y19_N19; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 4.181 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X30_Y19_N23 4 " "Info: 4: + IC(0.473 ns) + CELL(0.787 ns) = 4.181 ns; Loc. = LCFF_X30_Y19_N23; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.000 ns) 5.803 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G12 20 " "Info: 5: + IC(1.622 ns) + CELL(0.000 ns) = 5.803 ns; Loc. = CLKCTRL_G12; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.375 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 6 REG LCFF_X64_Y15_N27 6 " "Info: 6: + IC(1.035 ns) + CELL(0.537 ns) = 7.375 ns; Loc. = LCFF_X64_Y15_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 28.62 % ) " "Info: Total cell delay = 2.111 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 71.38 % ) " "Info: Total interconnect delay = 5.264 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.375 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.043ns 0.473ns 1.622ns 1.035ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register ComCtrl:ComCtrl0\|_FullPersistent register ComCtrl:ComCtrl0\|_FullPersistent 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"ComCtrl:ComCtrl0\|_FullPersistent\" and destination register \"ComCtrl:ComCtrl0\|_FullPersistent\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ComCtrl:ComCtrl0\|_FullPersistent 1 REG LCFF_X60_Y26_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y26_N19; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ComCtrl:ComCtrl0\|_FullPersistent~37 2 COMB LCCOMB_X60_Y26_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X60_Y26_N18; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|_FullPersistent~37'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~37 } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X60_Y26_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X60_Y26_N19; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ComCtrl:ComCtrl0|_FullPersistent~37 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~37 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent {} ComCtrl:ComCtrl0|_FullPersistent~37 {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.632 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1724 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1724; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.632 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X60_Y26_N19 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X60_Y26_N19; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.632 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1724 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1724; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.632 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X60_Y26_N19 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X60_Y26_N19; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 95 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~37 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent {} ComCtrl:ComCtrl0|_FullPersistent~37 {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\] iButton_\[1\] iClk50 11.394 ns register " "Info: tsu for register \"ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\]\" (data pin = \"iButton_\[1\]\", clock pin = \"iClk50\") is 11.394 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.744 ns + Longest pin register " "Info: + Longest pin to register delay is 11.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iButton_\[1\] 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'iButton_\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { iButton_[1] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.198 ns) + CELL(0.437 ns) 6.477 ns ComCtrl:ComCtrl0\|always1~271 2 COMB LCCOMB_X53_Y24_N16 1 " "Info: 2: + IC(5.198 ns) + CELL(0.437 ns) = 6.477 ns; Loc. = LCCOMB_X53_Y24_N16; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|always1~271'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.635 ns" { iButton_[1] ComCtrl:ComCtrl0|always1~271 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.150 ns) 8.100 ns ComCtrl:ComCtrl0\|always1~272 3 COMB LCCOMB_X30_Y20_N16 1 " "Info: 3: + IC(1.473 ns) + CELL(0.150 ns) = 8.100 ns; Loc. = LCCOMB_X30_Y20_N16; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|always1~272'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { ComCtrl:ComCtrl0|always1~271 ComCtrl:ComCtrl0|always1~272 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 8.629 ns ComCtrl:ComCtrl0\|always1~274 4 COMB LCCOMB_X30_Y20_N10 8 " "Info: 4: + IC(0.254 ns) + CELL(0.275 ns) = 8.629 ns; Loc. = LCCOMB_X30_Y20_N10; Fanout = 8; COMB Node = 'ComCtrl:ComCtrl0\|always1~274'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ComCtrl:ComCtrl0|always1~272 ComCtrl:ComCtrl0|always1~274 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.438 ns) 10.096 ns ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[0\]~4912 5 COMB LCCOMB_X34_Y17_N0 52 " "Info: 5: + IC(1.029 ns) + CELL(0.438 ns) = 10.096 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 52; COMB Node = 'ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[0\]~4912'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { ComCtrl:ComCtrl0|always1~274 ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.660 ns) 11.744 ns ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\] 6 REG LCFF_X31_Y19_N29 6 " "Info: 6: + IC(0.988 ns) + CELL(0.660 ns) = 11.744 ns; Loc. = LCFF_X31_Y19_N29; Fanout = 6; REG Node = 'ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.802 ns ( 23.86 % ) " "Info: Total cell delay = 2.802 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.942 ns ( 76.14 % ) " "Info: Total interconnect delay = 8.942 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.744 ns" { iButton_[1] ComCtrl:ComCtrl0|always1~271 ComCtrl:ComCtrl0|always1~272 ComCtrl:ComCtrl0|always1~274 ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.744 ns" { iButton_[1] {} iButton_[1]~combout {} ComCtrl:ComCtrl0|always1~271 {} ComCtrl:ComCtrl0|always1~272 {} ComCtrl:ComCtrl0|always1~274 {} ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 {} ComCtrl:ComCtrl0|_VertexBuf[1][7] {} } { 0.000ns 0.000ns 5.198ns 1.473ns 0.254ns 1.029ns 0.988ns } { 0.000ns 0.842ns 0.437ns 0.150ns 0.275ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 206 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "iClk50 PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"iClk50\" and output clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 15 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.672 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1724 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1724; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.672 ns ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\] 3 REG LCFF_X31_Y19_N29 6 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X31_Y19_N29; Fanout = 6; REG Node = 'ComCtrl:ComCtrl0\|_VertexBuf\[1\]\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/ComCtrl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.135 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_VertexBuf[1][7] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.744 ns" { iButton_[1] ComCtrl:ComCtrl0|always1~271 ComCtrl:ComCtrl0|always1~272 ComCtrl:ComCtrl0|always1~274 ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.744 ns" { iButton_[1] {} iButton_[1]~combout {} ComCtrl:ComCtrl0|always1~271 {} ComCtrl:ComCtrl0|always1~272 {} ComCtrl:ComCtrl0|always1~274 {} ComCtrl:ComCtrl0|_VertexBuf[3][0]~4912 {} ComCtrl:ComCtrl0|_VertexBuf[1][7] {} } { 0.000ns 0.000ns 5.198ns 1.473ns 0.254ns 1.029ns 0.988ns } { 0.000ns 0.842ns 0.437ns 0.150ns 0.275ns 0.438ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_VertexBuf[1][7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_VertexBuf[1][7] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ioGPIO0\[19\] oHex6\[0\] ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66 14.911 ns register " "Info: tco from clock \"ioGPIO0\[19\]\" to destination pin \"oHex6\[0\]\" through register \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66\" is 14.911 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] source 2.917 ns + Longest register " "Info: + Longest clock path from clock \"ioGPIO0\[19\]\" to source register is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.537 ns) 2.917 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66 3 REG LCFF_X62_Y26_N3 5 " "Info: 3: + IC(1.528 ns) + CELL(0.537 ns) = 2.917 ns; Loc. = LCFF_X62_Y26_N3; Fanout = 5; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 } "NODE_NAME" } } { "db/dffpipe_a09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_a09.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 47.62 % ) " "Info: Total cell delay = 1.389 ns ( 47.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.528 ns ( 52.38 % ) " "Info: Total interconnect delay = 1.528 ns ( 52.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 {} } { 0.000ns 0.000ns 1.528ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_a09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_a09.tdf" 31 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.744 ns + Longest register pin " "Info: + Longest register to pin delay is 11.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66 1 REG LCFF_X62_Y26_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y26_N3; Fanout = 5; REG Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|dffpipe_a09:ws_bwp\|dffe7a\[0\]~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 } "NODE_NAME" } } { "db/dffpipe_a09.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/dffpipe_a09.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.275 ns) 1.238 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:wrptr_g_gray2bin\|xor2 2 COMB LCCOMB_X54_Y26_N26 4 " "Info: 2: + IC(0.963 ns) + CELL(0.275 ns) = 1.238 ns; Loc. = LCCOMB_X54_Y26_N26; Fanout = 4; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:wrptr_g_gray2bin\|xor2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 } "NODE_NAME" } } { "db/a_gray2bin_ldb.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_gray2bin_ldb.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.420 ns) 2.114 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:wrptr_g_gray2bin\|xor1 3 COMB LCCOMB_X55_Y26_N28 2 " "Info: 3: + IC(0.456 ns) + CELL(0.420 ns) = 2.114 ns; Loc. = LCCOMB_X55_Y26_N28; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|a_gray2bin_ldb:wrptr_g_gray2bin\|xor1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 } "NODE_NAME" } } { "db/a_gray2bin_ldb.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/a_gray2bin_ldb.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.393 ns) 2.762 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~164 4 COMB LCCOMB_X55_Y26_N6 2 " "Info: 4: + IC(0.255 ns) + CELL(0.393 ns) = 2.762 ns; Loc. = LCCOMB_X55_Y26_N6; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~164'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.833 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~166 5 COMB LCCOMB_X55_Y26_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.833 ns; Loc. = LCCOMB_X55_Y26_N8; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~166'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.904 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~168 6 COMB LCCOMB_X55_Y26_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.904 ns; Loc. = LCCOMB_X55_Y26_N10; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~168'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.975 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~170 7 COMB LCCOMB_X55_Y26_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.975 ns; Loc. = LCCOMB_X55_Y26_N12; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~170'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.134 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~172 8 COMB LCCOMB_X55_Y26_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 3.134 ns; Loc. = LCCOMB_X55_Y26_N14; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~172'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.205 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~174 9 COMB LCCOMB_X55_Y26_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.205 ns; Loc. = LCCOMB_X55_Y26_N16; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~174'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.276 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~176 10 COMB LCCOMB_X55_Y26_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.276 ns; Loc. = LCCOMB_X55_Y26_N18; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~176'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.686 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~177 11 COMB LCCOMB_X55_Y26_N20 4 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.686 ns; Loc. = LCCOMB_X55_Y26_N20; Fanout = 4; COMB Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|op_1~177'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.198 ns) + CELL(0.150 ns) 8.034 ns SSHLEDMDCtrl:gSSHLEDMDCtrl\[6\].Digit\|Decoder0~46 12 COMB LCCOMB_X1_Y23_N28 2 " "Info: 12: + IC(4.198 ns) + CELL(0.150 ns) = 8.034 ns; Loc. = LCCOMB_X1_Y23_N28; Fanout = 2; COMB Node = 'SSHLEDMDCtrl:gSSHLEDMDCtrl\[6\].Digit\|Decoder0~46'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.348 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 } "NODE_NAME" } } { "Source/SSHLEDMDCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/SSHLEDMDCtrl.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(2.632 ns) 11.744 ns oHex6\[0\] 13 PIN PIN_R2 0 " "Info: 13: + IC(1.078 ns) + CELL(2.632 ns) = 11.744 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'oHex6\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.710 ns" { SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 oHex6[0] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.794 ns ( 40.82 % ) " "Info: Total cell delay = 4.794 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.950 ns ( 59.18 % ) " "Info: Total interconnect delay = 6.950 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.744 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 oHex6[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.744 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 {} SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 {} oHex6[0] {} } { 0.000ns 0.963ns 0.456ns 0.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 4.198ns 1.078ns } { 0.000ns 0.275ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 {} } { 0.000ns 0.000ns 1.528ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.744 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 oHex6[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.744 ns" { ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~164 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~166 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~168 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~170 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~172 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~174 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~176 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~177 {} SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit|Decoder0~46 {} oHex6[0] {} } { 0.000ns 0.963ns 0.456ns 0.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 4.198ns 1.078ns } { 0.000ns 0.275ns 0.420ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ioSRAM_IO\[8\] ioGPIO1\[1\] 13.810 ns Longest " "Info: Longest tpd from source pin \"ioSRAM_IO\[8\]\" to destination pin \"ioGPIO1\[1\]\" is 13.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioSRAM_IO\[8\] 1 PIN PIN_AE7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE7; Fanout = 1; PIN Node = 'ioSRAM_IO\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[8] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns ioSRAM_IO\[8\]~7 2 COMB IOC_X16_Y0_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X16_Y0_N1; Fanout = 1; COMB Node = 'ioSRAM_IO\[8\]~7'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { ioSRAM_IO[8] ioSRAM_IO[8]~7 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.784 ns) + CELL(0.413 ns) 7.057 ns FrameCtrl:FrameCtrl0\|oQ0\[8\]~5376 3 COMB LCCOMB_X23_Y16_N14 1 " "Info: 3: + IC(5.784 ns) + CELL(0.413 ns) = 7.057 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oQ0\[8\]~5376'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { ioSRAM_IO[8]~7 FrameCtrl:FrameCtrl0|oQ0[8]~5376 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.438 ns) 7.940 ns FrameCtrl:FrameCtrl0\|oQ0\[8\]~5379 4 COMB LCCOMB_X24_Y16_N24 1 " "Info: 4: + IC(0.445 ns) + CELL(0.438 ns) = 7.940 ns; Loc. = LCCOMB_X24_Y16_N24; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oQ0\[8\]~5379'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { FrameCtrl:FrameCtrl0|oQ0[8]~5376 FrameCtrl:FrameCtrl0|oQ0[8]~5379 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.218 ns) + CELL(2.652 ns) 13.810 ns ioGPIO1\[1\] 5 PIN PIN_K26 0 " "Info: 5: + IC(3.218 ns) + CELL(2.652 ns) = 13.810 ns; Loc. = PIN_K26; Fanout = 0; PIN Node = 'ioGPIO1\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { FrameCtrl:FrameCtrl0|oQ0[8]~5379 ioGPIO1[1] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.363 ns ( 31.59 % ) " "Info: Total cell delay = 4.363 ns ( 31.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.447 ns ( 68.41 % ) " "Info: Total interconnect delay = 9.447 ns ( 68.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.810 ns" { ioSRAM_IO[8] ioSRAM_IO[8]~7 FrameCtrl:FrameCtrl0|oQ0[8]~5376 FrameCtrl:FrameCtrl0|oQ0[8]~5379 ioGPIO1[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.810 ns" { ioSRAM_IO[8] {} ioSRAM_IO[8]~7 {} FrameCtrl:FrameCtrl0|oQ0[8]~5376 {} FrameCtrl:FrameCtrl0|oQ0[8]~5379 {} ioGPIO1[1] {} } { 0.000ns 0.000ns 5.784ns 0.445ns 3.218ns } { 0.000ns 0.860ns 0.413ns 0.438ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3 ioGPIO0\[21\] ioGPIO0\[19\] -2.692 ns memory " "Info: th for memory \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3\" (data pin = \"ioGPIO0\[21\]\", clock pin = \"ioGPIO0\[19\]\") is -2.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ioGPIO0\[19\] destination 3.339 ns + Longest memory " "Info: + Longest clock path from clock \"ioGPIO0\[19\]\" to destination memory is 3.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 CLK PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 116 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.673 ns) 3.339 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3 3 MEM M4K_X52_Y22 1 " "Info: 3: + IC(1.814 ns) + CELL(0.673 ns) = 3.339 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 45.67 % ) " "Info: Total cell delay = 1.525 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.814 ns ( 54.33 % ) " "Info: Total interconnect delay = 1.814 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.339 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.339 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 {} } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.852ns 0.673ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.265 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[21\] 1 PIN PIN_H26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H26; Fanout = 1; PIN Node = 'ioGPIO0\[21\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[21] } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns ioGPIO0\[21\]~2 2 COMB IOC_X65_Y26_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y26_N3; Fanout = 1; COMB Node = 'ioGPIO0\[21\]~2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { ioGPIO0[21] ioGPIO0[21]~2 } "NODE_NAME" } } { "Source/swankmania_HDL.v" "" { Text "C:/user/swankmania/swankmania_HDL/Source/swankmania_HDL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.296 ns) + CELL(0.107 ns) 6.265 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3 3 MEM M4K_X52_Y22 1 " "Info: 3: + IC(5.296 ns) + CELL(0.107 ns) = 6.265 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|dcfifo:dcfifo_component\|dcfifo_k1j1:auto_generated\|altsyncram_amu:fifo_ram\|altsyncram_6p81:altsyncram3\|ram_block4a4~portb_datain_reg3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.403 ns" { ioGPIO0[21]~2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_6p81.tdf" "" { Text "C:/user/swankmania/swankmania_HDL/db/altsyncram_6p81.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.969 ns ( 15.47 % ) " "Info: Total cell delay = 0.969 ns ( 15.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.296 ns ( 84.53 % ) " "Info: Total interconnect delay = 5.296 ns ( 84.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { ioGPIO0[21] ioGPIO0[21]~2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.265 ns" { ioGPIO0[21] {} ioGPIO0[21]~2 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 {} } { 0.000ns 0.000ns 5.296ns } { 0.000ns 0.862ns 0.107ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.339 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.339 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 {} } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.852ns 0.673ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { ioGPIO0[21] ioGPIO0[21]~2 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.265 ns" { ioGPIO0[21] {} ioGPIO0[21]~2 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 {} } { 0.000ns 0.000ns 5.296ns } { 0.000ns 0.862ns 0.107ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Allocated 128 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 17:42:16 2007 " "Info: Processing ended: Mon Nov 26 17:42:16 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
