<dec f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86ShuffleDecode.h' l='31' type='void llvm::DecodeINSERTPSMask(unsigned int Imm, SmallVectorImpl&lt;int&gt; &amp; ShuffleMask)'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='727' u='c' c='_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<doc f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86ShuffleDecode.h' l='30'>/// Decode a 128-bit INSERTPS instruction as a v4f32 shuffle mask.</doc>
<def f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86ShuffleDecode.cpp' l='25' ll='46' type='void llvm::DecodeINSERTPSMask(unsigned int Imm, SmallVectorImpl&lt;int&gt; &amp; ShuffleMask)'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6962' u='c' c='_ZL20getTargetShuffleMaskPN4llvm6SDNodeENS_3MVTEbRNS_15SmallVectorImplINS_7SDValueEEERNS3_IiEERb'/>
