Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'SCL' to bel 'X0/Y13/io1'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'MOSI' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       57 LCs used as LUT4 only
Info:       20 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        6 LCs used as DFF only
Info: Packing carries..
Info:       26 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 26)
Info: promoting $abc$1104$auto$dff2dffe.cc:158:make_patterns_logic$1001 [cen] (fanout 16)
Info: Constraining chains...
Info:        5 LCs used to legalise carry chains.
Info: Checksum: 0xd50f1eb2

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0x790f814f

Info: Device utilisation:
Info: 	         ICESTORM_LC:   116/ 1280     9%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     6/  112     5%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 76 cells, random placement wirelen = 1212.
Info:     at initial placer iter 0, wirelen = 73
Info:     at initial placer iter 1, wirelen = 77
Info:     at initial placer iter 2, wirelen = 68
Info:     at initial placer iter 3, wirelen = 86
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 73, spread = 354, legal = 376; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 373, spread = 373, legal = 377; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 63, spread = 353, legal = 363; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 63, spread = 417, legal = 443; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 439, spread = 443, legal = 443; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 60, spread = 361, legal = 362; time = 0.01s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 69, spread = 399, legal = 425; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 422, spread = 425, legal = 425; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 58, spread = 416, legal = 439; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 62, spread = 422, legal = 436; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 435, spread = 436, legal = 436; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 59, spread = 327, legal = 384; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 63, spread = 395, legal = 441; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 438, spread = 441, legal = 441; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 59, spread = 405, legal = 430; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 59, spread = 430, legal = 462; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 458, spread = 462, legal = 462; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 60, spread = 439, legal = 456; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 76, spread = 428, legal = 440; time = 0.01s
Info:     at iteration #7, type SB_GB: wirelen solved = 438, spread = 440, legal = 440; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 60, spread = 441, legal = 477; time = 0.02s
Info: HeAP Placer Time: 0.18s
Info:   of which solving equations: 0.09s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 54, wirelen = 362
Info:   at iteration #5: temp = 0.000000, timing cost = 52, wirelen = 282
Info:   at iteration #10: temp = 0.000000, timing cost = 45, wirelen = 253
Info:   at iteration #15: temp = 0.000000, timing cost = 43, wirelen = 246
Info:   at iteration #20: temp = 0.000000, timing cost = 43, wirelen = 239
Info:   at iteration #21: temp = 0.000000, timing cost = 45, wirelen = 236 
Info: SA placement time 0.16s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 81.93 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 4.19 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15572,  16100) |***************** 
Info: [ 16100,  16628) | 
Info: [ 16628,  17156) |* 
Info: [ 17156,  17684) | 
Info: [ 17684,  18212) |* 
Info: [ 18212,  18740) |** 
Info: [ 18740,  19268) |* 
Info: [ 19268,  19796) |***************** 
Info: [ 19796,  20324) |**************** 
Info: [ 20324,  20852) |************** 
Info: [ 20852,  21380) |********** 
Info: [ 21380,  21908) |***** 
Info: [ 21908,  22436) |**** 
Info: [ 22436,  22964) |***** 
Info: [ 22964,  23492) |******* 
Info: [ 23492,  24020) |** 
Info: [ 24020,  24548) |*** 
Info: [ 24548,  25076) | 
Info: [ 25076,  25604) |***** 
Info: [ 25604,  26132) |** 
Info: Checksum: 0x34432b89

Info: Routing..
Info: Setting up routing queue.
Info: Routing 317 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        352 |       21        295 |   21   295 |         0|       0.19       0.19|
Info: Routing complete.
Info: Router1 time 0.19s
Info: Checksum: 0x0c1d6997

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $abc$1104$auto$blifparse.cc:492:parse_blif$1135_LC.O
Info:  1.4  2.2    Net delay[0] budget 0.000000 ns (1,9) -> (1,7)
Info:                Sink $abc$1104$auto$blifparse.cc:492:parse_blif$1162_LC.I0
Info:                Defined in:
Info:                  frmctr3.v:31
Info:  0.7  2.9  Source $abc$1104$auto$blifparse.cc:492:parse_blif$1162_LC.O
Info:  0.9  3.7    Net $auto$alumacc.cc:474:replace_alu$112.C[1] budget 0.000000 ns (1,7) -> (2,6)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.4  4.1  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  4.1    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (2,6) -> (2,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[1].carry$CARRY.CIN
Info:  0.2  4.3  Source $auto$alumacc.cc:474:replace_alu$112.slice[1].carry$CARRY.COUT
Info:  0.0  4.3    Net $auto$alumacc.cc:474:replace_alu$112.C[2] budget 0.000000 ns (2,6) -> (2,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[2].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.5  Source $auto$alumacc.cc:474:replace_alu$112.slice[2].carry$CARRY.COUT
Info:  0.0  4.5    Net $auto$alumacc.cc:474:replace_alu$112.C[3] budget 0.000000 ns (2,6) -> (2,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[3].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.7  Source $auto$alumacc.cc:474:replace_alu$112.slice[3].carry$CARRY.COUT
Info:  0.0  4.7    Net $auto$alumacc.cc:474:replace_alu$112.C[4] budget 0.000000 ns (2,6) -> (2,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.9  Source $auto$alumacc.cc:474:replace_alu$112.slice[4].carry$CARRY.COUT
Info:  0.0  4.9    Net $auto$alumacc.cc:474:replace_alu$112.C[5] budget 0.000000 ns (2,6) -> (2,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.0  Source $auto$alumacc.cc:474:replace_alu$112.slice[5].carry$CARRY.COUT
Info:  0.0  5.0    Net $auto$alumacc.cc:474:replace_alu$112.C[6] budget 0.000000 ns (2,6) -> (2,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[6].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.2  Source $auto$alumacc.cc:474:replace_alu$112.slice[6].carry$CARRY.COUT
Info:  0.0  5.2    Net $auto$alumacc.cc:474:replace_alu$112.C[7] budget 0.000000 ns (2,6) -> (2,6)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.4  Source $auto$alumacc.cc:474:replace_alu$112.slice[7].carry$CARRY.COUT
Info:  0.3  5.7    Net $auto$alumacc.cc:474:replace_alu$112.C[8] budget 0.290000 ns (2,6) -> (2,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.9  Source $auto$alumacc.cc:474:replace_alu$112.slice[8].carry$CARRY.COUT
Info:  0.0  5.9    Net $auto$alumacc.cc:474:replace_alu$112.C[9] budget 0.000000 ns (2,7) -> (2,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.1  Source $auto$alumacc.cc:474:replace_alu$112.slice[9].carry$CARRY.COUT
Info:  0.0  6.1    Net $auto$alumacc.cc:474:replace_alu$112.C[10] budget 0.000000 ns (2,7) -> (2,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[10].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.3  Source $auto$alumacc.cc:474:replace_alu$112.slice[10].carry$CARRY.COUT
Info:  0.0  6.3    Net $auto$alumacc.cc:474:replace_alu$112.C[11] budget 0.000000 ns (2,7) -> (2,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[11].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.5  Source $auto$alumacc.cc:474:replace_alu$112.slice[11].carry$CARRY.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$112.C[12] budget 0.000000 ns (2,7) -> (2,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[12].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.6  Source $auto$alumacc.cc:474:replace_alu$112.slice[12].carry$CARRY.COUT
Info:  0.0  6.6    Net $auto$alumacc.cc:474:replace_alu$112.C[13] budget 0.000000 ns (2,7) -> (2,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[13].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.8  Source $auto$alumacc.cc:474:replace_alu$112.slice[13].carry$CARRY.COUT
Info:  0.0  6.8    Net $auto$alumacc.cc:474:replace_alu$112.C[14] budget 0.000000 ns (2,7) -> (2,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[14].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.0  Source $auto$alumacc.cc:474:replace_alu$112.slice[14].carry$CARRY.COUT
Info:  0.0  7.0    Net $auto$alumacc.cc:474:replace_alu$112.C[15] budget 0.000000 ns (2,7) -> (2,7)
Info:                Sink $auto$alumacc.cc:474:replace_alu$112.slice[15].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:89
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.2  Source $auto$alumacc.cc:474:replace_alu$112.slice[15].carry$CARRY.COUT
Info:  0.7  7.9    Net $nextpnr_ICESTORM_LC_1$I3 budget 0.670000 ns (2,7) -> (2,8)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.5  8.3  Source $nextpnr_ICESTORM_LC_1.O
Info:  0.9  9.2    Net $abc$1104$auto$alumacc.cc:491:replace_alu$114[15] budget 16.224001 ns (2,8) -> (2,9)
Info:                Sink $abc$1104$auto$blifparse.cc:492:parse_blif$1145_LC.I2
Info:  0.6  9.8  Source $abc$1104$auto$blifparse.cc:492:parse_blif$1145_LC.O
Info:  1.9 11.6    Net $abc$1104$procmux$62.B_AND_S[18]_new_ budget 5.407000 ns (2,9) -> (1,13)
Info:                Sink $abc$1104$auto$blifparse.cc:492:parse_blif$1148_LC.I3
Info:                Defined in:
Info:                  frmctr3.v:116
Info:                  frmctr3.v:75
Info:                  /usr/bin/../share/yosys/techmap.v:432
Info:  0.5 12.1  Setup $abc$1104$auto$blifparse.cc:492:parse_blif$1148_LC.I3
Info: 6.1 ns logic, 6.0 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$491_DFFLC.O
Info:  0.9  1.7    Net $0\scl[0:0] budget 12.815000 ns (1,15) -> (1,15)
Info:                Sink $abc$1104$auto$blifparse.cc:492:parse_blif$1150_LC.I0
Info:                Defined in:
Info:                  frmctr3.v:70
Info:  0.7  2.3  Source $abc$1104$auto$blifparse.cc:492:parse_blif$1150_LC.O
Info:  1.9  4.2    Net SCL$SB_IO_OUT budget 13.160000 ns (1,15) -> (0,13)
Info:                Sink SCL$sb_io.D_OUT_0
Info:                Defined in:
Info:                  frmctr3.v:29
Info: 1.5 ns logic, 2.8 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 82.42 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 4.21 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15644,  16168) |***************** 
Info: [ 16168,  16692) |* 
Info: [ 16692,  17216) | 
Info: [ 17216,  17740) | 
Info: [ 17740,  18264) |* 
Info: [ 18264,  18788) |** 
Info: [ 18788,  19312) |**************** 
Info: [ 19312,  19836) |** 
Info: [ 19836,  20360) |*** 
Info: [ 20360,  20884) |*********** 
Info: [ 20884,  21408) |*************** 
Info: [ 21408,  21932) |********************** 
Info: [ 21932,  22456) |****** 
Info: [ 22456,  22980) |**** 
Info: [ 22980,  23504) | 
Info: [ 23504,  24028) |** 
Info: [ 24028,  24552) |*** 
Info: [ 24552,  25076) | 
Info: [ 25076,  25600) |***** 
Info: [ 25600,  26124) |** 

Info: Program finished normally.
