;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	SLT -4, 80
	SUB -207, <-120
	JMZ 100, -109
	JMZ 100, -109
	SUB -207, <-120
	CMP 77, <170
	SPL -100, -600
	SPL 3, 20
	SPL -100, -600
	SUB -7, <-107
	JMP -37, @-120
	SUB #72, @76
	JMZ 0, -0
	DJN 0, <332
	SLT <-30, 9
	SUB 7, -107
	SUB @0, @2
	ADD 1, <20
	SPL <-27, @-120
	SPL 300, 96
	MOV <12, @10
	CMP @-127, 100
	JMP @12, <10
	SUB 300, 96
	SPL 300, 96
	DJN 0, <332
	SPL 300, 96
	MOV 210, 60
	SUB 151, -170
	SUB 3, 20
	SUB 151, -170
	MOV <12, @10
	ADD 210, 60
	MOV <12, @10
	SPL 0, <402
	SUB -207, <-120
	SUB @0, @2
	SUB -207, <-120
	SUB #72, @76
	SPL 0, <402
	SUB #72, @76
	SPL 0, <402
	ADD 210, 30
