Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e8669b0a07c44d9099cad40b218b37b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Mux_8x1_behav xil_defaultlib.tb_Mux_8x1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.not_gate
Compiling module xil_defaultlib.my_nand
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.my_nor
Compiling module xil_defaultlib.or_gate
Compiling module xil_defaultlib.Mux_8x1
Compiling module xil_defaultlib.tb_Mux_8x1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Mux_8x1_behav
