==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file '../hlsSources/srcs/fireWall64.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:00 ; elapsed = 00:01:30 . Memory (MB): peak = 540.453 ; gain = 196.113 ; free physical = 12058 ; free virtual = 39325
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:01 ; elapsed = 00:01:32 . Memory (MB): peak = 540.453 ; gain = 196.113 ; free physical = 12056 ; free virtual = 39325
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:03 ; elapsed = 00:01:33 . Memory (MB): peak = 540.453 ; gain = 196.113 ; free physical = 12051 ; free virtual = 39320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'reverseEndian64' into 'fireWall64' (../hlsSources/srcs/fireWall64.cpp:114) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:03 ; elapsed = 00:01:33 . Memory (MB): peak = 540.453 ; gain = 196.113 ; free physical = 12051 ; free virtual = 39321
INFO: [XFORM 203-102] Automatically partitioning small array 'header.V' (../hlsSources/srcs/fireWall64.cpp:46) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'header.V' (../hlsSources/srcs/fireWall64.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64' into 'fireWall64' (../hlsSources/srcs/fireWall64.cpp:114) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:01:35 . Memory (MB): peak = 540.453 ; gain = 196.113 ; free physical = 12028 ; free virtual = 39297
WARNING: [XFORM 203-561] 'Loop-1' (../hlsSources/srcs/fireWall64.cpp:65:14) in function 'fireWall64' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:01:35 . Memory (MB): peak = 540.453 ; gain = 196.113 ; free physical = 12025 ; free virtual = 39295
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fireWall64' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fireWall64'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.54 seconds; current allocated memory: 161.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 161.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fireWall64'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/eth_address_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/stream_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/observedAddress_out_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/dest_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fireWall64/match_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fireWall64' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Port 'fireWall64/observedAddress_out_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fireWall64'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 162.208 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:05 ; elapsed = 00:01:36 . Memory (MB): peak = 540.453 ; gain = 196.113 ; free physical = 12025 ; free virtual = 39295
INFO: [SYSC 207-301] Generating SystemC RTL for fireWall64.
INFO: [VHDL 208-304] Generating VHDL RTL for fireWall64.
INFO: [VLOG 209-307] Generating Verilog RTL for fireWall64.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening project '/nfs/ug/thesis/thesis0/pc/Graham/galapagos_test/hlsIP_adm-8k5/fireWall64_2'.
INFO: [HLS 200-10] Adding design file '../hlsSources/srcs/fireWall64_2.cpp' to the project
INFO: [HLS 200-10] Opening solution '/nfs/ug/thesis/thesis0/pc/Graham/galapagos_test/hlsIP_adm-8k5/fireWall64_2/solution1'.
