<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FPGA_LR2_V000_Ionisyan.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LR2_V000_Ionisyan.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LR2_V000_Ionisyan.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LR2_V000_Ionisyan.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LR2_V000_Ionisyan.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LR2_V000_Ionisyan.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LR2_V000_Ionisyan.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LR2_V000_Ionisyan.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LR2_V000_Ionisyan.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LR2_V000_Ionisyan.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LR2_V000_Ionisyan.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LR2_V000_Ionisyan.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LR2_V000_Ionisyan.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LR2_V000_Ionisyan.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LR2_V000_Ionisyan.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LR2_V000_Ionisyan.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LR2_V000_Ionisyan.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LR2_V000_Ionisyan.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LR2_V000_Ionisyan.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LR2_V000_Ionisyan.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LR2_V000_Ionisyan_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LR2_V000_Ionisyan_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LR2_V000_Ionisyan_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LR2_V000_Ionisyan_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LR2_V000_Ionisyan_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LR2_V000_Ionisyan_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR2_V000_Ionisyan_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR2_V000_Ionisyan_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LR2_V000_Ionisyan_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LR2_V000_Ionisyan_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR2_V000_Ionisyan_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LR2_V000_Ionisyan_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LR2_V000_Ionisyan_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LR2_V000_Ionisyan_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LR2_V000_Ionisyan_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_LR2_Ionisyan_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_LR2_Ionisyan_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_LR2_Ionisyan_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_LR2_Ionisyan_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1456595424" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1456595424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456595611" xil_pn:in_ck="3559837297797374668" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1456595611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.vhd"/>
      <outfile xil_pn:name="bin_arith.vhd"/>
      <outfile xil_pn:name="tb_LR2_Ionisyan.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1456592039" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6943533804571931068" xil_pn:start_ts="1456592039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456592039" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4432844208170497964" xil_pn:start_ts="1456592039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456592039" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6389739904874748777" xil_pn:start_ts="1456592039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456595611" xil_pn:in_ck="3559837297797374668" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1456595611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.vhd"/>
      <outfile xil_pn:name="bin_arith.vhd"/>
      <outfile xil_pn:name="tb_LR2_Ionisyan.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1456595707" xil_pn:in_ck="3559837297797374668" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1884369940172944817" xil_pn:start_ts="1456595698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_LR2_Ionisyan_beh.prj"/>
      <outfile xil_pn:name="tb_LR2_Ionisyan_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1456595708" xil_pn:in_ck="-1482728374157845155" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-334440991909034317" xil_pn:start_ts="1456595707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_LR2_Ionisyan_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1456591959" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3259263748934841679" xil_pn:start_ts="1456591959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456591959" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6389739904874748777" xil_pn:start_ts="1456591959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456591959" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1456591959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456591959" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7521829551473201567" xil_pn:start_ts="1456591959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456591959" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-311711526559847569" xil_pn:start_ts="1456591959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456591959" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2107952293775627277" xil_pn:start_ts="1456591959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456594048" xil_pn:in_ck="9184712057787428558" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="9085993641886043753" xil_pn:start_ts="1456593977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.lso"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.ngc"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.ngr"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.prj"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.stx"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.syr"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.xst"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1456594129" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6234459677092887690" xil_pn:start_ts="1456594129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456594161" xil_pn:in_ck="-3681561235548071612" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2866278845239373987" xil_pn:start_ts="1456594129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.bld"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.ngd"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1456594775" xil_pn:in_ck="-3681561235548071611" xil_pn:name="TRANEXT_map_virtex6" xil_pn:prop_ck="-8064276643144408623" xil_pn:start_ts="1456594161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.pcf"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_map.map"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_map.mrp"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_map.ncd"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_map.ngm"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_map.xrpt"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_summary.xml"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1456594917" xil_pn:in_ck="8392321553675125470" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-7437974624027853855" xil_pn:start_ts="1456594775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.ncd"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.pad"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.par"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.ptwx"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.unroutes"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.xpi"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_pad.csv"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_pad.txt"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1456595020" xil_pn:in_ck="-3681561235548071743" xil_pn:name="TRAN_XPower_virtex6" xil_pn:prop_ck="762063245918354003" xil_pn:start_ts="1456595020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456594917" xil_pn:in_ck="-3681561235548071743" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1456594882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.twr"/>
      <outfile xil_pn:name="LR2_V000_Ionisyan.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
