============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:53:34 pm
  Module:                 carry_select_adder_68810_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[0]
       Endpoint: (F) S[14]

                   Capture    Launch  
      Path Delay:+    1870         -  
      Drv Adjust:+       0         0  
         Arrival:=    1870            
                                      
   Required Time:=    1870            
       Data Path:-    1870            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1870            constraints.sdc_line_1 

#----------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  A[0]                                      -       -     F     (arrival)                      1  5.7  1000     0       0    (-,-) 
  g2466/X                                   -       A->X  F     sky130_fd_sc_hd__buf_6         3 13.7    53   418     418    (-,-) 
  RCA_LSB/F1A/g165__1617/Y                  -       A->Y  R     sky130_fd_sc_hd__nor2_2        1  6.0    95   119     538    (-,-) 
  RCA_LSB/F1A/g161__5526/Y                  -       A2->Y F     sky130_fd_sc_hd__o21ai_2       2 11.8    62    82     620    (-,-) 
  RCA_LSB/full_adder_loop[1].FA/g83__8246/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    57    67     687    (-,-) 
  RCA_LSB/full_adder_loop[1].FA/g81__1705/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    39    52     738    (-,-) 
  RCA_LSB/full_adder_loop[2].FA/g83__4733/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    59    57     795    (-,-) 
  RCA_LSB/full_adder_loop[2].FA/g81__5115/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    42    52     847    (-,-) 
  RCA_LSB/full_adder_loop[3].FA/g83__1666/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    58     906    (-,-) 
  RCA_LSB/full_adder_loop[3].FA/g81__2883/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     956    (-,-) 
  RCA_LSB/full_adder_loop[4].FA/g83__5107/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1012    (-,-) 
  RCA_LSB/full_adder_loop[4].FA/g81__2398/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1063    (-,-) 
  RCA_LSB/full_adder_loop[5].FA/g84__6783/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    57    56    1119    (-,-) 
  RCA_LSB/full_adder_loop[5].FA/g82__5526/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 18.4    52    62    1181    (-,-) 
  g5517/Y                                   -       A->Y  R     sky130_fd_sc_hd__clkinv_4      6 25.0    56    70    1251    (-,-) 
  g8/Y                                      -       A->Y  F     sky130_fd_sc_hd__nand2_1       1 17.6   131   124    1374    (-,-) 
  g5115__2802/Y                             -       B->Y  R     sky130_fd_sc_hd__nand2_8      16 83.2   159   186    1560    (-,-) 
  g5526/Y                                   -       A->Y  F     sky130_fd_sc_hd__nor2b_2       1  5.4    46    63    1624    (-,-) 
  g5095__6161/X                             -       B1->X F     sky130_fd_sc_hd__a21o_4        1 51.3    90   246    1870    (-,-) 
  S[14]                                     <<<     -     F     (port)                         -    -     -     0    1870    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

