
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,39}                          Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)
	S5= GPR[rT]=b                                               Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F6)
	S9= IMMU.PID=pid                                            Path(S6,S8)
	S10= PC.Out=>IMMU.IEA                                       Premise(F7)
	S11= IMMU.IEA=addr                                          Path(S7,S10)
	S12= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S11)
	S13= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S9,S11)
	S14= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S15= IAddrReg.In={pid,addr}                                 Path(S12,S14)
	S16= IMMU.Hit=>CU.IMMUHit                                   Premise(F9)
	S17= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S13,S16)
	S18= PC.Out=>ICache.IEA                                     Premise(F10)
	S19= ICache.IEA=addr                                        Path(S7,S18)
	S20= ICache.Hit=ICacheHit(addr)                             ICache-Search(S19)
	S21= ICache.Out={0,rS,rT,rD,0,39}                           ICache-Search(S19,S3)
	S22= ICache.Out=>IR.In                                      Premise(F11)
	S23= IR.In={0,rS,rT,rD,0,39}                                Path(S21,S22)
	S24= ICache.Out=>ICacheReg.In                               Premise(F12)
	S25= ICacheReg.In={0,rS,rT,rD,0,39}                         Path(S21,S24)
	S26= ICache.Hit=>CU.ICacheHit                               Premise(F13)
	S27= CU.ICacheHit=ICacheHit(addr)                           Path(S20,S26)
	S28= CtrlASIDIn=0                                           Premise(F14)
	S29= CtrlCP0=0                                              Premise(F15)
	S30= CP0[ASID]=pid                                          CP0-Hold(S0,S29)
	S31= CtrlEPCIn=0                                            Premise(F16)
	S32= CtrlExCodeIn=0                                         Premise(F17)
	S33= CtrlIMMU=0                                             Premise(F18)
	S34= CtrlPC=0                                               Premise(F19)
	S35= CtrlPCInc=1                                            Premise(F20)
	S36= PC[Out]=addr+4                                         PC-Inc(S1,S34,S35)
	S37= PC[CIA]=addr                                           PC-Inc(S1,S34,S35)
	S38= CtrlIAddrReg=0                                         Premise(F21)
	S39= CtrlICache=0                                           Premise(F22)
	S40= ICache[addr]={0,rS,rT,rD,0,39}                         ICache-Hold(S3,S39)
	S41= CtrlIR=1                                               Premise(F23)
	S42= [IR]={0,rS,rT,rD,0,39}                                 IR-Write(S23,S41)
	S43= CtrlICacheReg=0                                        Premise(F24)
	S44= CtrlIMem=0                                             Premise(F25)
	S45= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                     IMem-Hold(S2,S44)
	S46= CtrlIRMux=0                                            Premise(F26)
	S47= CtrlGPR=0                                              Premise(F27)
	S48= GPR[rS]=a                                              GPR-Hold(S4,S47)
	S49= GPR[rT]=b                                              GPR-Hold(S5,S47)
	S50= CtrlA=0                                                Premise(F28)
	S51= CtrlB=0                                                Premise(F29)
	S52= CtrlALUOut=0                                           Premise(F30)

ID	S53= CP0.ASID=pid                                           CP0-Read-ASID(S30)
	S54= PC.Out=addr+4                                          PC-Out(S36)
	S55= PC.CIA=addr                                            PC-Out(S37)
	S56= PC.CIA31_28=addr[31:28]                                PC-Out(S37)
	S57= IR.Out={0,rS,rT,rD,0,39}                               IR-Out(S42)
	S58= IR.Out31_26=0                                          IR-Out(S42)
	S59= IR.Out25_21=rS                                         IR-Out(S42)
	S60= IR.Out20_16=rT                                         IR-Out(S42)
	S61= IR.Out15_11=rD                                         IR-Out(S42)
	S62= IR.Out10_6=0                                           IR-Out(S42)
	S63= IR.Out5_0=39                                           IR-Out(S42)
	S64= IR.Out31_26=>CU.Op                                     Premise(F48)
	S65= CU.Op=0                                                Path(S58,S64)
	S66= IR.Out25_21=>GPR.RReg1                                 Premise(F49)
	S67= GPR.RReg1=rS                                           Path(S59,S66)
	S68= GPR.Rdata1=a                                           GPR-Read(S67,S48)
	S69= IR.Out20_16=>GPR.RReg2                                 Premise(F50)
	S70= GPR.RReg2=rT                                           Path(S60,S69)
	S71= GPR.Rdata2=b                                           GPR-Read(S70,S49)
	S72= IR.Out5_0=>CU.IRFunc                                   Premise(F51)
	S73= CU.IRFunc=39                                           Path(S63,S72)
	S74= GPR.Rdata1=>A.In                                       Premise(F52)
	S75= A.In=a                                                 Path(S68,S74)
	S76= GPR.Rdata2=>B.In                                       Premise(F53)
	S77= B.In=b                                                 Path(S71,S76)
	S78= CtrlASIDIn=0                                           Premise(F54)
	S79= CtrlCP0=0                                              Premise(F55)
	S80= CP0[ASID]=pid                                          CP0-Hold(S30,S79)
	S81= CtrlEPCIn=0                                            Premise(F56)
	S82= CtrlExCodeIn=0                                         Premise(F57)
	S83= CtrlIMMU=0                                             Premise(F58)
	S84= CtrlPC=0                                               Premise(F59)
	S85= CtrlPCInc=0                                            Premise(F60)
	S86= PC[CIA]=addr                                           PC-Hold(S37,S85)
	S87= PC[Out]=addr+4                                         PC-Hold(S36,S84,S85)
	S88= CtrlIAddrReg=0                                         Premise(F61)
	S89= CtrlICache=0                                           Premise(F62)
	S90= ICache[addr]={0,rS,rT,rD,0,39}                         ICache-Hold(S40,S89)
	S91= CtrlIR=0                                               Premise(F63)
	S92= [IR]={0,rS,rT,rD,0,39}                                 IR-Hold(S42,S91)
	S93= CtrlICacheReg=0                                        Premise(F64)
	S94= CtrlIMem=0                                             Premise(F65)
	S95= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                     IMem-Hold(S45,S94)
	S96= CtrlIRMux=0                                            Premise(F66)
	S97= CtrlGPR=0                                              Premise(F67)
	S98= GPR[rS]=a                                              GPR-Hold(S48,S97)
	S99= GPR[rT]=b                                              GPR-Hold(S49,S97)
	S100= CtrlA=1                                               Premise(F68)
	S101= [A]=a                                                 A-Write(S75,S100)
	S102= CtrlB=1                                               Premise(F69)
	S103= [B]=b                                                 B-Write(S77,S102)
	S104= CtrlALUOut=0                                          Premise(F70)

EX	S105= CP0.ASID=pid                                          CP0-Read-ASID(S80)
	S106= PC.CIA=addr                                           PC-Out(S86)
	S107= PC.CIA31_28=addr[31:28]                               PC-Out(S86)
	S108= PC.Out=addr+4                                         PC-Out(S87)
	S109= IR.Out={0,rS,rT,rD,0,39}                              IR-Out(S92)
	S110= IR.Out31_26=0                                         IR-Out(S92)
	S111= IR.Out25_21=rS                                        IR-Out(S92)
	S112= IR.Out20_16=rT                                        IR-Out(S92)
	S113= IR.Out15_11=rD                                        IR-Out(S92)
	S114= IR.Out10_6=0                                          IR-Out(S92)
	S115= IR.Out5_0=39                                          IR-Out(S92)
	S116= A.Out=a                                               A-Out(S101)
	S117= A.Out1_0={a}[1:0]                                     A-Out(S101)
	S118= A.Out4_0={a}[4:0]                                     A-Out(S101)
	S119= B.Out=b                                               B-Out(S103)
	S120= B.Out1_0={b}[1:0]                                     B-Out(S103)
	S121= B.Out4_0={b}[4:0]                                     B-Out(S103)
	S122= A.Out=>ALU.A                                          Premise(F71)
	S123= ALU.A=a                                               Path(S116,S122)
	S124= B.Out=>ALU.B                                          Premise(F72)
	S125= ALU.B=b                                               Path(S119,S124)
	S126= ALU.Func=6'b001100                                    Premise(F73)
	S127= ALU.Out=~(a|b)                                        ALU(S123,S125)
	S128= ALU.Out1_0={~(a|b)}[1:0]                              ALU(S123,S125)
	S129= ALU.CMP=Compare0(~(a|b))                              ALU(S123,S125)
	S130= ALU.OV=OverFlow(~(a|b))                               ALU(S123,S125)
	S131= ALU.CA=Carry(~(a|b))                                  ALU(S123,S125)
	S132= ALU.Out=>ALUOut.In                                    Premise(F74)
	S133= ALUOut.In=~(a|b)                                      Path(S127,S132)
	S134= CtrlASIDIn=0                                          Premise(F75)
	S135= CtrlCP0=0                                             Premise(F76)
	S136= CP0[ASID]=pid                                         CP0-Hold(S80,S135)
	S137= CtrlEPCIn=0                                           Premise(F77)
	S138= CtrlExCodeIn=0                                        Premise(F78)
	S139= CtrlIMMU=0                                            Premise(F79)
	S140= CtrlPC=0                                              Premise(F80)
	S141= CtrlPCInc=0                                           Premise(F81)
	S142= PC[CIA]=addr                                          PC-Hold(S86,S141)
	S143= PC[Out]=addr+4                                        PC-Hold(S87,S140,S141)
	S144= CtrlIAddrReg=0                                        Premise(F82)
	S145= CtrlICache=0                                          Premise(F83)
	S146= ICache[addr]={0,rS,rT,rD,0,39}                        ICache-Hold(S90,S145)
	S147= CtrlIR=0                                              Premise(F84)
	S148= [IR]={0,rS,rT,rD,0,39}                                IR-Hold(S92,S147)
	S149= CtrlICacheReg=0                                       Premise(F85)
	S150= CtrlIMem=0                                            Premise(F86)
	S151= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                    IMem-Hold(S95,S150)
	S152= CtrlIRMux=0                                           Premise(F87)
	S153= CtrlGPR=0                                             Premise(F88)
	S154= GPR[rS]=a                                             GPR-Hold(S98,S153)
	S155= GPR[rT]=b                                             GPR-Hold(S99,S153)
	S156= CtrlA=0                                               Premise(F89)
	S157= [A]=a                                                 A-Hold(S101,S156)
	S158= CtrlB=0                                               Premise(F90)
	S159= [B]=b                                                 B-Hold(S103,S158)
	S160= CtrlALUOut=1                                          Premise(F91)
	S161= [ALUOut]=~(a|b)                                       ALUOut-Write(S133,S160)

MEM	S162= CP0.ASID=pid                                          CP0-Read-ASID(S136)
	S163= PC.CIA=addr                                           PC-Out(S142)
	S164= PC.CIA31_28=addr[31:28]                               PC-Out(S142)
	S165= PC.Out=addr+4                                         PC-Out(S143)
	S166= IR.Out={0,rS,rT,rD,0,39}                              IR-Out(S148)
	S167= IR.Out31_26=0                                         IR-Out(S148)
	S168= IR.Out25_21=rS                                        IR-Out(S148)
	S169= IR.Out20_16=rT                                        IR-Out(S148)
	S170= IR.Out15_11=rD                                        IR-Out(S148)
	S171= IR.Out10_6=0                                          IR-Out(S148)
	S172= IR.Out5_0=39                                          IR-Out(S148)
	S173= A.Out=a                                               A-Out(S157)
	S174= A.Out1_0={a}[1:0]                                     A-Out(S157)
	S175= A.Out4_0={a}[4:0]                                     A-Out(S157)
	S176= B.Out=b                                               B-Out(S159)
	S177= B.Out1_0={b}[1:0]                                     B-Out(S159)
	S178= B.Out4_0={b}[4:0]                                     B-Out(S159)
	S179= ALUOut.Out=~(a|b)                                     ALUOut-Out(S161)
	S180= ALUOut.Out1_0={~(a|b)}[1:0]                           ALUOut-Out(S161)
	S181= ALUOut.Out4_0={~(a|b)}[4:0]                           ALUOut-Out(S161)
	S182= CtrlASIDIn=0                                          Premise(F92)
	S183= CtrlCP0=0                                             Premise(F93)
	S184= CP0[ASID]=pid                                         CP0-Hold(S136,S183)
	S185= CtrlEPCIn=0                                           Premise(F94)
	S186= CtrlExCodeIn=0                                        Premise(F95)
	S187= CtrlIMMU=0                                            Premise(F96)
	S188= CtrlPC=0                                              Premise(F97)
	S189= CtrlPCInc=0                                           Premise(F98)
	S190= PC[CIA]=addr                                          PC-Hold(S142,S189)
	S191= PC[Out]=addr+4                                        PC-Hold(S143,S188,S189)
	S192= CtrlIAddrReg=0                                        Premise(F99)
	S193= CtrlICache=0                                          Premise(F100)
	S194= ICache[addr]={0,rS,rT,rD,0,39}                        ICache-Hold(S146,S193)
	S195= CtrlIR=0                                              Premise(F101)
	S196= [IR]={0,rS,rT,rD,0,39}                                IR-Hold(S148,S195)
	S197= CtrlICacheReg=0                                       Premise(F102)
	S198= CtrlIMem=0                                            Premise(F103)
	S199= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                    IMem-Hold(S151,S198)
	S200= CtrlIRMux=0                                           Premise(F104)
	S201= CtrlGPR=0                                             Premise(F105)
	S202= GPR[rS]=a                                             GPR-Hold(S154,S201)
	S203= GPR[rT]=b                                             GPR-Hold(S155,S201)
	S204= CtrlA=0                                               Premise(F106)
	S205= [A]=a                                                 A-Hold(S157,S204)
	S206= CtrlB=0                                               Premise(F107)
	S207= [B]=b                                                 B-Hold(S159,S206)
	S208= CtrlALUOut=0                                          Premise(F108)
	S209= [ALUOut]=~(a|b)                                       ALUOut-Hold(S161,S208)

WB	S210= CP0.ASID=pid                                          CP0-Read-ASID(S184)
	S211= PC.CIA=addr                                           PC-Out(S190)
	S212= PC.CIA31_28=addr[31:28]                               PC-Out(S190)
	S213= PC.Out=addr+4                                         PC-Out(S191)
	S214= IR.Out={0,rS,rT,rD,0,39}                              IR-Out(S196)
	S215= IR.Out31_26=0                                         IR-Out(S196)
	S216= IR.Out25_21=rS                                        IR-Out(S196)
	S217= IR.Out20_16=rT                                        IR-Out(S196)
	S218= IR.Out15_11=rD                                        IR-Out(S196)
	S219= IR.Out10_6=0                                          IR-Out(S196)
	S220= IR.Out5_0=39                                          IR-Out(S196)
	S221= A.Out=a                                               A-Out(S205)
	S222= A.Out1_0={a}[1:0]                                     A-Out(S205)
	S223= A.Out4_0={a}[4:0]                                     A-Out(S205)
	S224= B.Out=b                                               B-Out(S207)
	S225= B.Out1_0={b}[1:0]                                     B-Out(S207)
	S226= B.Out4_0={b}[4:0]                                     B-Out(S207)
	S227= ALUOut.Out=~(a|b)                                     ALUOut-Out(S209)
	S228= ALUOut.Out1_0={~(a|b)}[1:0]                           ALUOut-Out(S209)
	S229= ALUOut.Out4_0={~(a|b)}[4:0]                           ALUOut-Out(S209)
	S230= IR.Out15_11=>GPR.WReg                                 Premise(F143)
	S231= GPR.WReg=rD                                           Path(S218,S230)
	S232= ALUOut.Out=>GPR.WData                                 Premise(F144)
	S233= GPR.WData=~(a|b)                                      Path(S227,S232)
	S234= CtrlASIDIn=0                                          Premise(F145)
	S235= CtrlCP0=0                                             Premise(F146)
	S236= CP0[ASID]=pid                                         CP0-Hold(S184,S235)
	S237= CtrlEPCIn=0                                           Premise(F147)
	S238= CtrlExCodeIn=0                                        Premise(F148)
	S239= CtrlIMMU=0                                            Premise(F149)
	S240= CtrlPC=0                                              Premise(F150)
	S241= CtrlPCInc=0                                           Premise(F151)
	S242= PC[CIA]=addr                                          PC-Hold(S190,S241)
	S243= PC[Out]=addr+4                                        PC-Hold(S191,S240,S241)
	S244= CtrlIAddrReg=0                                        Premise(F152)
	S245= CtrlICache=0                                          Premise(F153)
	S246= ICache[addr]={0,rS,rT,rD,0,39}                        ICache-Hold(S194,S245)
	S247= CtrlIR=0                                              Premise(F154)
	S248= [IR]={0,rS,rT,rD,0,39}                                IR-Hold(S196,S247)
	S249= CtrlICacheReg=0                                       Premise(F155)
	S250= CtrlIMem=0                                            Premise(F156)
	S251= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                    IMem-Hold(S199,S250)
	S252= CtrlIRMux=0                                           Premise(F157)
	S253= CtrlGPR=1                                             Premise(F158)
	S254= GPR[rD]=~(a|b)                                        GPR-Write(S231,S233,S253)
	S255= CtrlA=0                                               Premise(F159)
	S256= [A]=a                                                 A-Hold(S205,S255)
	S257= CtrlB=0                                               Premise(F160)
	S258= [B]=b                                                 B-Hold(S207,S257)
	S259= CtrlALUOut=0                                          Premise(F161)
	S260= [ALUOut]=~(a|b)                                       ALUOut-Hold(S209,S259)

POST	S236= CP0[ASID]=pid                                         CP0-Hold(S184,S235)
	S242= PC[CIA]=addr                                          PC-Hold(S190,S241)
	S243= PC[Out]=addr+4                                        PC-Hold(S191,S240,S241)
	S246= ICache[addr]={0,rS,rT,rD,0,39}                        ICache-Hold(S194,S245)
	S248= [IR]={0,rS,rT,rD,0,39}                                IR-Hold(S196,S247)
	S251= IMem[{pid,addr}]={0,rS,rT,rD,0,39}                    IMem-Hold(S199,S250)
	S254= GPR[rD]=~(a|b)                                        GPR-Write(S231,S233,S253)
	S256= [A]=a                                                 A-Hold(S205,S255)
	S258= [B]=b                                                 B-Hold(S207,S257)
	S260= [ALUOut]=~(a|b)                                       ALUOut-Hold(S209,S259)

