// Seed: 156249002
module module_0 (
    input wor  id_0,
    input tri0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output wand id_2,
    output tri id_3,
    output tri id_4,
    id_22,
    input wire id_5,
    input uwire id_6,
    input wor id_7,
    output tri0 id_8,
    input wire id_9,
    input tri id_10,
    output tri0 id_11,
    output tri id_12,
    output uwire id_13,
    input tri1 id_14,
    input supply1 id_15,
    output tri0 id_16,
    input wor id_17,
    id_23,
    input tri id_18,
    output uwire id_19,
    input tri0 id_20
);
  always id_13 = -1;
  wire id_24;
  module_0 modCall_1 (
      id_7,
      id_18
  );
  assign modCall_1.id_0 = 0;
  wor id_25 = id_9;
endmodule
