INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
