Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Nov 29 10:47:22 2019
| Host             : L-1V1ZTY1 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.259        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.185        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.011 |        5 |       --- |             --- |
| Slice Logic             |     0.017 |     7411 |       --- |             --- |
|   LUT as Logic          |     0.014 |     4195 |     32600 |           12.87 |
|   CARRY4                |     0.001 |      334 |      8150 |            4.10 |
|   Register              |    <0.001 |     1601 |     65200 |            2.46 |
|   LUT as Shift Register |    <0.001 |       44 |      9600 |            0.46 |
|   F7/F8 Muxes           |    <0.001 |      157 |     32600 |            0.48 |
|   Others                |     0.000 |      342 |       --- |             --- |
| Signals                 |     0.019 |     5784 |       --- |             --- |
| Block RAM               |     0.031 |       22 |        75 |           29.33 |
| MMCM                    |     0.092 |        1 |         5 |           20.00 |
| DSPs                    |     0.014 |       13 |       120 |           10.83 |
| I/O                     |     0.001 |       22 |       210 |           10.48 |
| Static Power            |     0.073 |          |           |                 |
| Total                   |     0.259 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.101 |       0.090 |      0.011 |
| Vccaux    |       1.800 |     0.064 |       0.051 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+---------------------------------------+-----------------+
| Clock                | Domain                                | Constraint (ns) |
+----------------------+---------------------------------------+-----------------+
| CLK12MHZ             | CLK12MHZ                              |            83.3 |
| clk_MMCM_108MHZ      | MMCM.U_MMCM/inst/clk_MMCM_108MHZ      |             9.3 |
| clkfbout_MMCM_108MHZ | MMCM.U_MMCM/inst/clkfbout_MMCM_108MHZ |            83.3 |
+----------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| TOP                            |     0.185 |
|   MMCM.U_MMCM                  |     0.092 |
|     inst                       |     0.092 |
|   U_EQ_stage                   |     0.005 |
|     U_EQ_volume_ctrl           |     0.002 |
|     U_Mult                     |     0.002 |
|   U_FFT_Wrapper                |     0.050 |
|     U_FFT_FSM                  |     0.002 |
|     U_FFT_RAM_Wrapper          |     0.016 |
|       RAM0.U_RAM_Sample        |     0.002 |
|       RAM1.U_RAM_FFTA          |     0.005 |
|       RAM2.U_RAM_FFTB          |     0.005 |
|       RAM3.U_RAM_COEF          |     0.002 |
|     U_FFT_UAL                  |     0.031 |
|       U_Adder                  |     0.003 |
|       U_Multiplier             |     0.008 |
|       U_Normalizer             |     0.016 |
|   U_FIR_interface              |     0.014 |
|     GEN_FILTER[0].U_FIR_filter |     0.002 |
|     GEN_FILTER[1].U_FIR_filter |     0.002 |
|     GEN_FILTER[2].U_FIR_filter |     0.002 |
|     GEN_FILTER[3].U_FIR_filter |     0.002 |
|     GEN_FILTER[4].U_FIR_filter |     0.002 |
|     GEN_FILTER[5].U_FIR_filter |     0.002 |
|   U_Hearbeat                   |     0.001 |
|   U_RAM_Wrapper                |     0.003 |
|     RAM0.U_RAM0                |     0.001 |
|       U0                       |     0.001 |
|     RAM1.U_RAM1                |     0.001 |
|       U0                       |     0.001 |
|   U_UART_Wrapper               |     0.002 |
|     U_Rx                       |     0.001 |
|   U_VGA_interface              |     0.001 |
|   U_VU_metre                   |     0.014 |
|     GEN_RAM[0].U_RAM           |     0.001 |
|       U0                       |     0.001 |
|     GEN_RAM[1].U_RAM           |     0.001 |
|       U0                       |     0.001 |
|     GEN_RAM[2].U_RAM           |     0.001 |
|       U0                       |     0.001 |
|     GEN_RAM[3].U_RAM           |     0.001 |
|       U0                       |     0.001 |
|     GEN_RAM[4].U_RAM           |     0.001 |
|       U0                       |     0.001 |
|     GEN_RAM[5].U_RAM           |     0.001 |
|       U0                       |     0.001 |
|     GEN_RAM[6].U_RAM           |     0.001 |
|       U0                       |     0.001 |
|     GEN_RAM[7].U_RAM           |     0.001 |
|       U0                       |     0.001 |
+--------------------------------+-----------+


