\hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i}{}\section{S\+T\+M32\+F1\+X\+X\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+L\+O\+W\+\_\+\+L\+E\+V\+E\+L\+\_\+\+S\+PI}
\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i}\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga323b5431fba170151f0fc83a3c72f352}{L\+C\+D\+\_\+\+S\+D\+\_\+\+S\+PI}}~\mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1}}
\begin{DoxyCompactList}\small\item\em S\+PI Interface pins. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga074e889f20cfe30afac8c0987aff28c4}{L\+C\+D\+\_\+\+S\+D\+\_\+\+S\+P\+I\+\_\+\+C\+LK}}~\mbox{\hyperlink{group___a_p_b2__peripheral_ga289cc086580f4b6a080ea0ed3dd4a7af}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+P\+I1}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gaee89f642bb559e12db93e9f412ea185e}{S\+P\+I\+\_\+\+S\+C\+K\+\_\+\+P\+IN}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga32dbe930f52ce5ab60190c65e9dc741e}{G\+P\+I\+O\+\_\+\+Pin\+\_\+5}}                  /$\ast$ P\+A.\+5 $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga3bc07bc1a9104b333dfc43b5a5fda656}{S\+P\+I\+\_\+\+S\+C\+K\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gafc3990b92a1f8c6951299ec49394414b}{S\+P\+I\+\_\+\+S\+C\+K\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK}}~\mbox{\hyperlink{group___a_p_b2__peripheral_ga44b92fbf2e288796b1acbce2708f3636}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OA}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga33462f091911471d16a53fc89f337bca}{S\+P\+I\+\_\+\+S\+C\+K\+\_\+\+S\+O\+U\+R\+CE}}~\mbox{\hyperlink{group___g_p_i_o___pin__sources_gaf231e680fe2db4ea44a7fd0f5d5c5875}{G\+P\+I\+O\+\_\+\+Pin\+Source5}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga79bd6531cc6913eeae2c8e1b8375d9e3}{S\+P\+I\+\_\+\+S\+C\+K\+\_\+\+AF}}~G\+P\+I\+O\+\_\+\+A\+F\+\_\+5
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga315722498711fce1e1aa6ea6654385cf}{S\+P\+I\+\_\+\+M\+I\+S\+O\+\_\+\+P\+IN}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf047899d873f27c2db9f50b342e35a58}{G\+P\+I\+O\+\_\+\+Pin\+\_\+6}}                  /$\ast$ P\+A.\+6 $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga7c73b5516fc191a0050bf4592cd648d5}{S\+P\+I\+\_\+\+M\+I\+S\+O\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gaecf0405dce1d881f2d9ecb9e40f9ecb1}{S\+P\+I\+\_\+\+M\+I\+S\+O\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK}}~\mbox{\hyperlink{group___a_p_b2__peripheral_ga44b92fbf2e288796b1acbce2708f3636}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OA}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga178d4862e1bc8af450c3dabcd27c0ff7}{S\+P\+I\+\_\+\+M\+I\+S\+O\+\_\+\+S\+O\+U\+R\+CE}}~\mbox{\hyperlink{group___g_p_i_o___pin__sources_gada41b6bd03b2873a2400628df0a1026e}{G\+P\+I\+O\+\_\+\+Pin\+Source6}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga2827f5955adc05e0505e5b19f8eec813}{S\+P\+I\+\_\+\+M\+I\+S\+O\+\_\+\+AF}}~G\+P\+I\+O\+\_\+\+A\+F\+\_\+5
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga67d2c0b6e0ecbd0351958756e4830172}{S\+P\+I\+\_\+\+M\+O\+S\+I\+\_\+\+P\+IN}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga7346b6ce5507bd28a7a79e7dcc816c08}{G\+P\+I\+O\+\_\+\+Pin\+\_\+7}}                  /$\ast$ P\+A.\+7 $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga246babcc2ebf4d22d74c03861f4cca3c}{S\+P\+I\+\_\+\+M\+O\+S\+I\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga0f49bb2aa4ba118c68016b00685b1446}{S\+P\+I\+\_\+\+M\+O\+S\+I\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK}}~\mbox{\hyperlink{group___a_p_b2__peripheral_ga44b92fbf2e288796b1acbce2708f3636}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OA}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga3065bf54b403a4db0aea6c47599b2560}{S\+P\+I\+\_\+\+M\+O\+S\+I\+\_\+\+S\+O\+U\+R\+CE}}~\mbox{\hyperlink{group___g_p_i_o___pin__sources_ga609974472a3a7c5274fc56018d7adf16}{G\+P\+I\+O\+\_\+\+Pin\+Source7}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gacabe53c53fed7efc98fd8a0bb9326d47}{S\+P\+I\+\_\+\+M\+O\+S\+I\+\_\+\+AF}}~G\+P\+I\+O\+\_\+\+A\+F\+\_\+5
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga323b5431fba170151f0fc83a3c72f352}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga323b5431fba170151f0fc83a3c72f352}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!LCD\_SD\_SPI@{LCD\_SD\_SPI}}
\index{LCD\_SD\_SPI@{LCD\_SD\_SPI}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{LCD\_SD\_SPI}{LCD\_SD\_SPI}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+S\+D\+\_\+\+S\+PI~\mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1}}}



S\+PI Interface pins. 

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga074e889f20cfe30afac8c0987aff28c4}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga074e889f20cfe30afac8c0987aff28c4}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!LCD\_SD\_SPI\_CLK@{LCD\_SD\_SPI\_CLK}}
\index{LCD\_SD\_SPI\_CLK@{LCD\_SD\_SPI\_CLK}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{LCD\_SD\_SPI\_CLK}{LCD\_SD\_SPI\_CLK}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+S\+D\+\_\+\+S\+P\+I\+\_\+\+C\+LK~\mbox{\hyperlink{group___a_p_b2__peripheral_ga289cc086580f4b6a080ea0ed3dd4a7af}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+S\+P\+I1}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga2827f5955adc05e0505e5b19f8eec813}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga2827f5955adc05e0505e5b19f8eec813}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_MISO\_AF@{SPI\_MISO\_AF}}
\index{SPI\_MISO\_AF@{SPI\_MISO\_AF}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_MISO\_AF}{SPI\_MISO\_AF}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+M\+I\+S\+O\+\_\+\+AF~G\+P\+I\+O\+\_\+\+A\+F\+\_\+5}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gaecf0405dce1d881f2d9ecb9e40f9ecb1}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gaecf0405dce1d881f2d9ecb9e40f9ecb1}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_MISO\_GPIO\_CLK@{SPI\_MISO\_GPIO\_CLK}}
\index{SPI\_MISO\_GPIO\_CLK@{SPI\_MISO\_GPIO\_CLK}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_MISO\_GPIO\_CLK}{SPI\_MISO\_GPIO\_CLK}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+M\+I\+S\+O\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK~\mbox{\hyperlink{group___a_p_b2__peripheral_ga44b92fbf2e288796b1acbce2708f3636}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OA}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga7c73b5516fc191a0050bf4592cd648d5}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga7c73b5516fc191a0050bf4592cd648d5}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_MISO\_GPIO\_PORT@{SPI\_MISO\_GPIO\_PORT}}
\index{SPI\_MISO\_GPIO\_PORT@{SPI\_MISO\_GPIO\_PORT}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_MISO\_GPIO\_PORT}{SPI\_MISO\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+M\+I\+S\+O\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}} $\ast$/}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga315722498711fce1e1aa6ea6654385cf}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga315722498711fce1e1aa6ea6654385cf}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_MISO\_PIN@{SPI\_MISO\_PIN}}
\index{SPI\_MISO\_PIN@{SPI\_MISO\_PIN}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_MISO\_PIN}{SPI\_MISO\_PIN}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+M\+I\+S\+O\+\_\+\+P\+IN~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf047899d873f27c2db9f50b342e35a58}{G\+P\+I\+O\+\_\+\+Pin\+\_\+6}}                  /$\ast$ P\+A.\+6 $\ast$/}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga178d4862e1bc8af450c3dabcd27c0ff7}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga178d4862e1bc8af450c3dabcd27c0ff7}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_MISO\_SOURCE@{SPI\_MISO\_SOURCE}}
\index{SPI\_MISO\_SOURCE@{SPI\_MISO\_SOURCE}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_MISO\_SOURCE}{SPI\_MISO\_SOURCE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+M\+I\+S\+O\+\_\+\+S\+O\+U\+R\+CE~\mbox{\hyperlink{group___g_p_i_o___pin__sources_gada41b6bd03b2873a2400628df0a1026e}{G\+P\+I\+O\+\_\+\+Pin\+Source6}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gacabe53c53fed7efc98fd8a0bb9326d47}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gacabe53c53fed7efc98fd8a0bb9326d47}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_MOSI\_AF@{SPI\_MOSI\_AF}}
\index{SPI\_MOSI\_AF@{SPI\_MOSI\_AF}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_MOSI\_AF}{SPI\_MOSI\_AF}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+M\+O\+S\+I\+\_\+\+AF~G\+P\+I\+O\+\_\+\+A\+F\+\_\+5}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga0f49bb2aa4ba118c68016b00685b1446}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga0f49bb2aa4ba118c68016b00685b1446}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_MOSI\_GPIO\_CLK@{SPI\_MOSI\_GPIO\_CLK}}
\index{SPI\_MOSI\_GPIO\_CLK@{SPI\_MOSI\_GPIO\_CLK}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_MOSI\_GPIO\_CLK}{SPI\_MOSI\_GPIO\_CLK}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+M\+O\+S\+I\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK~\mbox{\hyperlink{group___a_p_b2__peripheral_ga44b92fbf2e288796b1acbce2708f3636}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OA}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga246babcc2ebf4d22d74c03861f4cca3c}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga246babcc2ebf4d22d74c03861f4cca3c}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_MOSI\_GPIO\_PORT@{SPI\_MOSI\_GPIO\_PORT}}
\index{SPI\_MOSI\_GPIO\_PORT@{SPI\_MOSI\_GPIO\_PORT}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_MOSI\_GPIO\_PORT}{SPI\_MOSI\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+M\+O\+S\+I\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}} $\ast$/}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga67d2c0b6e0ecbd0351958756e4830172}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga67d2c0b6e0ecbd0351958756e4830172}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_MOSI\_PIN@{SPI\_MOSI\_PIN}}
\index{SPI\_MOSI\_PIN@{SPI\_MOSI\_PIN}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_MOSI\_PIN}{SPI\_MOSI\_PIN}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+M\+O\+S\+I\+\_\+\+P\+IN~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga7346b6ce5507bd28a7a79e7dcc816c08}{G\+P\+I\+O\+\_\+\+Pin\+\_\+7}}                  /$\ast$ P\+A.\+7 $\ast$/}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga3065bf54b403a4db0aea6c47599b2560}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga3065bf54b403a4db0aea6c47599b2560}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_MOSI\_SOURCE@{SPI\_MOSI\_SOURCE}}
\index{SPI\_MOSI\_SOURCE@{SPI\_MOSI\_SOURCE}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_MOSI\_SOURCE}{SPI\_MOSI\_SOURCE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+M\+O\+S\+I\+\_\+\+S\+O\+U\+R\+CE~\mbox{\hyperlink{group___g_p_i_o___pin__sources_ga609974472a3a7c5274fc56018d7adf16}{G\+P\+I\+O\+\_\+\+Pin\+Source7}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga79bd6531cc6913eeae2c8e1b8375d9e3}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga79bd6531cc6913eeae2c8e1b8375d9e3}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_SCK\_AF@{SPI\_SCK\_AF}}
\index{SPI\_SCK\_AF@{SPI\_SCK\_AF}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_SCK\_AF}{SPI\_SCK\_AF}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+S\+C\+K\+\_\+\+AF~G\+P\+I\+O\+\_\+\+A\+F\+\_\+5}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gafc3990b92a1f8c6951299ec49394414b}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gafc3990b92a1f8c6951299ec49394414b}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_SCK\_GPIO\_CLK@{SPI\_SCK\_GPIO\_CLK}}
\index{SPI\_SCK\_GPIO\_CLK@{SPI\_SCK\_GPIO\_CLK}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_SCK\_GPIO\_CLK}{SPI\_SCK\_GPIO\_CLK}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+S\+C\+K\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK~\mbox{\hyperlink{group___a_p_b2__peripheral_ga44b92fbf2e288796b1acbce2708f3636}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OA}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga3bc07bc1a9104b333dfc43b5a5fda656}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga3bc07bc1a9104b333dfc43b5a5fda656}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_SCK\_GPIO\_PORT@{SPI\_SCK\_GPIO\_PORT}}
\index{SPI\_SCK\_GPIO\_PORT@{SPI\_SCK\_GPIO\_PORT}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_SCK\_GPIO\_PORT}{SPI\_SCK\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+S\+C\+K\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}} $\ast$/}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gaee89f642bb559e12db93e9f412ea185e}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_gaee89f642bb559e12db93e9f412ea185e}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_SCK\_PIN@{SPI\_SCK\_PIN}}
\index{SPI\_SCK\_PIN@{SPI\_SCK\_PIN}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_SCK\_PIN}{SPI\_SCK\_PIN}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+S\+C\+K\+\_\+\+P\+IN~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga32dbe930f52ce5ab60190c65e9dc741e}{G\+P\+I\+O\+\_\+\+Pin\+\_\+5}}                  /$\ast$ P\+A.\+5 $\ast$/}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga33462f091911471d16a53fc89f337bca}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i_ga33462f091911471d16a53fc89f337bca}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}!SPI\_SCK\_SOURCE@{SPI\_SCK\_SOURCE}}
\index{SPI\_SCK\_SOURCE@{SPI\_SCK\_SOURCE}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_SPI}}
\subsubsection{\texorpdfstring{SPI\_SCK\_SOURCE}{SPI\_SCK\_SOURCE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+S\+C\+K\+\_\+\+S\+O\+U\+R\+CE~\mbox{\hyperlink{group___g_p_i_o___pin__sources_gaf231e680fe2db4ea44a7fd0f5d5c5875}{G\+P\+I\+O\+\_\+\+Pin\+Source5}}}

