#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jul 28 21:23:06 2020
# Process ID: 16908
# Current directory: D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16252 D:\thameera\ACA Folder\sem8\hdl\project\HDL_Project\edge_detection.xpr
# Log file: D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/vivado.log
# Journal file: D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 790.078 ; gain = 123.035
update_compile_order -fileset sources_1
open_project {D:/thameera/ACA Folder/sem8/hdl/hdl_project_my_repo/Image_FIlter/Image_FIlter.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 895.043 ; gain = 32.320
update_compile_order -fileset sources_1
current_project edge_detection
current_project Image_FIlter
current_project edge_detection
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1377.742 ; gain = 231.848
---------------------------------------------------------------------------------
ERROR: [Synth 8-989] edge_detection_done_out is already declared in this region [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:39]
INFO: [Synth 8-2810] unit fsm ignored due to previous errors [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1425.551 ; gain = 279.656
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1444.289 ; gain = 2.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:44]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'padding' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:34' bound to instance 'pad1' of component 'padding' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:184]
INFO: [Synth 8-638] synthesizing module 'padding' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pad_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element pad_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'padding' (1#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'convolve' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:34' bound to instance 'conv1' of component 'convolve' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:196]
INFO: [Synth 8-638] synthesizing module 'convolve' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element kernel_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element kernel_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element img_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element img_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element img_pixel_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'convolve' (2#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:52]
INFO: [Synth 8-3491] module 'input_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/input_image_stub.vhdl:5' bound to instance 'input_ram' of component 'input_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:208]
INFO: [Synth 8-638] synthesizing module 'input_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/input_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'padded_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/padded_image_stub.vhdl:5' bound to instance 'padded_ram' of component 'padded_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:219]
INFO: [Synth 8-638] synthesizing module 'padded_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/padded_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'output_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/output_image_stub.vhdl:5' bound to instance 'output_ram' of component 'output_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/output_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'fsm' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:34' bound to instance 'fsm1' of component 'fsm' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fsm' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (3#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:50]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:36' bound to instance 'uart1' of component 'uart' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:255]
INFO: [Synth 8-638] synthesizing module 'UART' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:59]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:61]
	Parameter data_bits bound to: 8 - type: integer 
	Parameter stop_bit_ticks bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART_comms.vhd:28' bound to instance 'receiver' of component 'uart_rx' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:107]
ERROR: [Synth 8-3493] module 'uart_rx' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART_comms.vhd:28' does not have matching formal port for component port 'rst_n' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:107]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:59]
ERROR: [Synth 8-285] failed synthesizing module 'main' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1444.289 ; gain = 2.625
---------------------------------------------------------------------------------
RTL Elaboration failed
19 Infos, 8 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1467.789 ; gain = 17.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:44]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'padding' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:34' bound to instance 'pad1' of component 'padding' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:184]
INFO: [Synth 8-638] synthesizing module 'padding' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pad_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element pad_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'padding' (1#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'convolve' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:34' bound to instance 'conv1' of component 'convolve' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:196]
INFO: [Synth 8-638] synthesizing module 'convolve' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element kernel_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element kernel_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element img_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element img_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element img_pixel_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'convolve' (2#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:52]
INFO: [Synth 8-3491] module 'input_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/input_image_stub.vhdl:5' bound to instance 'input_ram' of component 'input_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:208]
INFO: [Synth 8-638] synthesizing module 'input_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/input_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'padded_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/padded_image_stub.vhdl:5' bound to instance 'padded_ram' of component 'padded_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:219]
INFO: [Synth 8-638] synthesizing module 'padded_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/padded_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'output_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/output_image_stub.vhdl:5' bound to instance 'output_ram' of component 'output_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/output_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'fsm' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:34' bound to instance 'fsm1' of component 'fsm' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fsm' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (3#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:50]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:36' bound to instance 'uart1' of component 'uart' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:255]
INFO: [Synth 8-638] synthesizing module 'UART' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:59]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:61]
	Parameter data_bits bound to: 8 - type: integer 
	Parameter stop_bit_ticks bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART_comms.vhd:28' bound to instance 'receiver' of component 'uart_rx' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:107]
ERROR: [Synth 8-3493] module 'uart_rx' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART_comms.vhd:28' does not have matching formal port for component port 'rst_n' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:107]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:59]
ERROR: [Synth 8-285] failed synthesizing module 'main' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1467.789 ; gain = 17.840
---------------------------------------------------------------------------------
RTL Elaboration failed
19 Infos, 8 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1474.133 ; gain = 6.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:44]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'padding' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:34' bound to instance 'pad1' of component 'padding' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:184]
INFO: [Synth 8-638] synthesizing module 'padding' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pad_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element pad_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'padding' (1#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'convolve' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:34' bound to instance 'conv1' of component 'convolve' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:196]
INFO: [Synth 8-638] synthesizing module 'convolve' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element kernel_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element kernel_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element img_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element img_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element img_pixel_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'convolve' (2#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:52]
INFO: [Synth 8-3491] module 'input_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/input_image_stub.vhdl:5' bound to instance 'input_ram' of component 'input_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:208]
INFO: [Synth 8-638] synthesizing module 'input_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/input_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'padded_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/padded_image_stub.vhdl:5' bound to instance 'padded_ram' of component 'padded_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:219]
INFO: [Synth 8-638] synthesizing module 'padded_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/padded_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'output_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/output_image_stub.vhdl:5' bound to instance 'output_ram' of component 'output_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/output_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'fsm' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:34' bound to instance 'fsm1' of component 'fsm' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fsm' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (3#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:50]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:36' bound to instance 'uart1' of component 'uart' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:255]
INFO: [Synth 8-638] synthesizing module 'UART' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:59]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
	Parameter data_bits bound to: 8 - type: integer 
	Parameter stop_bit_ticks bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART_comms.vhd:28' bound to instance 'receiver' of component 'uart_rx' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:107]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART_comms.vhd:41]
	Parameter data_bits bound to: 8 - type: integer 
	Parameter stop_bit_ticks bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART_comms.vhd:41]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/uart_tx.vhd:37' bound to instance 'transmitter' of component 'uart_tx' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:115]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/uart_tx.vhd:54]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (5#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/uart_tx.vhd:54]
WARNING: [Synth 8-5640] Port 'clock' is missing in component declaration [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:89]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:89]
INFO: [Synth 8-3491] module 'baud_generator' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/baud_generator.vhd:35' bound to instance 'baud_gen' of component 'baud_generator' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:124]
ERROR: [Synth 8-3493] module 'baud_generator' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/baud_generator.vhd:35' does not have matching formal port for component port 'clk' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:124]
ERROR: [Synth 8-3493] module 'baud_generator' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/baud_generator.vhd:35' does not have matching formal port for component port 'rst_n' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:124]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:59]
ERROR: [Synth 8-285] failed synthesizing module 'main' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.133 ; gain = 6.344
---------------------------------------------------------------------------------
RTL Elaboration failed
25 Infos, 9 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1474.754 ; gain = 0.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:44]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'padding' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:34' bound to instance 'pad1' of component 'padding' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:184]
INFO: [Synth 8-638] synthesizing module 'padding' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pad_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element pad_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'padding' (1#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'convolve' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:34' bound to instance 'conv1' of component 'convolve' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:196]
INFO: [Synth 8-638] synthesizing module 'convolve' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:52]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element kernel_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element kernel_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element img_x_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element img_y_index_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element img_pixel_reg was removed.  [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'convolve' (2#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd:52]
INFO: [Synth 8-3491] module 'input_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/input_image_stub.vhdl:5' bound to instance 'input_ram' of component 'input_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:208]
INFO: [Synth 8-638] synthesizing module 'input_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/input_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'padded_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/padded_image_stub.vhdl:5' bound to instance 'padded_ram' of component 'padded_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:219]
INFO: [Synth 8-638] synthesizing module 'padded_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/padded_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'output_image' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/output_image_stub.vhdl:5' bound to instance 'output_ram' of component 'output_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_image' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/.Xil/Vivado-16908-THAMEERA-PC/realtime/output_image_stub.vhdl:21]
INFO: [Synth 8-3491] module 'fsm' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:34' bound to instance 'fsm1' of component 'fsm' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fsm' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (3#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd:50]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:36' bound to instance 'uart1' of component 'uart' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:255]
INFO: [Synth 8-638] synthesizing module 'UART' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:59]
	Parameter pixel_depth bound to: 8 - type: integer 
	Parameter input_width bound to: 25 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
	Parameter data_bits bound to: 8 - type: integer 
	Parameter stop_bit_ticks bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART_comms.vhd:28' bound to instance 'receiver' of component 'uart_rx' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:107]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART_comms.vhd:41]
	Parameter data_bits bound to: 8 - type: integer 
	Parameter stop_bit_ticks bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART_comms.vhd:41]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/uart_tx.vhd:37' bound to instance 'transmitter' of component 'uart_tx' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:115]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/uart_tx.vhd:54]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (5#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/uart_tx.vhd:54]
INFO: [Synth 8-3491] module 'baud_generator' declared at 'D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/baud_generator.vhd:35' bound to instance 'baud_gen' of component 'baud_generator' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:124]
INFO: [Synth 8-638] synthesizing module 'baud_generator' [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/baud_generator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'baud_generator' (6#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/baud_generator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'UART' (7#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd:59]
WARNING: [Synth 8-3848] Net input_img_uart in module/entity main does not have driver. [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'main' (8#1) [D:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd:44]
WARNING: [Synth 8-3331] design baud_generator has unconnected port rst_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.754 ; gain = 0.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1481.781 ; gain = 7.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1481.781 ; gain = 7.648
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/ip/input_image/input_image.dcp' for cell 'input_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/ip/padded_image/padded_image.dcp' for cell 'padded_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/thameera/ACA Folder/sem8/hdl/project/HDL_Project/edge_detection.srcs/sources_1/ip/output_image/output_image.dcp' for cell 'output_ram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1503.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1623.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1623.676 ; gain = 149.543
39 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1623.676 ; gain = 149.543
close_design
close_project
