Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar  7 16:36:53 2024
| Host         : Desktop-Joey running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Videokaart_full_control_sets_placed.rpt
| Design       : Videokaart_full
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   160 |
|    Minimum number of control sets                        |   160 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   640 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   160 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   156 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              97 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            4346 |         2309 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------+--------------------------------+------------------+----------------+--------------+
|    Clock Signal   |          Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------+--------------------------------+------------------+----------------+--------------+
|  clk100_IBUF_BUFG | z2/DataArray[0][ID][6]_i_2_n_0  | z2/DataArray[0][ID][6]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG | z8/FSM_onehot_counter_reg[0][0] |                                |                4 |              9 |         2.25 |
|  clk100_IBUF_BUFG | z1/ypos[8]_i_1_n_0              |                                |                4 |              9 |         2.25 |
|  clk100_IBUF_BUFG | z8/E[0]                         |                                |                4 |             10 |         2.50 |
|  clk100_IBUF_BUFG | z8/data                         | z8/data_reg[15]                |                7 |             16 |         2.29 |
|  clk100_IBUF_BUFG | z2/DataArray[0][ID][6]_i_2_n_0  |                                |               10 |             23 |         2.30 |
|  clk100_IBUF_BUFG | z8/LowestId0                    |                                |               10 |             27 |         2.70 |
|  clk100_IBUF_BUFG | z2/DataArray[116][ID]           |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_26[0]          |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_18[0]          |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_21[0]          |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[144][ID]           |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[139][ID]           |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[115][ID]           |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[13][ID]            |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[148][ID]           |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[12][ID]            |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[16][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[123][ID]           |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[133][ID]           |                                |               11 |             28 |         2.55 |
|  clk100_IBUF_BUFG | z2/DataArray[141][ID]           |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[137][ID]           |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[112][ID]           |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[131][ID]           |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[138][ID]           |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[147][ID]           |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[107][ID]           |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[111][ID]           |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[119][ID]           |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[140][ID]           |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[143][ID]           |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[14][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[132][ID]           |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[145][ID]           |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[146][ID]           |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[135][ID]           |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[129][ID]           |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[108][ID]           |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[101][ID]           |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[149][ID]           |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_14[0]          |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[117][ID]           |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[142][ID]           |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[130][ID]           |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[102][ID]           |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[121][ID]           |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[114][ID]           |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[110][ID]           |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[10][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[136][ID]           |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[120][ID]           |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[134][ID]           |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[22][ID]            |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[54][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[46][ID]            |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[1][ID]             |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[24][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[33][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[53][ID]            |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[28][ID]            |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[55][ID]            |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[17][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[20][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[25][ID]            |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[32][ID]            |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[39][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[47][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[49][ID]            |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[4][ID]             |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[51][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[56][ID]            |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[58][ID]            |                                |               19 |             28 |         1.47 |
|  clk100_IBUF_BUFG | z2/DataArray[57][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[21][ID]            |                                |               11 |             28 |         2.55 |
|  clk100_IBUF_BUFG | z2/DataArray[44][ID]            |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[37][ID]            |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[3][ID]             |                                |               19 |             28 |         1.47 |
|  clk100_IBUF_BUFG | z2/DataArray[41][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[27][ID]            |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[30][ID]            |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[40][ID]            |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[26][ID]            |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[43][ID]            |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[34][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[29][ID]            |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[42][ID]            |                                |               19 |             28 |         1.47 |
|  clk100_IBUF_BUFG | z2/DataArray[48][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[52][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[36][ID]            |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[19][ID]            |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[23][ID]            |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[45][ID]            |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[50][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[81][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[64][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[68][ID]            |                                |                8 |             28 |         3.50 |
|  clk100_IBUF_BUFG | z2/DataArray[6][ID]             |                                |               11 |             28 |         2.55 |
|  clk100_IBUF_BUFG | z2/DataArray[84][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[85][ID]            |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[86][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[87][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[79][ID]            |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z2/DataArray[74][ID]            |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[62][ID]            |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z2/DataArray[82][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[61][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[80][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[83][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[75][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[63][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[66][ID]            |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[60][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[59][ID]            |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z2/DataArray[67][ID]            |                                |               11 |             28 |         2.55 |
|  clk100_IBUF_BUFG | z2/DataArray[69][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[70][ID]            |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[73][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[76][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[77][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[7][ID]             |                                |               19 |             28 |         1.47 |
|  clk100_IBUF_BUFG | z2/DataArray[5][ID]             |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[65][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[72][ID]            |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[88][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[89][ID]            |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z2/DataArray[91][ID]            |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z2/DataArray[8][ID]             |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z2/DataArray[90][ID]            |                                |               20 |             28 |         1.40 |
|  clk100_IBUF_BUFG | z2/DataArray[95][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[98][ID]            |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z2/DataArray[94][ID]            |                                |               12 |             28 |         2.33 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_15[0]          |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_12[0]          |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_10[0]          |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_13[0]          |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_16[0]          |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_19[0]          |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_20[0]          |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_23[0]          |                                |               19 |             28 |         1.47 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_17[0]          |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_24[0]          |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_25[0]          |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_27[0]          |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_28[0]          |                                |               16 |             28 |         1.75 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_30[0]          |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_5[0]           |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_6[0]           |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_29[0]          |                                |               14 |             28 |         2.00 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_7[0]           |                                |               11 |             28 |         2.55 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_8[0]           |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_4[0]           |                                |               17 |             28 |         1.65 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_9[0]           |                                |               13 |             28 |         2.15 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_22[0]          |                                |               18 |             28 |         1.56 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_11[0]          |                                |               19 |             28 |         1.47 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_3[0]           |                                |               15 |             28 |         1.87 |
|  clk100_IBUF_BUFG | z8/vcount_reg[7]_2[0]           |                                |               14 |             28 |         2.00 |
|  z0/inst/clk_out1 | z8/vcount[9]_i_1_n_0            |                                |               15 |             30 |         2.00 |
|  z0/inst/clk_out1 |                                 |                                |               17 |             38 |         2.24 |
|  clk100_IBUF_BUFG |                                 |                                |               32 |             63 |         1.97 |
|  clk100_IBUF_BUFG | z1/DataCount                    |                                |               20 |             66 |         3.30 |
+-------------------+---------------------------------+--------------------------------+------------------+----------------+--------------+


