{
  "gvsoc": {
    "cycles_to_seconds": "int(max(cycles * nb_cores / 5000000, 120))",
    "trace-file": "stdout",
    "trace": [],
    "load-binary": [],
    "pdb-no-break": "True",
    "werror": "True",
    "vcd": {
      "help": {
        "active": "Activate VCD tracing.",
        "all": "Activate all VCD traces.",
        "gtkw": "Generate script for Gtkwave."
      },
      "active": false,
      "all": true,
      "gtkw": false,
      "files": []
    }
  },
  "dpi_models": {
    "uart_loopback": {
      "module": "uart_tb.so",
      "baudrate": 625000,
      "loopback": true,
      "stdout": true,
      "tx_file": "tx_uart.log",
      "ports": {
        "in": {
          "type": "uart",
          "itf": 0
        }
      }
    }
  },
  "platform": {
    "default": "gvsoc",
    "gvsoc": {},
    "vp": {},
    "fpga": {},
    "board": {},
    "rtl": {},
    "hsa": {}
  },
  "pulp_compiler": {
    "default": "gcc",
    "gcc": {},
    "llvm": {}
  },
  "pulp_rt_version": {
    "default": "bench",
    "release": {},
    "bench": {},
    "profile0": {},
    "profile1": {},
    "debug": {}
  },
  "pulp_omp_version": {
    "default": "libgomp",
    "libgomp": {},
    "new": {}
  },
  "vsim": {
    "help": {
      "gui": "Open modelsim using the GUI.",
      "simchecker": "Activate instruction checking through golden model.",
      "script": "Specify the script used to launch the platform"
    },
    "script": null,
    "gui": false,
    "simchecker": false,
    "args": []
  },
  "runner": {
    "py-stack": false
  },
  "options": {
    "rt": {
      "version": "bench",
      "type": "pulp-rt",
      "stack_size": 2048,
      "cl_master_stack_size": 1024,
      "cl_slave_stack_size": 1024,
      "io": true,
      "warnings": true,
      "werror": true,
      "assert": false,
      "trace": false,
      "trace_level": 0,
      "traces": "all",
      "libc": false,
      "no-rt": false,
      "no-link-script": false,
      "no-crt0": false,
      "cluster-start": false,
      "openmp": true,
      "openmp-rt": "libgomp",
      "iodev": "default",
      "iodevs": {
        "default": {
          "value": "0"
        },
        "uart": {
          "value": "1",
          "channel": "0",
          "baudrate": "625000"
        }
      },
      "start-all": "true"
    }
  },
  "loader": {
    "bridge": "none",
    "cable": "proxy",
    "binaries": [],
    "boot": {
      "mode": "rom"
    }
  },
  "system_tree": {
    "system": "pulp",
    "vp_class": "pulp/system",
    "vp_comps": [
      "board"
    ],
    "board": {
      "vp_class": "pulp/board",
      "vp_comps": [
        "pulp_chip/pulp"
      ],
      "pulp_chip": {
        "pulp": {
          "name": "pulp",
          "pulp_chip_family": "pulp",
          "pulp_chip_version": 0,
          "boot_from_rom": false,
          "hal_files": [
            "hal/chips/pulp/pulp.h"
          ],
          "archi_files": [
            "archi/chips/pulp/pulp.h",
            "archi/chips/pulp/memory_map.h",
            "archi/chips/pulp/properties.h",
            "archi/chips/pulp/apb_soc.h"
          ],
          "vp_class": "pulp/chip",
          "vp_comps": [
            "soc",
            "soc_clock"
          ],
          "vp_bindings": [
            [
              "soc_clock->out",
              "soc->clock"
            ]
          ],
          "pads": {
            "spim0": {
              "udma_channel": 0
            },
            "spim1": {
              "udma_channel": 1
            },
            "hyper0": {
              "udma_channel": 2
            },
            "uart0": {
              "udma_channel": 3
            },
            "i2c0": {
              "udma_channel": 4
            },
            "i2c1": {
              "udma_channel": 5
            },
            "i2s0": {
              "udma_channel": 6,
              "udma_subchannel": 0
            },
            "i2s1": {
              "udma_channel": 6,
              "udma_subchannel": 1
            },
            "cpi0": {
              "udma_channel": 7
            }
          },
          "soc_clock": {
            "vp_class": "vp/clock_domain",
            "frequency": 100000000
          },
          "soc": {
            "vp_class": "pulp/soc",
            "vp_comps": [
              "axi_ico",
              "soc_ico",
              "fc",
              "l2_priv0",
              "l2_priv1",
              "l2_shared_0",
              "l2_shared_1",
              "l2_shared_2",
              "l2_shared_3",
              "plt_loader",
              "fc_itc",
              "fll0",
              "fll1",
              "fll2",
              "fll_ctrl",
              "apb_soc_ctrl",
              "stdout",
              "timer",
              "soc_eu",
              "udma",
              "cluster"
            ],
            "vp_bindings": [
              [
                "soc_ico/apb_ico->stdout",
                "stdout->in"
              ],
              [
                "soc_ico/apb_ico->fll0",
                "fll0->in"
              ],
              [
                "soc_ico/apb_ico->fll1",
                "fll1->in"
              ],
              [
                "soc_ico/apb_ico->fll2",
                "fll2->in"
              ],
              [
                "soc_ico/apb_ico->udma",
                "udma->in"
              ],
              [
                "soc_ico/apb_ico->soc_eu",
                "soc_eu->in"
              ],
              [
                "soc_ico/apb_ico->apb_soc_ctrl",
                "apb_soc_ctrl->in"
              ],
              [
                "soc_ico/apb_ico->fc_itc",
                "fc_itc->in"
              ],
              [
                "soc_ico/apb_ico->fc_timer",
                "timer->in"
              ],
              [
                "soc_ico/hb_ico->out_0",
                "l2_shared_0->in"
              ],
              [
                "soc_ico/hb_ico->out_1",
                "l2_shared_1->in"
              ],
              [
                "soc_ico/hb_ico->out_2",
                "l2_shared_2->in"
              ],
              [
                "soc_ico/hb_ico->out_3",
                "l2_shared_3->in"
              ],
              [
                "fc->fetch",
                "soc_ico/fc_fetch_ico->in"
              ],
              [
                "fc->data",
                "soc_ico/fc_data_ico->in"
              ],
              [
                "soc_ico/ll_ico->l2_priv0",
                "l2_priv0->in"
              ],
              [
                "soc_ico/ll_ico->l2_priv0_alias",
                "l2_priv0->in"
              ],
              [
                "soc_ico/ll_ico->l2_priv1",
                "l2_priv1->in"
              ],
              [
                "soc_ico/ll_ico->l2_shared",
                "soc_ico/hb_ico->in"
              ],
              [
                "soc_ico/ll_ico->axi_master",
                "axi_ico->in"
              ],
              [
                "axi_ico->cluster",
                "cluster/cluster_ico->in"
              ],
              [
                "cluster/cluster_ico->soc",
                "soc_ico/ll_ico->in"
              ],
              [
                "plt_loader->out",
                "soc_ico/ll_ico->in"
              ],
              [
                "fc_itc->irq_req",
                "fc->irq_req"
              ],
              [
                "fc->irq_ack",
                "fc_itc->irq_ack"
              ],
              [
                "cluster/dma->ext_irq_itf",
                "fc_itc->in_event_8"
              ]
            ],
            "plt_loader": {
              "vp_class": "utils/loader",
              "binaries": [
                "test/test"
              ]
            },
            "nb_cluster": 1,
            "cluster": {
              "version": 5,
              "nb_pe": 8,
              "vp_comps": [
                "l1",
                "cluster_ico",
                "periph_ico",
                "l1_ico",
                "pe0",
                "pe1",
                "pe2",
                "pe3",
                "pe4",
                "pe5",
                "pe6",
                "pe7",
                "cluster_ctrl",
                "icache_ctrl",
                "event_unit",
                "demux_periph_ico",
                "timer",
                "dma"
              ],
              "vp_bindings": [
                [
                  "cluster_ico->l1",
                  "l1_ico/ext2loc->in"
                ],
                [
                  "cluster_ico->periph_ico",
                  "periph_ico->in"
                ],
                [
                  "periph_ico->icache_ctrl",
                  "icache_ctrl->in"
                ],
                [
                  "periph_ico->event_unit",
                  "event_unit->in"
                ],
                [
                  "periph_ico->cluster_ctrl",
                  "cluster_ctrl->in"
                ],
                [
                  "periph_ico->timer",
                  "timer->in"
                ],
                [
                  "periph_ico->dma",
                  "dma->in_8"
                ],
                [
                  "periph_ico->cluster_ico",
                  "cluster_ico->in"
                ],
                [
                  "cluster_ctrl->bootaddr_0",
                  "pe0->bootaddr"
                ],
                [
                  "cluster_ctrl->bootaddr_1",
                  "pe1->bootaddr"
                ],
                [
                  "cluster_ctrl->bootaddr_2",
                  "pe2->bootaddr"
                ],
                [
                  "cluster_ctrl->bootaddr_3",
                  "pe3->bootaddr"
                ],
                [
                  "cluster_ctrl->bootaddr_4",
                  "pe4->bootaddr"
                ],
                [
                  "cluster_ctrl->bootaddr_5",
                  "pe5->bootaddr"
                ],
                [
                  "cluster_ctrl->bootaddr_6",
                  "pe6->bootaddr"
                ],
                [
                  "cluster_ctrl->bootaddr_7",
                  "pe7->bootaddr"
                ],
                [
                  "cluster_ctrl->fetchen_0",
                  "pe0->fetchen"
                ],
                [
                  "cluster_ctrl->fetchen_1",
                  "pe1->fetchen"
                ],
                [
                  "cluster_ctrl->fetchen_2",
                  "pe2->fetchen"
                ],
                [
                  "cluster_ctrl->fetchen_3",
                  "pe3->fetchen"
                ],
                [
                  "cluster_ctrl->fetchen_4",
                  "pe4->fetchen"
                ],
                [
                  "cluster_ctrl->fetchen_5",
                  "pe5->fetchen"
                ],
                [
                  "cluster_ctrl->fetchen_6",
                  "pe6->fetchen"
                ],
                [
                  "cluster_ctrl->fetchen_7",
                  "pe7->fetchen"
                ],
                [
                  "pe0->data",
                  "l1_ico/pe0_ico->in"
                ],
                [
                  "pe1->data",
                  "l1_ico/pe1_ico->in"
                ],
                [
                  "pe2->data",
                  "l1_ico/pe2_ico->in"
                ],
                [
                  "pe3->data",
                  "l1_ico/pe3_ico->in"
                ],
                [
                  "pe4->data",
                  "l1_ico/pe4_ico->in"
                ],
                [
                  "pe5->data",
                  "l1_ico/pe5_ico->in"
                ],
                [
                  "pe6->data",
                  "l1_ico/pe6_ico->in"
                ],
                [
                  "pe7->data",
                  "l1_ico/pe7_ico->in"
                ],
                [
                  "pe0->fetch",
                  "cluster_ico->in"
                ],
                [
                  "pe1->fetch",
                  "cluster_ico->in"
                ],
                [
                  "pe2->fetch",
                  "cluster_ico->in"
                ],
                [
                  "pe3->fetch",
                  "cluster_ico->in"
                ],
                [
                  "pe4->fetch",
                  "cluster_ico->in"
                ],
                [
                  "pe5->fetch",
                  "cluster_ico->in"
                ],
                [
                  "pe6->fetch",
                  "cluster_ico->in"
                ],
                [
                  "pe7->fetch",
                  "cluster_ico->in"
                ],
                [
                  "l1_ico/interleaver->out_0",
                  "l1/bank0->in"
                ],
                [
                  "l1_ico/interleaver->out_1",
                  "l1/bank1->in"
                ],
                [
                  "l1_ico/interleaver->out_2",
                  "l1/bank2->in"
                ],
                [
                  "l1_ico/interleaver->out_3",
                  "l1/bank3->in"
                ],
                [
                  "l1_ico/interleaver->out_4",
                  "l1/bank4->in"
                ],
                [
                  "l1_ico/interleaver->out_5",
                  "l1/bank5->in"
                ],
                [
                  "l1_ico/interleaver->out_6",
                  "l1/bank6->in"
                ],
                [
                  "l1_ico/interleaver->out_7",
                  "l1/bank7->in"
                ],
                [
                  "l1_ico/interleaver->out_8",
                  "l1/bank8->in"
                ],
                [
                  "l1_ico/interleaver->out_9",
                  "l1/bank9->in"
                ],
                [
                  "l1_ico/interleaver->out_10",
                  "l1/bank10->in"
                ],
                [
                  "l1_ico/interleaver->out_11",
                  "l1/bank11->in"
                ],
                [
                  "l1_ico/interleaver->out_12",
                  "l1/bank12->in"
                ],
                [
                  "l1_ico/interleaver->out_13",
                  "l1/bank13->in"
                ],
                [
                  "l1_ico/interleaver->out_14",
                  "l1/bank14->in"
                ],
                [
                  "l1_ico/interleaver->out_15",
                  "l1/bank15->in"
                ],
                [
                  "l1_ico/pe0_ico->cluster_ico",
                  "cluster_ico->in"
                ],
                [
                  "l1_ico/pe1_ico->cluster_ico",
                  "cluster_ico->in"
                ],
                [
                  "l1_ico/pe2_ico->cluster_ico",
                  "cluster_ico->in"
                ],
                [
                  "l1_ico/pe3_ico->cluster_ico",
                  "cluster_ico->in"
                ],
                [
                  "l1_ico/pe4_ico->cluster_ico",
                  "cluster_ico->in"
                ],
                [
                  "l1_ico/pe5_ico->cluster_ico",
                  "cluster_ico->in"
                ],
                [
                  "l1_ico/pe6_ico->cluster_ico",
                  "cluster_ico->in"
                ],
                [
                  "l1_ico/pe7_ico->cluster_ico",
                  "cluster_ico->in"
                ],
                [
                  "l1_ico/pe0_ico->alias",
                  "l1_ico/pe0_ico->in"
                ],
                [
                  "l1_ico/pe1_ico->alias",
                  "l1_ico/pe1_ico->in"
                ],
                [
                  "l1_ico/pe2_ico->alias",
                  "l1_ico/pe2_ico->in"
                ],
                [
                  "l1_ico/pe3_ico->alias",
                  "l1_ico/pe3_ico->in"
                ],
                [
                  "l1_ico/pe4_ico->alias",
                  "l1_ico/pe4_ico->in"
                ],
                [
                  "l1_ico/pe5_ico->alias",
                  "l1_ico/pe5_ico->in"
                ],
                [
                  "l1_ico/pe6_ico->alias",
                  "l1_ico/pe6_ico->in"
                ],
                [
                  "l1_ico/pe7_ico->alias",
                  "l1_ico/pe7_ico->in"
                ],
                [
                  "l1_ico/pe0_ico->event_unit",
                  "event_unit->demux_in_0"
                ],
                [
                  "l1_ico/pe1_ico->event_unit",
                  "event_unit->demux_in_1"
                ],
                [
                  "l1_ico/pe2_ico->event_unit",
                  "event_unit->demux_in_2"
                ],
                [
                  "l1_ico/pe3_ico->event_unit",
                  "event_unit->demux_in_3"
                ],
                [
                  "l1_ico/pe4_ico->event_unit",
                  "event_unit->demux_in_4"
                ],
                [
                  "l1_ico/pe5_ico->event_unit",
                  "event_unit->demux_in_5"
                ],
                [
                  "l1_ico/pe6_ico->event_unit",
                  "event_unit->demux_in_6"
                ],
                [
                  "l1_ico/pe7_ico->event_unit",
                  "event_unit->demux_in_7"
                ],
                [
                  "l1_ico/pe0_ico->dma",
                  "dma->in_0"
                ],
                [
                  "l1_ico/pe1_ico->dma",
                  "dma->in_1"
                ],
                [
                  "l1_ico/pe2_ico->dma",
                  "dma->in_2"
                ],
                [
                  "l1_ico/pe3_ico->dma",
                  "dma->in_3"
                ],
                [
                  "l1_ico/pe4_ico->dma",
                  "dma->in_4"
                ],
                [
                  "l1_ico/pe5_ico->dma",
                  "dma->in_5"
                ],
                [
                  "l1_ico/pe6_ico->dma",
                  "dma->in_6"
                ],
                [
                  "l1_ico/pe7_ico->dma",
                  "dma->in_7"
                ],
                [
                  "dma->ext_itf",
                  "cluster_ico->in"
                ],
                [
                  "dma->loc_itf_0",
                  "l1_ico/interleaver->in_8"
                ],
                [
                  "dma->loc_itf_1",
                  "l1_ico/interleaver->in_9"
                ],
                [
                  "dma->loc_itf_2",
                  "l1_ico/interleaver->in_10"
                ],
                [
                  "dma->loc_itf_3",
                  "l1_ico/interleaver->in_11"
                ],
                [
                  "dma->event_itf_0",
                  "event_unit->in_event_8_pe_0"
                ],
                [
                  "dma->event_itf_1",
                  "event_unit->in_event_8_pe_1"
                ],
                [
                  "dma->event_itf_2",
                  "event_unit->in_event_8_pe_2"
                ],
                [
                  "dma->event_itf_3",
                  "event_unit->in_event_8_pe_3"
                ],
                [
                  "dma->event_itf_4",
                  "event_unit->in_event_8_pe_4"
                ],
                [
                  "dma->event_itf_5",
                  "event_unit->in_event_8_pe_5"
                ],
                [
                  "dma->event_itf_6",
                  "event_unit->in_event_8_pe_6"
                ],
                [
                  "dma->event_itf_7",
                  "event_unit->in_event_8_pe_7"
                ],
                [
                  "dma->irq_itf_0",
                  "event_unit->in_event_9_pe_0"
                ],
                [
                  "dma->irq_itf_1",
                  "event_unit->in_event_9_pe_1"
                ],
                [
                  "dma->irq_itf_2",
                  "event_unit->in_event_9_pe_2"
                ],
                [
                  "dma->irq_itf_3",
                  "event_unit->in_event_9_pe_3"
                ],
                [
                  "dma->irq_itf_4",
                  "event_unit->in_event_9_pe_4"
                ],
                [
                  "dma->irq_itf_5",
                  "event_unit->in_event_9_pe_5"
                ],
                [
                  "dma->irq_itf_6",
                  "event_unit->in_event_9_pe_6"
                ],
                [
                  "dma->irq_itf_7",
                  "event_unit->in_event_9_pe_7"
                ],
                [
                  "dma->ext_irq_itf",
                  "event_unit->in_event_22_pe_0"
                ],
                [
                  "dma->ext_irq_itf",
                  "event_unit->in_event_22_pe_1"
                ],
                [
                  "dma->ext_irq_itf",
                  "event_unit->in_event_22_pe_2"
                ],
                [
                  "dma->ext_irq_itf",
                  "event_unit->in_event_22_pe_3"
                ],
                [
                  "dma->ext_irq_itf",
                  "event_unit->in_event_22_pe_4"
                ],
                [
                  "dma->ext_irq_itf",
                  "event_unit->in_event_22_pe_5"
                ],
                [
                  "dma->ext_irq_itf",
                  "event_unit->in_event_22_pe_6"
                ],
                [
                  "dma->ext_irq_itf",
                  "event_unit->in_event_22_pe_7"
                ]
              ],
              "vp_class": "pulp/cluster/cluster",
              "cluster_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00010000",
                    "remove_offset": "0x10000000"
                  },
                  "periph_ico": {
                    "base": "0x10200000",
                    "size": "0x00004000"
                  },
                  "soc": {}
                }
              },
              "demux_periph_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "mappings": {
                  "demux_event_unit": {
                    "base": "0x00000000",
                    "size": "0x00000400"
                  }
                }
              },
              "periph_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "mappings": {
                  "cluster_ctrl": {
                    "base": "0x10200000",
                    "size": "0x00000400",
                    "remove_offset": "0x10200000"
                  },
                  "timer": {
                    "base": "0x10200400",
                    "size": "0x00000400",
                    "remove_offset": "0x10200400"
                  },
                  "event_unit": {
                    "base": "0x10200800",
                    "size": "0x00000800",
                    "remove_offset": "0x10200800"
                  },
                  "icache_ctrl": {
                    "base": "0x10201400",
                    "size": "0x00000400",
                    "remove_offset": "0x10201400"
                  },
                  "dma": {
                    "base": "0x10201800",
                    "size": "0x00000400",
                    "remove_offset": "0x10201800"
                  },
                  "cluster_ico": {}
                }
              },
              "l1_ico": {
                "vp_comps": [
                  "pe0_ico",
                  "pe1_ico",
                  "pe2_ico",
                  "pe3_ico",
                  "pe4_ico",
                  "pe5_ico",
                  "pe6_ico",
                  "pe7_ico",
                  "interleaver",
                  "ext2loc"
                ],
                "vp_bindings": [
                  [
                    "pe0_ico->l1",
                    "interleaver->in_0"
                  ],
                  [
                    "pe1_ico->l1",
                    "interleaver->in_1"
                  ],
                  [
                    "pe2_ico->l1",
                    "interleaver->in_2"
                  ],
                  [
                    "pe3_ico->l1",
                    "interleaver->in_3"
                  ],
                  [
                    "pe4_ico->l1",
                    "interleaver->in_4"
                  ],
                  [
                    "pe5_ico->l1",
                    "interleaver->in_5"
                  ],
                  [
                    "pe6_ico->l1",
                    "interleaver->in_6"
                  ],
                  [
                    "pe7_ico->l1",
                    "interleaver->in_7"
                  ],
                  [
                    "ext2loc->out",
                    "interleaver->in_8"
                  ]
                ],
                "vp_class": null,
                "pe0_ico": {
                  "vp_class": "interco/router",
                  "bandwidth": 4,
                  "mappings": {
                    "l1": {
                      "base": "0x10000000",
                      "size": "0x00200000",
                      "remove_offset": "0x10000000"
                    },
                    "event_unit": {
                      "base": "0x10204000",
                      "size": "0x00000400",
                      "remove_offset": "0x10204000"
                    },
                    "dma": {
                      "base": "0x10204400",
                      "size": "0x00000400",
                      "remove_offset": "0x10204400"
                    },
                    "alias": {
                      "base": "0x00000000",
                      "size": "0x10000000",
                      "add_offset": "0x10000000"
                    },
                    "cluster_ico": {}
                  }
                },
                "pe1_ico": {
                  "vp_class": "interco/router",
                  "bandwidth": 4,
                  "mappings": {
                    "l1": {
                      "base": "0x10000000",
                      "size": "0x00200000",
                      "remove_offset": "0x10000000"
                    },
                    "event_unit": {
                      "base": "0x10204000",
                      "size": "0x00000400",
                      "remove_offset": "0x10204000"
                    },
                    "dma": {
                      "base": "0x10204400",
                      "size": "0x00000400",
                      "remove_offset": "0x10204400"
                    },
                    "alias": {
                      "base": "0x00000000",
                      "size": "0x10000000",
                      "add_offset": "0x10000000"
                    },
                    "cluster_ico": {}
                  }
                },
                "pe2_ico": {
                  "vp_class": "interco/router",
                  "bandwidth": 4,
                  "mappings": {
                    "l1": {
                      "base": "0x10000000",
                      "size": "0x00200000",
                      "remove_offset": "0x10000000"
                    },
                    "event_unit": {
                      "base": "0x10204000",
                      "size": "0x00000400",
                      "remove_offset": "0x10204000"
                    },
                    "dma": {
                      "base": "0x10204400",
                      "size": "0x00000400",
                      "remove_offset": "0x10204400"
                    },
                    "alias": {
                      "base": "0x00000000",
                      "size": "0x10000000",
                      "add_offset": "0x10000000"
                    },
                    "cluster_ico": {}
                  }
                },
                "pe3_ico": {
                  "vp_class": "interco/router",
                  "bandwidth": 4,
                  "mappings": {
                    "l1": {
                      "base": "0x10000000",
                      "size": "0x00200000",
                      "remove_offset": "0x10000000"
                    },
                    "event_unit": {
                      "base": "0x10204000",
                      "size": "0x00000400",
                      "remove_offset": "0x10204000"
                    },
                    "dma": {
                      "base": "0x10204400",
                      "size": "0x00000400",
                      "remove_offset": "0x10204400"
                    },
                    "alias": {
                      "base": "0x00000000",
                      "size": "0x10000000",
                      "add_offset": "0x10000000"
                    },
                    "cluster_ico": {}
                  }
                },
                "pe4_ico": {
                  "vp_class": "interco/router",
                  "bandwidth": 4,
                  "mappings": {
                    "l1": {
                      "base": "0x10000000",
                      "size": "0x00200000",
                      "remove_offset": "0x10000000"
                    },
                    "event_unit": {
                      "base": "0x10204000",
                      "size": "0x00000400",
                      "remove_offset": "0x10204000"
                    },
                    "dma": {
                      "base": "0x10204400",
                      "size": "0x00000400",
                      "remove_offset": "0x10204400"
                    },
                    "alias": {
                      "base": "0x00000000",
                      "size": "0x10000000",
                      "add_offset": "0x10000000"
                    },
                    "cluster_ico": {}
                  }
                },
                "pe5_ico": {
                  "vp_class": "interco/router",
                  "bandwidth": 4,
                  "mappings": {
                    "l1": {
                      "base": "0x10000000",
                      "size": "0x00200000",
                      "remove_offset": "0x10000000"
                    },
                    "event_unit": {
                      "base": "0x10204000",
                      "size": "0x00000400",
                      "remove_offset": "0x10204000"
                    },
                    "dma": {
                      "base": "0x10204400",
                      "size": "0x00000400",
                      "remove_offset": "0x10204400"
                    },
                    "alias": {
                      "base": "0x00000000",
                      "size": "0x10000000",
                      "add_offset": "0x10000000"
                    },
                    "cluster_ico": {}
                  }
                },
                "pe6_ico": {
                  "vp_class": "interco/router",
                  "bandwidth": 4,
                  "mappings": {
                    "l1": {
                      "base": "0x10000000",
                      "size": "0x00200000",
                      "remove_offset": "0x10000000"
                    },
                    "event_unit": {
                      "base": "0x10204000",
                      "size": "0x00000400",
                      "remove_offset": "0x10204000"
                    },
                    "dma": {
                      "base": "0x10204400",
                      "size": "0x00000400",
                      "remove_offset": "0x10204400"
                    },
                    "alias": {
                      "base": "0x00000000",
                      "size": "0x10000000",
                      "add_offset": "0x10000000"
                    },
                    "cluster_ico": {}
                  }
                },
                "pe7_ico": {
                  "vp_class": "interco/router",
                  "bandwidth": 4,
                  "mappings": {
                    "l1": {
                      "base": "0x10000000",
                      "size": "0x00200000",
                      "remove_offset": "0x10000000"
                    },
                    "event_unit": {
                      "base": "0x10204000",
                      "size": "0x00000400",
                      "remove_offset": "0x10204000"
                    },
                    "dma": {
                      "base": "0x10204400",
                      "size": "0x00000400",
                      "remove_offset": "0x10204400"
                    },
                    "alias": {
                      "base": "0x00000000",
                      "size": "0x10000000",
                      "add_offset": "0x10000000"
                    },
                    "cluster_ico": {}
                  }
                },
                "interleaver": {
                  "vp_class": "pulp/cluster/l1_interleaver",
                  "nb_slaves": 16,
                  "nb_masters": 12,
                  "stage_bits": 4,
                  "interleaving_bits": 2
                },
                "ext2loc": {
                  "vp_class": "interco/converter",
                  "output_width": 4,
                  "output_align": 4
                }
              },
              "l1": {
                "vp_comps": [
                  "bank0",
                  "bank1",
                  "bank2",
                  "bank3",
                  "bank4",
                  "bank5",
                  "bank6",
                  "bank7",
                  "bank8",
                  "bank9",
                  "bank10",
                  "bank11",
                  "bank12",
                  "bank13",
                  "bank14",
                  "bank15"
                ],
                "vp_class": null,
                "size": 65536,
                "alias": true,
                "has_l1_alias": true,
                "alias_base": "0x00000000",
                "map_base": "0x10000000",
                "nb_banks": 16,
                "bank0": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank1": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank2": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank3": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank4": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank5": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank6": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank7": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank8": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank9": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank10": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank11": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank12": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank13": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank14": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                },
                "bank15": {
                  "size": 4096,
                  "vp_class": "memory/memory"
                }
              },
              "icache": {
                "version": 1,
                "size": 4096,
                "line_size": 16,
                "banking_factor": 4,
                "ports": 8,
                "ways": 1,
                "enabled": true
              },
              "dma": {
                "version": 6,
                "hal_files": [
                  "hal/dma/mchan_v6.h"
                ],
                "archi_files": [
                  "archi/dma/mchan_v6.h"
                ],
                "vp_class": "pulp/mchan/mchan_v6",
                "nb_channels": 9,
                "core_queue_depth": 2,
                "global_queue_depth": 8,
                "is_64": false,
                "max_nb_ext_read_req": 8,
                "max_nb_ext_write_req": 8,
                "max_burst_length": 256,
                "nb_loc_ports": 4,
                "tcdm_addr_width": 16
              },
              "cluster_ctrl": {
                "version": 2,
                "vp_class": "pulp/cluster/cluster_ctrl_v2",
                "hal_files": [
                  "hal/cluster_ctrl/cluster_ctrl_v2.h"
                ],
                "archi_files": [
                  "archi/cluster_ctrl/cluster_ctrl_v2.h"
                ],
                "nb_core": 8
              },
              "event_unit": {
                "version": 3,
                "nb_core": 8,
                "vp_class": "pulp/event_unit/eu_v3",
                "hal_files": [
                  "hal/eu/eu_v3.h"
                ],
                "archi_files": [
                  "archi/eu/eu_v3.h"
                ],
                "regmap": {
                  "areas": {
                    "global": {
                      "cores": {
                        "offset": "0x0000",
                        "size": "0x0400",
                        "areas": {
                          "core": {
                            "offset": "0x0000",
                            "size": "0x0040",
                            "number": 16
                          }
                        }
                      },
                      "barriers": {
                        "offset": "0x0400",
                        "size": "0x0200",
                        "areas": {
                          "barrier": {
                            "offset": "0x0000",
                            "size": "0x0020",
                            "number": 16
                          }
                        }
                      },
                      "sw_events": {
                        "offset": "0x0600",
                        "size": "0x0100"
                      },
                      "soc_events": {
                        "offset": "0x0700",
                        "size": "0x0080"
                      },
                      "ext_events": {
                        "offset": "0x0780",
                        "size": "0x0080"
                      },
                      "mutex": {
                        "size": "0x0040"
                      },
                      "dispatch": {
                        "size": "0x0040"
                      }
                    },
                    "demux": {
                      "core": {
                        "offset": "0x0000",
                        "size": "0x0040"
                      },
                      "dispatch": {
                        "offset": "0x0080",
                        "size": "0x0040"
                      },
                      "mutex": {
                        "offset": "0x00C0",
                        "size": "0x0040"
                      },
                      "sw_events": {
                        "offset": "0x0100",
                        "size": "0x0100"
                      },
                      "barriers": {
                        "offset": "0x0200",
                        "size": "0x0200"
                      }
                    }
                  },
                  "registers": {
                    "mask": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x00",
                      "width": 32
                    },
                    "mask_and": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x04",
                      "width": 32
                    },
                    "mask_or": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x08",
                      "width": 32
                    },
                    "mask_irq": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x0C",
                      "width": 32
                    },
                    "mask_irq_and": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x10",
                      "width": 32
                    },
                    "mask_irq_or": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x14",
                      "width": 32
                    },
                    "status": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x18",
                      "width": 32
                    },
                    "buffer": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x1C",
                      "width": 32
                    },
                    "buffer_masked": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x20",
                      "width": 32
                    },
                    "buffer_irq_masked": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x24",
                      "width": 32
                    },
                    "buffer_clear": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x28",
                      "width": 32
                    },
                    "sw_events_mask": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x2C",
                      "width": 32
                    },
                    "sw_events_mask_and": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x30",
                      "width": 32
                    },
                    "sw_events_mask_or": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x34",
                      "width": 32
                    },
                    "event_wait": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x38",
                      "width": 32
                    },
                    "event_wait_clear": {
                      "areas": [
                        "demux/core",
                        "global/cores/core"
                      ],
                      "offset": "0x3C",
                      "width": 32
                    },
                    "trigg_sw_event": {
                      "areas": [
                        "demux/sw_events",
                        "global/sw_events"
                      ],
                      "offset": "0x00",
                      "width": 32,
                      "number": 16
                    },
                    "trigg_sw_event_wait": {
                      "areas": [
                        "demux/sw_events",
                        "global/sw_events"
                      ],
                      "offset": "0x40",
                      "width": 32,
                      "number": 16
                    },
                    "trigg_sw_event_wait_clear": {
                      "areas": [
                        "demux/sw_events",
                        "global/sw_events"
                      ],
                      "offset": "0x80",
                      "width": 32,
                      "number": 16
                    },
                    "soc_events_current_event": {
                      "areas": [
                        "global/soc_events"
                      ],
                      "offset": "0x00",
                      "width": 32,
                      "bitfield": {
                        "event_id": {
                          "bit": 0,
                          "width": 9
                        },
                        "valid": {
                          "bit": 31,
                          "width": 1
                        }
                      }
                    },
                    "barr_trigger_mask": {
                      "areas": [
                        "demux/barriers",
                        "global/barriers"
                      ],
                      "offset": "0x00",
                      "width": 32
                    },
                    "barr_status": {
                      "areas": [
                        "demux/barriers",
                        "global/barriers"
                      ],
                      "offset": "0x04",
                      "width": 32
                    },
                    "barr_status_summary": {
                      "areas": [
                        "demux/barriers",
                        "global/barriers"
                      ],
                      "offset": "0x08",
                      "width": 32
                    },
                    "barr_target_mask": {
                      "areas": [
                        "demux/barriers",
                        "global/barriers"
                      ],
                      "offset": "0x0C",
                      "width": 32
                    },
                    "barr_trigger": {
                      "areas": [
                        "demux/barriers",
                        "global/barriers"
                      ],
                      "offset": "0x10",
                      "width": 32
                    },
                    "barr_trigger_self": {
                      "areas": [
                        "demux/barriers",
                        "global/barriers"
                      ],
                      "offset": "0x14",
                      "width": 32
                    },
                    "barr_trigger_wait": {
                      "areas": [
                        "demux/barriers",
                        "global/barriers"
                      ],
                      "offset": "0x18",
                      "width": 32
                    },
                    "barr_trigger_wait_clear": {
                      "areas": [
                        "demux/barriers",
                        "global/barriers"
                      ],
                      "offset": "0x1C",
                      "width": 32
                    },
                    "dispatch_fifo_access": {
                      "areas": [
                        "demux/dispatch",
                        "global/dispatch"
                      ],
                      "offset": "0x00",
                      "width": 32
                    },
                    "dispatch_team_config": {
                      "areas": [
                        "demux/dispatch",
                        "global/dispatch"
                      ],
                      "offset": "0x04",
                      "width": 32
                    }
                  }
                },
                "properties": {
                  "dispatch": {
                    "size": 8
                  },
                  "barriers": {
                    "nb_barriers": 8
                  },
                  "events": {
                    "barrier": 16,
                    "dispatch": 18
                  }
                }
              },
              "timer": {
                "version": 2,
                "vp_class": "pulp/timer/timer_v2",
                "hal_files": [
                  "hal/timer/timer_v2.h"
                ],
                "archi_files": [
                  "archi/timer/timer_v2.h"
                ]
              },
              "icache_ctrl": {
                "version": 2,
                "vp_class": "pulp/icache_ctrl/icache_ctrl_v2",
                "hal_files": [
                  "hal/icache/icache_ctrl_v2.h"
                ]
              },
              "pe": {
                "version": "ri5cyv2",
                "archi": "riscv",
                "implementation": "ri5cy",
                "gv_isa": [
                  "--pulp",
                  "--rv32m",
                  "--pulpv2",
                  "--pulp-perf-counters",
                  "--pulp-hw-loop",
                  "--itc-external-req",
                  "--fpu",
                  "--fpud",
                  "--shared-fpu"
                ],
                "isa": "RV32IMFCXpulpv2",
                "priv_version": 1.9,
                "perf_counters": true,
                "features": [
                  "misaligned",
                  "perf"
                ],
                "hal_files": [
                  "hal/riscv/riscv_v4.h",
                  "hal/riscv/builtins_v2.h",
                  "hal/riscv/builtins_v2_emu.h",
                  "hal/riscv/types.h"
                ],
                "archi_files": [
                  "archi/riscv/priv_1_9.h",
                  "archi/riscv/pcer_v1.h"
                ],
                "defines": [
                  "ARCHI_CORE_HAS_PULPV2",
                  "CORE_PULP_BUILTINS"
                ],
                "vp_class": "cpu/iss/iss"
              },
              "pe0": {
                "version": "ri5cyv2",
                "archi": "riscv",
                "implementation": "ri5cy",
                "gv_isa": [
                  "--pulpv2",
                  "--pulp",
                  "--rv32m",
                  "--itc-external-req"
                ],
                "isa": "RV32IMCXpulpv2",
                "priv_version": 1.9,
                "perf_counters": true,
                "features": [
                  "misaligned",
                  "perf"
                ],
                "hal_files": [
                  "hal/riscv/riscv_v4.h",
                  "hal/riscv/builtins_v2.h",
                  "hal/riscv/builtins_v2_emu.h",
                  "hal/riscv/types.h"
                ],
                "archi_files": [
                  "archi/riscv/priv_1_9.h",
                  "archi/riscv/pcer_v1.h"
                ],
                "defines": [
                  "ARCHI_CORE_HAS_PULPV2",
                  "CORE_PULP_BUILTINS"
                ],
                "vp_class": "cpu/iss/iss",
                "fetch_enable": false,
                "boot_addr": "0x00000000",
                "cluster_id": 0,
                "core_id": 0
              },
              "pe1": {
                "version": "ri5cyv2",
                "archi": "riscv",
                "implementation": "ri5cy",
                "gv_isa": [
                  "--pulpv2",
                  "--pulp",
                  "--rv32m",
                  "--itc-external-req"
                ],
                "isa": "RV32IMCXpulpv2",
                "priv_version": 1.9,
                "perf_counters": true,
                "features": [
                  "misaligned",
                  "perf"
                ],
                "hal_files": [
                  "hal/riscv/riscv_v4.h",
                  "hal/riscv/builtins_v2.h",
                  "hal/riscv/builtins_v2_emu.h",
                  "hal/riscv/types.h"
                ],
                "archi_files": [
                  "archi/riscv/priv_1_9.h",
                  "archi/riscv/pcer_v1.h"
                ],
                "defines": [
                  "ARCHI_CORE_HAS_PULPV2",
                  "CORE_PULP_BUILTINS"
                ],
                "vp_class": "cpu/iss/iss",
                "fetch_enable": false,
                "boot_addr": "0x00000000",
                "cluster_id": 0,
                "core_id": 1
              },
              "pe2": {
                "version": "ri5cyv2",
                "archi": "riscv",
                "implementation": "ri5cy",
                "gv_isa": [
                  "--pulpv2",
                  "--pulp",
                  "--rv32m",
                  "--itc-external-req"
                ],
                "isa": "RV32IMCXpulpv2",
                "priv_version": 1.9,
                "perf_counters": true,
                "features": [
                  "misaligned",
                  "perf"
                ],
                "hal_files": [
                  "hal/riscv/riscv_v4.h",
                  "hal/riscv/builtins_v2.h",
                  "hal/riscv/builtins_v2_emu.h",
                  "hal/riscv/types.h"
                ],
                "archi_files": [
                  "archi/riscv/priv_1_9.h",
                  "archi/riscv/pcer_v1.h"
                ],
                "defines": [
                  "ARCHI_CORE_HAS_PULPV2",
                  "CORE_PULP_BUILTINS"
                ],
                "vp_class": "cpu/iss/iss",
                "fetch_enable": false,
                "boot_addr": "0x00000000",
                "cluster_id": 0,
                "core_id": 2
              },
              "pe3": {
                "version": "ri5cyv2",
                "archi": "riscv",
                "implementation": "ri5cy",
                "gv_isa": [
                  "--pulpv2",
                  "--pulp",
                  "--rv32m",
                  "--itc-external-req"
                ],
                "isa": "RV32IMCXpulpv2",
                "priv_version": 1.9,
                "perf_counters": true,
                "features": [
                  "misaligned",
                  "perf"
                ],
                "hal_files": [
                  "hal/riscv/riscv_v4.h",
                  "hal/riscv/builtins_v2.h",
                  "hal/riscv/builtins_v2_emu.h",
                  "hal/riscv/types.h"
                ],
                "archi_files": [
                  "archi/riscv/priv_1_9.h",
                  "archi/riscv/pcer_v1.h"
                ],
                "defines": [
                  "ARCHI_CORE_HAS_PULPV2",
                  "CORE_PULP_BUILTINS"
                ],
                "vp_class": "cpu/iss/iss",
                "fetch_enable": false,
                "boot_addr": "0x00000000",
                "cluster_id": 0,
                "core_id": 3
              },
              "pe4": {
                "version": "ri5cyv2",
                "archi": "riscv",
                "implementation": "ri5cy",
                "gv_isa": [
                  "--pulpv2",
                  "--pulp",
                  "--rv32m",
                  "--itc-external-req"
                ],
                "isa": "RV32IMCXpulpv2",
                "priv_version": 1.9,
                "perf_counters": true,
                "features": [
                  "misaligned",
                  "perf"
                ],
                "hal_files": [
                  "hal/riscv/riscv_v4.h",
                  "hal/riscv/builtins_v2.h",
                  "hal/riscv/builtins_v2_emu.h",
                  "hal/riscv/types.h"
                ],
                "archi_files": [
                  "archi/riscv/priv_1_9.h",
                  "archi/riscv/pcer_v1.h"
                ],
                "defines": [
                  "ARCHI_CORE_HAS_PULPV2",
                  "CORE_PULP_BUILTINS"
                ],
                "vp_class": "cpu/iss/iss",
                "fetch_enable": false,
                "boot_addr": "0x00000000",
                "cluster_id": 0,
                "core_id": 4
              },
              "pe5": {
                "version": "ri5cyv2",
                "archi": "riscv",
                "implementation": "ri5cy",
                "gv_isa": [
                  "--pulpv2",
                  "--pulp",
                  "--rv32m",
                  "--itc-external-req"
                ],
                "isa": "RV32IMCXpulpv2",
                "priv_version": 1.9,
                "perf_counters": true,
                "features": [
                  "misaligned",
                  "perf"
                ],
                "hal_files": [
                  "hal/riscv/riscv_v4.h",
                  "hal/riscv/builtins_v2.h",
                  "hal/riscv/builtins_v2_emu.h",
                  "hal/riscv/types.h"
                ],
                "archi_files": [
                  "archi/riscv/priv_1_9.h",
                  "archi/riscv/pcer_v1.h"
                ],
                "defines": [
                  "ARCHI_CORE_HAS_PULPV2",
                  "CORE_PULP_BUILTINS"
                ],
                "vp_class": "cpu/iss/iss",
                "fetch_enable": false,
                "boot_addr": "0x00000000",
                "cluster_id": 0,
                "core_id": 5
              },
              "pe6": {
                "version": "ri5cyv2",
                "archi": "riscv",
                "implementation": "ri5cy",
                "gv_isa": [
                  "--pulpv2",
                  "--pulp",
                  "--rv32m",
                  "--itc-external-req"
                ],
                "isa": "RV32IMCXpulpv2",
                "priv_version": 1.9,
                "perf_counters": true,
                "features": [
                  "misaligned",
                  "perf"
                ],
                "hal_files": [
                  "hal/riscv/riscv_v4.h",
                  "hal/riscv/builtins_v2.h",
                  "hal/riscv/builtins_v2_emu.h",
                  "hal/riscv/types.h"
                ],
                "archi_files": [
                  "archi/riscv/priv_1_9.h",
                  "archi/riscv/pcer_v1.h"
                ],
                "defines": [
                  "ARCHI_CORE_HAS_PULPV2",
                  "CORE_PULP_BUILTINS"
                ],
                "vp_class": "cpu/iss/iss",
                "fetch_enable": false,
                "boot_addr": "0x00000000",
                "cluster_id": 0,
                "core_id": 6
              },
              "pe7": {
                "version": "ri5cyv2",
                "archi": "riscv",
                "implementation": "ri5cy",
                "gv_isa": [
                  "--pulpv2",
                  "--pulp",
                  "--rv32m",
                  "--itc-external-req"
                ],
                "isa": "RV32IMCXpulpv2",
                "priv_version": 1.9,
                "perf_counters": true,
                "features": [
                  "misaligned",
                  "perf"
                ],
                "hal_files": [
                  "hal/riscv/riscv_v4.h",
                  "hal/riscv/builtins_v2.h",
                  "hal/riscv/builtins_v2_emu.h",
                  "hal/riscv/types.h"
                ],
                "archi_files": [
                  "archi/riscv/priv_1_9.h",
                  "archi/riscv/pcer_v1.h"
                ],
                "defines": [
                  "ARCHI_CORE_HAS_PULPV2",
                  "CORE_PULP_BUILTINS"
                ],
                "vp_class": "cpu/iss/iss",
                "fetch_enable": false,
                "boot_addr": "0x00000000",
                "cluster_id": 0,
                "core_id": 7
              }
            },
            "axi_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "mappings": {
                "cluster": {
                  "base": "0x10000000",
                  "size": "0x00400000"
                }
              }
            },
            "soc_ico": {
              "vp_comps": [
                "ll_ico",
                "apb_ico",
                "hb_ico",
                "fc_fetch_ico",
                "fc_data_ico"
              ],
              "vp_class": null,
              "vp_bindings": [
                [
                  "fc_fetch_ico->l2_shared",
                  "hb_ico->in"
                ],
                [
                  "fc_fetch_ico->ll_ico",
                  "ll_ico->in"
                ],
                [
                  "fc_data_ico->l2_shared",
                  "hb_ico->in"
                ],
                [
                  "fc_data_ico->ll_ico",
                  "ll_ico->in"
                ],
                [
                  "ll_ico->apb",
                  "apb_ico->in"
                ]
              ],
              "ll_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "mappings": {
                  "l2_priv0": {
                    "base": "0x1C000000",
                    "size": "0x00008000",
                    "remove_offset": "0x1C000000"
                  },
                  "l2_priv0_alias": {
                    "base": "0x00000000",
                    "size": "0x00008000"
                  },
                  "l2_priv1": {
                    "base": "0x1C008000",
                    "size": "0x00008000",
                    "remove_offset": "0x1C008000"
                  },
                  "l2_shared": {
                    "base": "0x1C010000",
                    "size": "0x00070000"
                  },
                  "apb": {
                    "base": "0x1A100000",
                    "size": "0x00100000"
                  },
                  "axi_master": {}
                }
              },
              "apb_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "mappings": {
                  "stdout": {
                    "base": "0x1A10F000",
                    "size": "0x00001000",
                    "remove_offset": "0x1A10F000"
                  },
                  "apb_soc_ctrl": {
                    "base": "0x1A104000",
                    "size": "0x00001000",
                    "remove_offset": "0x1A104000"
                  },
                  "udma": {
                    "base": "0x1A102000",
                    "size": "0x00002000",
                    "remove_offset": "0x1A102000"
                  },
                  "fc_itc": {
                    "base": "0x1A109800",
                    "size": "0x00000800",
                    "remove_offset": "0x1A109800"
                  },
                  "soc_eu": {
                    "base": "0x1A106000",
                    "size": "0x00001000",
                    "remove_offset": "0x1A106000"
                  },
                  "fc_debug": {
                    "base": "0x1A110000",
                    "size": "0x00008000",
                    "remove_offset": "0x1A110000"
                  },
                  "gpio": {
                    "base": "0x1A101000",
                    "size": "0x00001000",
                    "remove_offset": "0x1A101000"
                  },
                  "pmu": {
                    "base": "0x1A107000",
                    "size": "0x00000800",
                    "remove_offset": "0x1A107000"
                  },
                  "fc_timer": {
                    "base": "0x1A10B000",
                    "size": "0x00001000",
                    "remove_offset": "0x1A10B000"
                  },
                  "fll0": {
                    "base": "0x1A100000",
                    "size": "0x00000010",
                    "remove_offset": "0x1A100000"
                  },
                  "fll1": {
                    "base": "0x1A100010",
                    "size": "0x00000010",
                    "remove_offset": "0x1A100010"
                  },
                  "fll2": {
                    "base": "0x1A100010",
                    "size": "0x00000010",
                    "remove_offset": "0x1A100010"
                  }
                }
              },
              "hb_ico": {
                "vp_class": "interco/interleaver",
                "nb_slaves": 4,
                "nb_masters": 0,
                "interleaving_bits": 2,
                "stage_bits": 2,
                "remove_offset": "0x1c010000"
              },
              "fc_fetch_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "mappings": {
                  "l2_shared": {
                    "base": "0x1C010000",
                    "size": "0x00070000"
                  },
                  "ll_ico": {}
                }
              },
              "fc_data_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "mappings": {
                  "l2_shared": {
                    "base": "0x1C010000",
                    "size": "0x00070000"
                  },
                  "ll_ico": {}
                }
              },
              "peripherals": {
                "fll0": {
                  "offset": "0x00000000",
                  "size": "0x00000010"
                },
                "fll1": {
                  "offset": "0x00000010",
                  "size": "0x00000010"
                }
              }
            },
            "fll_ctrl": {
              "version": 3,
              "vp_class": "pulp/fll/fll_ctrl",
              "gv_class": "pulp.Fll_ctrl.fll_ctrl"
            },
            "fll0": {
              "version": 1,
              "vp_class": "pulp/fll/fll_v1",
              "hal_files": [
                "hal/fll/fll_v1.h"
              ],
              "archi_files": [
                "archi/fll/fll_v1.h"
              ]
            },
            "fll1": {
              "version": 1,
              "vp_class": "pulp/fll/fll_v1",
              "hal_files": [
                "hal/fll/fll_v1.h"
              ],
              "archi_files": [
                "archi/fll/fll_v1.h"
              ]
            },
            "fll2": {
              "version": 1,
              "vp_class": "pulp/fll/fll_v1",
              "hal_files": [
                "hal/fll/fll_v1.h"
              ],
              "archi_files": [
                "archi/fll/fll_v1.h"
              ]
            },
            "l2": {
              "is_partitioned": true,
              "nb_shared_banks": 4,
              "map_base": "0x1C000000",
              "map_size": "0x00080000"
            },
            "l2_priv0": {
              "size": 32768,
              "map_base": "0x1C000000",
              "map_size": "0x00008000",
              "vp_class": "memory/memory"
            },
            "l2_priv1": {
              "size": 32768,
              "map_base": "0x1C008000",
              "map_size": "0x00008000",
              "vp_class": "memory/memory"
            },
            "l2_shared": {
              "nb_banks": 4,
              "size": 458752,
              "map_base": "0x1C010000",
              "map_size": "0x00FF0000"
            },
            "l2_shared_0": {
              "size": 114688,
              "vp_class": "memory/memory"
            },
            "l2_shared_1": {
              "size": 114688,
              "vp_class": "memory/memory"
            },
            "l2_shared_2": {
              "size": 114688,
              "vp_class": "memory/memory"
            },
            "l2_shared_3": {
              "size": 114688,
              "vp_class": "memory/memory"
            },
            "fc_ico": {
              "l2_alias": true
            },
            "rom": {
              "version": 2,
              "hal_files": [
                "hal/rom/rom_v2.h"
              ],
              "size": 8192,
              "map_base": "0x1A000000",
              "map_size": "0x00010000",
              "vp_class": "memory/memory"
            },
            "peripherals_base": "0x1A100000",
            "stdout": {
              "version": 3,
              "vp_class": "pulp/stdout/stdout_v3",
              "archi_files": [
                "archi/stdout/stdout_v3.h"
              ],
              "max_cluster": 33,
              "max_core_per_cluster": 16
            },
            "gpio": {
              "version": 2,
              "nb_gpio": 32,
              "archi_files": [
                "archi/gpio/gpio_v2.h"
              ],
              "hal_files": [
                "hal/gpio/gpio_v2.h"
              ]
            },
            "pmu": {
              "version": 2,
              "nb_domains": 2,
              "hal_files": [
                "hal/maestro/pmu_v2.h"
              ],
              "archi_files": [
                "archi/maestro/maestro_v2.h"
              ],
              "gv_class": "power.pmu.Pmu"
            },
            "udma": {
              "version": 2.1,
              "archi": 2,
              "vp_class": "pulp/udma/udma_v2",
              "hal_files": [
                "hal/udma/udma_v2.h",
                "hal/udma/udma_periph_v2.h",
                "hal/udma/udma_periph_hyper_v1.h",
                "hal/udma/udma_periph_i2s_v1.h"
              ],
              "archi_files": [
                "archi/udma/udma_v2.h",
                "archi/udma/udma_periph_v2.h",
                "archi/udma/hyper.h"
              ],
              "nb_channels": 8,
              "interfaces": [
                "spim",
                "i2c",
                "i2s",
                "uart",
                "cam",
                "hyper"
              ],
              "spim": {
                "version": 2,
                "nb_channels": 2,
                "ids": [
                  0,
                  1
                ],
                "offsets": [
                  "0x000",
                  "0x080"
                ]
              },
              "hyper": {
                "version": 1,
                "nb_channels": 1,
                "ids": [
                  2
                ],
                "offsets": [
                  "0x100"
                ]
              },
              "uart": {
                "version": 1,
                "nb_channels": 1,
                "ids": [
                  3
                ],
                "offsets": [
                  "0x180"
                ]
              },
              "i2c": {
                "version": 1,
                "nb_channels": 2,
                "ids": [
                  4,
                  5
                ],
                "offsets": [
                  "0x200",
                  "0x280"
                ]
              },
              "i2s": {
                "version": 1,
                "nb_channels": 2,
                "ids": [
                  6
                ],
                "offsets": [
                  "0x300"
                ]
              },
              "cam": {
                "version": 1,
                "nb_channels": 1,
                "ids": [
                  7
                ],
                "offsets": [
                  "0x380"
                ]
              }
            },
            "timer": {
              "version": 2,
              "vp_class": "pulp/timer/timer_v2",
              "hal_files": [
                "hal/timer/timer_v2.h"
              ],
              "archi_files": [
                "archi/timer/timer_v2.h"
              ]
            },
            "soc_eu": {
              "version": 1,
              "hal_files": [
                "hal/soc_eu/soc_eu_v1.h"
              ],
              "archi_files": [
                "archi/soc_eu/soc_eu_v1.h"
              ],
              "vp_class": "pulp/soc_eu/soc_eu_v1"
            },
            "uart": {
              "version": 1
            },
            "fc_itc": {
              "version": 1,
              "vp_class": "pulp/itc/itc_v1",
              "hal_files": [
                "hal/itc/itc_v1.h"
              ],
              "archi_files": [
                "archi/itc/itc_v1.h"
              ],
              "nb_fifo_events": 8,
              "fifo_irq": 26
            },
            "fc_debug": {
              "version": 1
            },
            "fc_events": {
              "evt_sw_event0": 0,
              "evt_sw_event2": 2,
              "evt_sw_event1": 1,
              "evt_sw_event3": 3,
              "evt_sw_event4": 4,
              "evt_sw_event5": 5,
              "evt_sw_event6": 6,
              "evt_sw_event7": 7,
              "evt_timer0": 10,
              "evt_timer1": 11,
              "evt_clkref": 14,
              "evt_gpio": 15,
              "evt_rtc": 16,
              "evt_adv_timer0": 17,
              "evt_adv_timer1": 18,
              "evt_adv_timer2": 19,
              "evt_adv_timer3": 20,
              "evt_cluster_not_busy": 21,
              "evt_cluster_pok": 22,
              "evt_cluster_cg_ok": 23,
              "evt_picl_ok": 24,
              "evt_scu_ok": 25,
              "evt_soc_evt": 26,
              "evt_queue_error": 29
            },
            "soc_events_ids": {
              "soc_evt_spim0_rx": 0,
              "soc_evt_spim0_tx": 1,
              "soc_evt_spim1_rx": 2,
              "soc_evt_spim1_tx": 3,
              "soc_evt_hyper0_rx": 4,
              "soc_evt_hyper0_tx": 5,
              "soc_evt_uart0_rx": 6,
              "soc_evt_uart0_tx": 7,
              "soc_evt_i2c0_rx": 8,
              "soc_evt_i2c0_tx": 9,
              "soc_evt_i2c1_rx": 10,
              "soc_evt_i2c1_tx": 11,
              "soc_evt_i2s_ch0": 12,
              "soc_evt_i2s_ch1": 13,
              "soc_evt_cam0": 14,
              "soc_evt_spim0_eot": 22,
              "soc_evt_l2l2_eot": 23,
              "soc_evt_uart_eot": 25,
              "soc_evt_i2c0_extra": 26,
              "soc_evt_i2c1_extra": 27,
              "soc_evt_i2s_extra": 28,
              "soc_evt_cam0_eot": 29,
              "soc_evt_cluster_pok": 31,
              "soc_evt_cluster_not_busy": 34,
              "soc_evt_cluster_cg_ok": 35,
              "soc_evt_picl_ok": 36,
              "soc_evt_scu_ok": 37,
              "soc_evt_adv_timer0": 38,
              "soc_evt_adv_timer1": 39,
              "soc_evt_adv_timer2": 40,
              "soc_evt_adv_timer3": 41,
              "soc_evt_gpio": 42,
              "soc_evt_rtc_apb": 43,
              "soc_evt_rtc": 44,
              "soc_evt_ref_clock": 56,
              "soc_evt_sw_first": 48,
              "soc_evt_sw_nb": 8,
              "soc_evt_pmu0": 31
            },
            "apb_soc_ctrl": {
              "version": 3,
              "hal_files": [
                "hal/apb_soc/apb_soc_v3.h"
              ],
              "regmap": {
                "info": {
                  "offset": "0x000"
                },
                "fcboot": {
                  "offset": "0x004"
                },
                "fcfetch": {
                  "offset": "0x008"
                },
                "clusiso": {
                  "offset": "0x000C"
                },
                "padfun0": {
                  "offset": "0x010"
                },
                "padfun1": {
                  "offset": "0x014"
                },
                "padfun2": {
                  "offset": "0x018"
                },
                "padfun3": {
                  "offset": "0x01C"
                },
                "padcfg0": {
                  "offset": "0x020"
                },
                "padcfg1": {
                  "offset": "0x024"
                },
                "padcfg2": {
                  "offset": "0x028"
                },
                "padcfg3": {
                  "offset": "0x02C"
                },
                "padcfg4": {
                  "offset": "0x030"
                },
                "padcfg5": {
                  "offset": "0x034"
                },
                "padcfg6": {
                  "offset": "0x038"
                },
                "padcfg7": {
                  "offset": "0x03C"
                },
                "padcfg8": {
                  "offset": "0x040"
                },
                "padcfg9": {
                  "offset": "0x044"
                },
                "padcfg10": {
                  "offset": "0x048"
                },
                "padcfg11": {
                  "offset": "0x04C"
                },
                "padcfg12": {
                  "offset": "0x050"
                },
                "padcfg13": {
                  "offset": "0x054"
                },
                "padcfg14": {
                  "offset": "0x058"
                },
                "padcfg15": {
                  "offset": "0x05C"
                },
                "clusbusy": {
                  "offset": "0x6C"
                },
                "cluster_byp": {
                  "offset": "0x70"
                },
                "jtagreg": {
                  "offset": "0x74"
                },
                "l2_sleep": {
                  "offset": "0x78"
                },
                "sleep_ctrl": {
                  "offset": "0x7C"
                },
                "corestatus": {
                  "offset": "0xA0"
                },
                "cs_ro": {
                  "offset": "0xC0"
                },
                "bootsel": {
                  "offset": "0xC4"
                },
                "clk_sel": {
                  "offset": "0xD0"
                },
                "clk_div_soc": {
                  "offset": "0xD4"
                },
                "clk_div_clu": {
                  "offset": "0xD8"
                },
                "clk_div_per": {
                  "offset": "0xDC"
                }
              },
              "vp_class": "pulp/chips/pulp/apb_soc"
            },
            "fc": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "isa": "RV32IMCXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": true,
              "boot_addr": "0x1C008000",
              "cluster_id": 31,
              "core_id": 0
            },
            "fll": {
              "version": 1,
              "vp_class": "pulp/fll/fll_v1",
              "hal_files": [
                "hal/fll/fll_v1.h"
              ],
              "archi_files": [
                "archi/fll/fll_v1.h"
              ]
            }
          }
        }
      }
    },
    "install_name": "pulp"
  },
  "config_args": "rt/start-all=true options/rt/type=pulp-rt"
}