// Seed: 3742567780
`timescale 1ps / 1ps
module module_0 (
    input id_0
    , id_3,
    input logic id_1,
    input logic id_2
);
  always @(posedge id_2 - id_3 or ~id_2) begin
    id_3 = 1;
    id_3 = 1'b0;
    id_4.id_5.id_6(id_5);
    #1;
    id_4 <= 1;
    id_6 = 1;
    #1 begin
      id_4 <= 1;
    end
    #1 id_6 <= id_3;
    if (id_4) id_5 = 1;
  end
  logic id_7;
  reg   id_8;
  assign id_8 = id_3;
  logic id_9, id_10;
endmodule
