Analysis & Synthesis report for Instrucao_I
Sat Nov 02 01:24:39 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |TOP_LEVEL_I
 13. Parameter Settings for User Entity Instance: PC_MIPS:PC
 14. Parameter Settings for User Entity Instance: PC_MIPS:PC|somadorGenerico:Somador
 15. Parameter Settings for User Entity Instance: PC_MIPS:PC|registrador:PC
 16. Parameter Settings for User Entity Instance: ROM_MIPS:ROM
 17. Parameter Settings for User Entity Instance: MUX2_1:MUX_END3
 18. Parameter Settings for User Entity Instance: bancoRegistradores_MIPS:BANCO
 19. Parameter Settings for User Entity Instance: extensor_de_sinal:Extensor
 20. Parameter Settings for User Entity Instance: left_shifter:LShift
 21. Parameter Settings for User Entity Instance: somadorGenerico:SomadorExt
 22. Parameter Settings for User Entity Instance: MUX2_1:MUX_PCIM
 23. Parameter Settings for User Entity Instance: MUX2_1:MUX_BULA
 24. Parameter Settings for User Entity Instance: ULA_MIPS:ULA
 25. Parameter Settings for User Entity Instance: RAM_MIPS:RAM
 26. Parameter Settings for User Entity Instance: MUX2_1:MUX_ULARAM
 27. Port Connectivity Checks: "MUX2_1:MUX_ULARAM"
 28. Port Connectivity Checks: "PC_MIPS:PC"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 02 01:24:39 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Instrucao_I                                 ;
; Top-level Entity Name              ; TOP_LEVEL_I                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,893                                       ;
;     Total combinational functions  ; 1,785                                       ;
;     Dedicated logic registers      ; 2,182                                       ;
; Total registers                    ; 2182                                        ;
; Total pins                         ; 207                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; TOP_LEVEL_I        ; Instrucao_I        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+--------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                  ; Library ;
+--------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+
; ../Componentes/ULA_MIPS.vhd                ; yes             ; User VHDL File  ; C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd                ;         ;
; ../Componentes/somadorGenerico.vhd         ; yes             ; User VHDL File  ; C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/somadorGenerico.vhd         ;         ;
; ../Componentes/ROM_MIPS.vhd                ; yes             ; User VHDL File  ; C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ROM_MIPS.vhd                ;         ;
; ../Componentes/registrador.vhd             ; yes             ; User VHDL File  ; C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/registrador.vhd             ;         ;
; ../Componentes/PC_MIPS.vhd                 ; yes             ; User VHDL File  ; C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd                 ;         ;
; ../Componentes/bancoRegistradores_MIPS.vhd ; yes             ; User VHDL File  ; C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd ;         ;
; ../Componentes/MUX.vhd                     ; yes             ; User VHDL File  ; C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/MUX.vhd                     ;         ;
; ../Componentes/TOP_LEVEL_I.vhd             ; yes             ; User VHDL File  ; C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd             ;         ;
; ../Componentes/extensor_de_sinal.vhd       ; yes             ; User VHDL File  ; C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/extensor_de_sinal.vhd       ;         ;
; ../Componentes/RAM_MIPS.vhd                ; yes             ; User VHDL File  ; C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/RAM_MIPS.vhd                ;         ;
; ../Componentes/left_shifter.vhd            ; yes             ; User VHDL File  ; C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/left_shifter.vhd            ;         ;
+--------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,893     ;
;                                             ;           ;
; Total combinational functions               ; 1785      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1620      ;
;     -- 3 input functions                    ; 117       ;
;     -- <=2 input functions                  ; 48        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1748      ;
;     -- arithmetic mode                      ; 37        ;
;                                             ;           ;
; Total registers                             ; 2182      ;
;     -- Dedicated logic registers            ; 2182      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 207       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 2182      ;
; Total fan-out                               ; 13848     ;
; Average fan-out                             ; 3.16      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                        ; Entity Name             ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------+-------------------------+--------------+
; |TOP_LEVEL_I                       ; 1785 (0)            ; 2182 (0)                  ; 0           ; 0            ; 0       ; 0         ; 207  ; 0            ; |TOP_LEVEL_I                               ; TOP_LEVEL_I             ; work         ;
;    |MUX2_1:MUX_BULA|               ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL_I|MUX2_1:MUX_BULA               ; MUX2_1                  ; work         ;
;    |PC_MIPS:PC|                    ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL_I|PC_MIPS:PC                    ; PC_MIPS                 ; work         ;
;       |registrador:PC|             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL_I|PC_MIPS:PC|registrador:PC     ; registrador             ; work         ;
;    |RAM_MIPS:RAM|                  ; 1432 (1432)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL_I|RAM_MIPS:RAM                  ; RAM_MIPS                ; work         ;
;    |ROM_MIPS:ROM|                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL_I|ROM_MIPS:ROM                  ; ROM_MIPS                ; work         ;
;    |ULA_MIPS:ULA|                  ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL_I|ULA_MIPS:ULA                  ; ULA_MIPS                ; work         ;
;    |bancoRegistradores_MIPS:BANCO| ; 171 (171)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_LEVEL_I|bancoRegistradores_MIPS:BANCO ; bancoRegistradores_MIPS ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; ULA_MIPS:ULA|resultado[0]                           ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[1]                           ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[2]                           ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[3]                           ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[4]                           ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[5]                           ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[6]                           ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[7]                           ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[8]                           ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[9]                           ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[10]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[11]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[12]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[13]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[14]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[15]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[16]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[17]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[18]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[19]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[20]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[21]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[22]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[23]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[24]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[25]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[26]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[27]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[28]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[29]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[30]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; ULA_MIPS:ULA|resultado[31]                          ; ULA_MIPS:ULA|Mux34  ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+------------------------------------------------+-------------------------------------------------+
; Register name                                  ; Reason for Removal                              ;
+------------------------------------------------+-------------------------------------------------+
; PC_MIPS:PC|registrador:PC|output[1]            ; Merged with PC_MIPS:PC|registrador:PC|output[0] ;
; PC_MIPS:PC|registrador:PC|output[0]            ; Stuck at GND due to stuck port data_in          ;
; bancoRegistradores_MIPS:BANCO|registrador~166  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~167  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~168  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~169  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~170  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~171  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~172  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~173  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~174  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~175  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~176  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~177  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~178  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~179  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~180  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~181  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~182  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~183  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~184  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~185  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~186  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~187  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~188  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~189  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~190  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~191  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~192  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~193  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~194  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~195  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~196  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~197  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~198  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~199  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~200  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~201  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~202  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~203  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~204  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~205  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~206  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~207  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~208  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~209  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~210  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~211  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~212  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~213  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~214  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~215  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~216  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~217  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~218  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~219  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~220  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~221  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~222  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~223  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~224  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~225  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~226  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~227  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~228  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~229  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~230  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~231  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~232  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~233  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~234  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~235  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~236  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~237  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~238  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~239  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~240  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~241  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~242  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~243  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~244  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~245  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~246  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~247  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~248  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~249  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~250  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~251  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~252  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~253  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~254  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~255  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~256  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~257  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~258  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~259  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~260  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~261  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~262  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~263  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~264  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~265  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~266  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~267  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~268  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~269  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~270  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~271  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~272  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~273  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~274  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~275  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~276  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~277  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~278  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~279  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~280  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~281  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~282  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~283  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~284  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~285  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~286  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~287  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~288  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~289  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~290  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~291  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~292  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~293  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~294  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~295  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~296  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~297  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~298  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~299  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~300  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~301  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~302  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~303  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~304  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~305  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~306  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~307  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~308  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~309  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~310  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~311  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~312  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~313  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~314  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~315  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~316  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~317  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~318  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~319  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~320  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~321  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~322  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~323  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~324  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~325  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~326  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~327  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~328  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~329  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~330  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~331  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~332  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~333  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~334  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~335  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~336  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~337  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~338  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~339  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~340  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~341  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~342  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~343  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~344  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~345  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~346  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~347  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~348  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~349  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~350  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~351  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~352  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~353  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~354  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~355  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~356  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~357  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~358  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~359  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~360  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~361  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~362  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~363  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~364  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~365  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~366  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~367  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~368  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~369  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~370  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~371  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~372  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~373  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~374  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~375  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~376  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~377  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~378  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~379  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~380  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~381  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~382  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~383  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~384  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~385  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~386  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~387  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~388  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~389  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~390  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~391  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~392  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~393  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~394  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~395  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~396  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~397  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~398  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~399  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~400  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~401  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~402  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~403  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~404  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~405  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~406  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~407  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~408  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~409  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~410  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~411  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~412  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~413  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~414  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~415  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~416  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~417  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~418  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~419  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~420  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~421  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~422  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~423  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~424  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~425  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~426  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~427  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~428  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~429  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~430  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~431  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~432  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~433  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~434  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~435  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~436  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~437  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~438  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~439  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~440  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~441  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~442  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~443  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~444  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~445  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~446  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~447  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~448  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~449  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~450  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~451  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~452  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~453  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~454  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~455  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~456  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~457  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~458  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~459  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~460  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~461  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~462  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~463  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~464  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~465  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~466  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~467  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~468  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~469  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~470  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~471  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~472  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~473  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~474  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~475  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~476  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~477  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~478  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~479  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~480  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~481  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~482  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~483  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~484  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~485  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~486  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~487  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~488  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~489  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~490  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~491  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~492  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~493  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~494  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~495  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~496  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~497  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~498  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~499  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~500  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~501  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~502  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~503  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~504  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~505  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~506  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~507  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~508  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~509  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~510  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~511  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~512  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~513  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~514  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~515  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~516  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~517  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~518  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~519  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~520  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~521  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~522  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~523  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~524  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~525  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~526  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~527  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~528  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~529  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~530  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~531  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~532  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~533  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~534  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~535  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~536  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~537  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~538  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~539  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~540  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~541  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~542  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~543  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~544  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~545  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~546  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~547  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~548  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~549  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~550  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~551  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~552  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~553  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~554  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~555  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~556  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~557  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~558  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~559  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~560  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~561  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~562  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~563  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~564  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~565  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~566  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~567  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~568  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~569  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~570  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~571  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~572  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~573  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~574  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~575  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~576  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~577  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~578  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~579  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~580  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~581  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~582  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~583  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~584  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~585  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~586  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~587  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~588  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~589  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~590  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~591  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~592  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~593  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~594  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~595  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~596  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~597  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~598  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~599  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~600  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~601  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~602  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~603  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~604  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~605  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~606  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~607  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~608  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~609  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~610  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~611  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~612  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~613  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~614  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~615  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~616  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~617  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~618  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~619  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~620  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~621  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~622  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~623  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~624  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~625  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~626  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~627  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~628  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~629  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~630  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~631  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~632  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~633  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~634  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~635  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~636  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~637  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~638  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~639  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~640  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~641  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~642  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~643  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~644  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~645  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~646  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~647  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~648  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~649  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~650  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~651  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~652  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~653  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~654  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~655  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~656  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~657  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~658  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~659  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~660  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~661  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~662  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~663  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~664  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~665  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~666  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~667  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~668  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~669  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~670  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~671  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~672  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~673  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~674  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~675  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~676  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~677  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~678  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~679  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~680  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~681  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~682  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~683  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~684  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~685  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~686  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~687  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~688  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~689  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~690  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~691  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~692  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~693  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~694  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~695  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~696  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~697  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~698  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~699  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~700  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~701  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~702  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~703  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~704  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~705  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~706  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~707  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~708  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~709  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~710  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~711  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~712  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~713  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~714  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~715  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~716  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~717  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~718  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~719  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~720  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~721  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~722  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~723  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~724  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~725  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~726  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~727  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~728  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~729  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~730  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~731  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~732  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~733  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~734  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~735  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~736  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~737  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~738  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~739  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~740  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~741  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~742  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~743  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~744  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~745  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~746  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~747  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~748  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~749  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~750  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~751  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~752  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~753  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~754  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~755  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~756  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~757  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~758  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~759  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~760  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~761  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~762  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~763  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~764  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~765  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~766  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~767  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~768  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~769  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~770  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~771  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~772  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~773  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~774  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~775  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~776  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~777  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~778  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~779  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~780  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~781  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~782  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~783  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~784  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~785  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~786  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~787  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~788  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~789  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~790  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~791  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~792  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~793  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~794  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~795  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~796  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~797  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~798  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~799  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~800  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~801  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~802  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~803  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~804  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~805  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~806  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~807  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~808  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~809  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~810  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~811  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~812  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~813  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~814  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~815  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~816  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~817  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~818  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~819  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~820  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~821  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~822  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~823  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~824  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~825  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~826  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~827  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~828  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~829  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~830  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~831  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~832  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~833  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~834  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~835  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~836  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~837  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~838  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~839  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~840  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~841  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~842  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~843  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~844  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~845  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~846  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~847  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~848  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~849  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~850  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~851  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~852  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~853  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~854  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~855  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~856  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~857  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~858  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~859  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~860  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~861  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~862  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~863  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~864  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~865  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~866  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~867  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~868  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~869  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~870  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~871  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~872  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~873  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~874  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~875  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~876  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~877  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~878  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~879  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~880  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~881  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~882  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~883  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~884  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~885  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~886  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~887  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~888  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~889  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~890  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~891  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~892  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~893  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~894  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~895  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~896  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~897  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~898  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~899  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~900  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~901  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~902  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~903  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~904  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~905  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~906  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~907  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~908  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~909  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~910  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~911  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~912  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~913  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~914  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~915  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~916  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~917  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~918  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~919  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~920  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~921  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~922  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~923  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~924  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~925  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~926  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~927  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~928  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~929  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~930  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~931  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~932  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~933  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~934  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~935  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~936  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~937  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~938  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~939  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~940  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~941  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~942  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~943  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~944  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~945  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~946  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~947  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~948  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~949  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~950  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~951  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~952  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~953  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~954  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~955  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~956  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~957  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~958  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~959  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~960  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~961  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~962  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~963  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~964  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~965  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~966  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~967  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~968  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~969  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~970  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~971  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~972  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~973  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~974  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~975  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~976  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~977  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~978  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~979  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~980  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~981  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~982  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~983  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~984  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~985  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~986  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~987  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~988  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~989  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~990  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~991  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~992  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~993  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~994  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~995  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~996  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~997  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~998  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~999  ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1000 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1001 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1002 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1003 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1004 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1005 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1006 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1007 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1008 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1009 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1010 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1011 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1012 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1013 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1014 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1015 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1016 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1017 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1018 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1019 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1020 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1021 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1022 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1023 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1024 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1025 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1026 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1027 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1028 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1029 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1030 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1031 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1032 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1033 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1034 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1035 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1036 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1037 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1038 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1039 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1040 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1041 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1042 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1043 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1044 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1045 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1046 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1047 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1048 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1049 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1050 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1051 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1052 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1053 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1054 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1055 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1056 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1057 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1058 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1059 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1060 ; Lost fanout                                     ;
; bancoRegistradores_MIPS:BANCO|registrador~1061 ; Lost fanout                                     ;
; PC_MIPS:PC|registrador:PC|output[8..31]        ; Lost fanout                                     ;
; Total Number of Removed Registers = 922        ;                                                 ;
+------------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2182  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 6     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2182  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 32:1               ; 31 bits   ; 651 LEs       ; 93 LEs               ; 558 LEs                ; No         ; |TOP_LEVEL_I|ULA_MIPS:ULA|Mux14 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TOP_LEVEL_I ;
+-----------------+-------+---------------------------------------------------+
; Parameter Name  ; Value ; Type                                              ;
+-----------------+-------+---------------------------------------------------+
; addrWidth       ; 32    ; Signed Integer                                    ;
; dataWidth       ; 32    ; Signed Integer                                    ;
; memoryAddrWidth ; 6     ; Signed Integer                                    ;
; bancoAddrWidth  ; 5     ; Signed Integer                                    ;
+-----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_MIPS:PC ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; addrwidth      ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_MIPS:PC|somadorGenerico:Somador ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_MIPS:PC|registrador:PC ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_MIPS:ROM ;
+-----------------+-------+---------------------------------+
; Parameter Name  ; Value ; Type                            ;
+-----------------+-------+---------------------------------+
; datawidth       ; 32    ; Signed Integer                  ;
; addrwidth       ; 32    ; Signed Integer                  ;
; memoryaddrwidth ; 6     ; Signed Integer                  ;
+-----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2_1:MUX_END3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 5     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bancoRegistradores_MIPS:BANCO ;
+---------------------+-------+----------------------------------------------+
; Parameter Name      ; Value ; Type                                         ;
+---------------------+-------+----------------------------------------------+
; larguradados        ; 32    ; Signed Integer                               ;
; larguraendbancoregs ; 5     ; Signed Integer                               ;
+---------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: extensor_de_sinal:Extensor ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguraDados   ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shifter:LShift ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; larguradados   ; 32    ; Signed Integer                          ;
; shift_n        ; 2     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somadorGenerico:SomadorExt ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2_1:MUX_PCIM ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2_1:MUX_BULA ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA_MIPS:ULA ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_MIPS:RAM ;
+-----------------+-------+---------------------------------+
; Parameter Name  ; Value ; Type                            ;
+-----------------+-------+---------------------------------+
; datawidth       ; 32    ; Signed Integer                  ;
; addrwidth       ; 32    ; Signed Integer                  ;
; memoryaddrwidth ; 6     ; Signed Integer                  ;
+-----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2_1:MUX_ULARAM ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX2_1:MUX_ULARAM"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "PC_MIPS:PC"             ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; b_somador[31..3] ; Input ; Info     ; Stuck at GND ;
; b_somador[1..0]  ; Input ; Info     ; Stuck at GND ;
; b_somador[2]     ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 207                         ;
; cycloneiii_ff         ; 2182                        ;
;     ENA               ; 2176                        ;
;     ENA CLR           ; 6                           ;
; cycloneiii_lcell_comb ; 1787                        ;
;     arith             ; 37                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 31                          ;
;     normal            ; 1750                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 86                          ;
;         4 data inputs ; 1620                        ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 5.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Nov 02 01:24:21 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Instrucao_I -c Instrucao_I
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/ula_mips.vhd
    Info (12022): Found design unit 1: ULA_MIPS-comportamento File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 22
    Info (12023): Found entity 1: ULA_MIPS File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/somadorgenerico.vhd
    Info (12022): Found design unit 1: somadorGenerico-comportamento File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/somadorGenerico.vhd Line: 17
    Info (12023): Found entity 1: somadorGenerico File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/somadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/rom_mips.vhd
    Info (12022): Found design unit 1: ROM_MIPS-assincrona File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ROM_MIPS.vhd Line: 15
    Info (12023): Found entity 1: ROM_MIPS File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ROM_MIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/registrador.vhd
    Info (12022): Found design unit 1: registrador-comportamento File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/registrador.vhd Line: 26
    Info (12023): Found entity 1: registrador File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/registrador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/pc_mips.vhd
    Info (12022): Found design unit 1: PC_MIPS-assincrona File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd Line: 20
    Info (12023): Found entity 1: PC_MIPS File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/bancoregistradores_mips.vhd
    Info (12022): Found design unit 1: bancoRegistradores_MIPS-comportamento File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd Line: 28
    Info (12023): Found entity 1: bancoRegistradores_MIPS File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/mux.vhd
    Info (12022): Found design unit 1: MUX2_1-Arch File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/MUX.vhd Line: 25
    Info (12023): Found entity 1: MUX2_1 File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/MUX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/top_level_i.vhd
    Info (12022): Found design unit 1: TOP_LEVEL_I-assincrona File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 47
    Info (12023): Found entity 1: TOP_LEVEL_I File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/extensor_de_sinal.vhd
    Info (12022): Found design unit 1: extensor_de_sinal-comportamento File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/extensor_de_sinal.vhd Line: 17
    Info (12023): Found entity 1: extensor_de_sinal File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/extensor_de_sinal.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/ram_mips.vhd
    Info (12022): Found design unit 1: RAM_MIPS-rtl File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/RAM_MIPS.vhd Line: 21
    Info (12023): Found entity 1: RAM_MIPS File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/RAM_MIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/left_shifter.vhd
    Info (12022): Found design unit 1: left_shifter-comportamento File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/left_shifter.vhd Line: 18
    Info (12023): Found entity 1: left_shifter File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/left_shifter.vhd Line: 5
Info (12127): Elaborating entity "TOP_LEVEL_I" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TOP_LEVEL_I.vhd(53): object "outMUX_ULARAM" assigned a value but never read File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 53
Info (12128): Elaborating entity "PC_MIPS" for hierarchy "PC_MIPS:PC" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 57
Info (12128): Elaborating entity "somadorGenerico" for hierarchy "PC_MIPS:PC|somadorGenerico:Somador" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd Line: 26
Info (12128): Elaborating entity "registrador" for hierarchy "PC_MIPS:PC|registrador:PC" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd Line: 33
Warning (10492): VHDL Process Statement warning at registrador.vhd(36): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/registrador.vhd Line: 36
Info (12128): Elaborating entity "ROM_MIPS" for hierarchy "ROM_MIPS:ROM" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 71
Warning (10541): VHDL Signal Declaration warning at ROM_MIPS.vhd(18): used implicit default value for signal "memROM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ROM_MIPS.vhd Line: 18
Info (12128): Elaborating entity "MUX2_1" for hierarchy "MUX2_1:MUX_END3" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 83
Info (12128): Elaborating entity "bancoRegistradores_MIPS" for hierarchy "bancoRegistradores_MIPS:BANCO" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 94
Info (12128): Elaborating entity "extensor_de_sinal" for hierarchy "extensor_de_sinal:Extensor" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 113
Info (12128): Elaborating entity "left_shifter" for hierarchy "left_shifter:LShift" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 122
Info (12128): Elaborating entity "MUX2_1" for hierarchy "MUX2_1:MUX_PCIM" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 142
Info (12128): Elaborating entity "ULA_MIPS" for hierarchy "ULA_MIPS:ULA" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 164
Warning (10631): VHDL Process Statement warning at ULA_MIPS.vhd(51): inferring latch(es) for signal or variable "resultado", which holds its previous value in one or more paths through the process File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Warning (10631): VHDL Process Statement warning at ULA_MIPS.vhd(51): inferring latch(es) for signal or variable "zero", which holds its previous value in one or more paths through the process File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "zero[0]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[0]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[1]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[2]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[3]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[4]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[5]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[6]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[7]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[8]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[9]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[10]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[11]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[12]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[13]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[14]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[15]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[16]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[17]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[18]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[19]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[20]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[21]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[22]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[23]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[24]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[25]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[26]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[27]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[28]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[29]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[30]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (10041): Inferred latch for "resultado[31]" at ULA_MIPS.vhd(51) File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
Info (12128): Elaborating entity "RAM_MIPS" for hierarchy "RAM_MIPS:RAM" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 179
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "bancoRegistradores_MIPS:BANCO|registrador" is uninferred due to asynchronous read logic File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd Line: 46
    Info (276007): RAM logic "RAM_MIPS:RAM|ram_s" is uninferred due to asynchronous read logic File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/RAM_MIPS.vhd Line: 27
Warning (13012): Latch ULA_MIPS:ULA|resultado[0] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[5] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[1] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[2] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[3] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[4] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[5] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[6] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[7] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[8] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[9] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[10] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[11] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[12] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[13] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[14] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[15] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[16] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[17] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[18] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[19] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[20] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[21] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[22] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[23] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[24] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[25] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[26] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[27] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[28] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[29] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[30] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[2] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13012): Latch ULA_MIPS:ULA|resultado[31] has unsafe behavior File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd Line: 51
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EntradaFunct[0] File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 35
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SaidaROM[0]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[1]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[2]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[3]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[4]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[5]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[6]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[7]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[8]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[9]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[10]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[11]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[12]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[13]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[14]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[15]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[18]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[19]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[20]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[23]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[24]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[25]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[28]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
    Warning (13410): Pin "SaidaROM[30]" is stuck at GND File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (17049): 920 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "muxULA_RAM" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 23
    Warning (15610): No output dependent on input pin "beq" File: C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd Line: 42
Info (21057): Implemented 4164 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 192 output pins
    Info (21061): Implemented 3957 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 4804 megabytes
    Info: Processing ended: Sat Nov 02 01:24:39 2019
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:35


