# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1230 3.2e-05 1024 0.068 1140 690176 67.055 33.625 1299.43 1047.54 2447.85 2448.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 3.2e-05 1024 0.068 1140 691200 67.1487 34.6116 1532.26 1048.59 2682.81 2682.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 3.2e-05 1024 0.068 1140 691200 66.909 33.6794 1594.66 1047.43 2742.89 2743.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 3.2e-05 1024 0.068 1140 688128 67.1757 33.6445 1480.72 1056.87 2638.62 2638.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 3.2e-05 1024 0.068 1140 691200 67.0349 33.81 1506.78 1048 2655.83 2656.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 3.2e-05 1024 0.068 1140 688128 66.6093 33.8643 1541.6 1043.34 2685.61 2685.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 3.2e-05 1024 0.068 1140 687360 67.2979 33.6681 1544.23 1045.59 2690.99 2691.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1230 3.2e-05 1024 0.068 1140 688128 66.6807 33.6077 1497.16 1044.65 2642.29 2642.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1230 3.2e-05 1024 0.068 1140 688128 67.219 33.6276 1509.02 1046.89 2656.96 2657.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1230 3.2e-05 1024 0.068 1140 691200 67.0065 33.7227 1627.11 1047.39 2775.43 2775.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 3.2e-05 1024 0.068 1140 688128 66.6351 33.5735 1885.46 1043.92 3029.8 3029.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1230 3.2e-05 1024 0.068 1140 689152 67.2625 33.9527 1306.25 1046.48 2454.16 2454.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1230 3.2e-05 1024 0.068 1140 689920 67.469 33.7275 1323.31 1048.11 2472.82 2473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1230 3.2e-05 1024 0.068 1140 689664 67.2093 33.6978 1313.56 1047.51 2462.18 2462.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 3.2e-05 1024 0.068 1140 688128 67.3176 33.665 1345.46 1046.39 2493.03 2493.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 3.2e-05 1024 0.068 1140 688128 67.3516 33.6118 1338.25 1047.55 2486.97 2487.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 3.2e-05 1024 0.068 1140 688896 67.4575 33.753 1558.17 1047.78 2707.36 2707.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 3.2e-05 1024 0.068 1140 688640 67.2551 33.6781 1523.42 1048.06 2672.61 2672.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1230 3.2e-05 1024 0.068 1140 688128 67.0821 33.6178 1617.82 1047.37 2766.08 2766.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1230 3.2e-05 1024 0.068 1140 688000 67.4025 33.7303 1607.04 1048.26 2756.63 2756.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1230 3.2e-05 1024 0.068 1140 684544 67.0322 33.597 1609.67 1044.06 2754.55 2754.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1230 3.2e-05 1024 0.068 1140 687360 67.2538 33.6691 1587.64 1046.47 2735.23 2735.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1230 3.2e-05 1024 0.068 1140 684032 67.2252 33.6158 1514.11 1044.04 2659.19 2659.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1230 3.2e-05 1024 0.068 1140 688128 67.1516 33.622 1781.03 1046.9 2928.9 2929.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1230 3.2e-05 1024 0.068 1140 684800 67.7997 33.7224 1780.85 1047.43 2929.98 2930.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1230 3.2e-05 1024 0.068 1140 679936 67.6986 34.3603 1603.01 1044.22 2749.48 2749.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1230 3.2e-05 1024 0.068 1140 690176 67.0548 33.6363 1239.96 1047.49 2388.35 2388.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1230 3.2e-05 1024 0.068 1140 691200 67.0926 33.7079 1395.83 1048.1 2544.92 2545.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1230 3.2e-05 1024 0.068 1140 689664 67.1602 33.6667 1298.92 1047.27 2447.21 2447.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 3.2e-05 1024 0.068 1140 689920 67.004 33.665 1321.08 1046.4 2468.35 2468.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1230 3.2e-05 1024 0.068 1140 690176 66.9067 33.646 1294.87 1047.31 2442.94 2443.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 3.2e-05 1024 0.068 1140 691200 66.9352 33.7282 1643.11 1048.5 2792.47 2792.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1230 3.2e-05 1024 0.068 1140 686592 66.9926 33.6361 1138.95 1044.73 2284.51 2284.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 3.2e-05 1024 0.068 1140 691200 66.824 33.6799 1577.7 1047.24 2725.64 2725.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1230 3.2e-05 1024 0.068 1140 686080 66.8461 33.583 1098.72 1043.91 2243.26 2243.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1230 3.2e-05 1024 0.068 1140 688128 67.038 34.6092 1472.44 1046.57 2620.87 2621.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1230 3.2e-05 1024 0.068 1140 688128 67.1418 33.8089 1055.94 1047.5 2204.59 2204.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1230 3.2e-05 1024 0.068 1140 691200 66.976 33.7346 1546.67 1047.09 2694.68 2694.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1230 3.2e-05 1024 0.068 1140 691200 66.92 33.722 1092.91 1048.42 2242.16 2242.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1230 3.2e-05 1024 0.068 1140 688128 66.522 33.722 1963.05 1044.19 3107.68 3107.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1230 3.2e-05 1024 0.068 1140 680960 66.5993 33.4808 1267.91 1038.52 2406.71 2406.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1230 3.2e-05 1024 0.068 1140 687360 67.233 33.6728 1878.25 1046.47 3025.83 3025.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1230 3.2e-05 1024 0.068 1140 683520 66.7642 33.5483 1265.55 1041.6 2407.65 2407.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1230 3.2e-05 1024 0.068 1140 688128 66.5966 33.6083 1817.45 1043.9 2961.76 2961.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1230 3.2e-05 1024 0.068 1140 688128 66.6305 33.5703 1226.96 1044.93 2372.3 2372.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1230 3.2e-05 1024 0.068 1140 688128 67.1345 34.6132 1584.27 1047.72 2733.94 2734.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1230 3.2e-05 1024 0.068 1140 675840 67.4914 33.4712 1103.52 1038.73 2243.41 2243.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1230 3.2e-05 1024 0.068 1140 691200 66.9591 33.7179 1668.46 1048.41 2817.73 2817.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1230 3.2e-05 1024 0.068 1140 691200 66.8331 33.6956 1199.9 1048.67 2349.3 2349.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1230 3.2e-05 1024 0.068 1152 689152 67.1758 33.6044 1233.21 1047.3 2381.5 2381.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1230 3.2e-05 1024 0.068 1152 688640 67.5226 33.706 1304.52 1047.22 2453.17 2453.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1230 3.2e-05 1024 0.068 1152 688128 67.2902 33.6876 1288.35 1046.52 2436.04 2436.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1230 3.2e-05 1024 0.068 1152 688128 67.0714 33.6119 829.99 1056.85 1987.72 1987.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 3.2e-05 1024 0.068 1152 688128 67.1234 33.6675 1480.98 1046.5 2628.47 2628.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1230 3.2e-05 1024 0.068 1152 684544 66.9533 33.605 935.674 1043.32 2079.75 2079.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 3.2e-05 1024 0.068 1152 688128 67.1888 33.6168 1385.12 1047.45 2533.58 2533.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1230 3.2e-05 1024 0.068 1152 684032 67.1666 33.7873 905.026 1044.9 2051.08 2051.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 3.2e-05 1024 0.068 1152 688896 67.3354 35.7897 1578.52 1048.35 2730.19 2730.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1230 3.2e-05 1024 0.068 1152 686592 66.9707 33.8306 1104.87 1045.59 2251.46 2251.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 3.2e-05 1024 0.068 1152 688640 67.2818 33.6835 1496.11 1048.14 2645.42 2645.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1230 3.2e-05 1024 0.068 1152 686080 66.8126 33.5729 1070.98 1043.92 2215.49 2215.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1230 3.2e-05 1024 0.068 1152 688128 67.0499 33.6109 1925.65 1046.78 3073.28 3073.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1230 3.2e-05 1024 0.068 1152 688128 67.159 33.7488 1229.11 1046.88 2377.1 2377.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1230 3.2e-05 1024 0.068 1152 688000 67.4456 33.8452 1888.01 1048.17 3037.67 3037.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1230 3.2e-05 1024 0.068 1152 684800 67.8094 33.7327 1273.83 1047.59 2423.16 2423.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 3.2e-05 1024 0.068 1152 684544 67.0081 34.2426 1832.51 1043.3 2977.26 2977.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1230 3.2e-05 1024 0.068 1152 680960 66.6222 33.6141 1214.39 1039.28 2354.11 2354.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1230 3.2e-05 1024 0.068 1152 687360 67.2195 33.6652 1801.17 1046.47 2948.72 2948.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1230 3.2e-05 1024 0.068 1152 683520 66.7413 33.5585 1158.96 1040.37 2299.82 2299.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1230 3.2e-05 1024 0.068 1152 684032 67.1649 33.615 1711.38 1044.75 2857.11 2857.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1230 3.2e-05 1024 0.068 1152 679936 67.7059 33.6145 1145.51 1044.72 2291.75 2291.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1230 3.2e-05 1024 0.068 1150 689152 67.1106 33.6019 1398.62 1046.51 2546.05 2546.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1230 3.2e-05 1024 0.068 1150 689920 67.4015 33.6963 1260.34 1048.22 2409.85 2410.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1230 3.2e-05 1024 0.068 1150 688640 67.4021 33.6814 812.668 1047.12 1961.08 1961.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1230 3.2e-05 1024 0.068 1150 689664 67.0759 33.8575 1339.49 1046.54 2487.16 2487.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1230 3.2e-05 1024 0.068 1150 688128 67.1281 33.614 863.3 1047.64 2011.88 2012.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 3.2e-05 1024 0.068 1150 688128 67.1644 33.6699 1426.02 1045.51 2572.56 2572.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1230 3.2e-05 1024 0.068 1150 684544 66.9833 33.8528 901.143 1043.21 2045.38 2045.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 3.2e-05 1024 0.068 1150 688128 67.2389 33.6118 1457.32 1046.72 2605.08 2605.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1230 3.2e-05 1024 0.068 1150 684032 67.1773 33.6056 940.916 1043.8 2085.7 2085.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1230 3.2e-05 1024 0.068 1150 688896 67.352 33.7311 1580.88 1048.46 2730.63 2730.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1230 3.2e-05 1024 0.068 1150 686592 67.0062 33.646 1134.12 1045.58 2280.55 2280.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1230 3.2e-05 1024 0.068 1150 688640 67.2551 33.6916 1533.77 1048.14 2683.07 2683.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1230 3.2e-05 1024 0.068 1150 686080 66.8072 33.5729 1078.21 1044.91 2223.7 2223.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1230 3.2e-05 1024 0.068 1150 688128 67.0635 33.6218 1870.44 1046.45 3017.77 3017.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1230 3.2e-05 1024 0.068 1150 688128 67.1539 33.6216 1252.81 1046.66 2400.45 2400.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1230 3.2e-05 1024 0.068 1150 688000 67.398 33.7525 1863.6 1047.45 3012.4 3012.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1230 3.2e-05 1024 0.068 1150 684800 67.7876 33.7256 1244.7 1047.38 2393.8 2393.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1230 3.2e-05 1024 0.068 1150 684544 66.9993 33.9838 1799.41 1044.06 2944.65 2944.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1230 3.2e-05 1024 0.068 1150 680960 66.6412 33.4703 1184.4 1038.53 2323.26 2323.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1230 3.2e-05 1024 0.068 1150 687360 67.2391 33.672 1764.83 1046.57 2912.51 2912.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1230 3.2e-05 1024 0.068 1150 683520 66.7718 33.5482 1160.83 1040.79 2302.13 2302.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1230 3.2e-05 1024 0.068 1150 684032 67.1684 33.591 1674.8 1044.9 2820.67 2820.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1230 3.2e-05 1024 0.068 1150 679936 67.7003 33.5756 1170.63 1044.94 2317.05 2317.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1230 3.2e-05 1024 0.068 1152 690176 66.8786 33.6093 1224.03 1047.48 2372.21 2372.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1230 3.2e-05 1024 0.068 1152 690176 66.9432 33.6164 787.858 1047.44 1936.06 1936.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1230 3.2e-05 1024 0.068 1152 691200 67.0967 33.7446 1254.1 1048.08 2403.22 2403.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1230 3.2e-05 1024 0.068 1152 691200 66.918 33.6848 806.123 1048.13 1955.05 1955.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1230 3.2e-05 1024 0.068 1152 689664 66.9824 33.6528 1351.97 1047.29 2500.09 2500.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1230 3.2e-05 1024 0.068 1152 688128 67.0593 33.6113 868.452 1047.46 2016.79 2016.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1230 3.2e-05 1024 0.068 1152 689920 66.8487 34.2959 1338.29 1045.67 2485.31 2485.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1230 3.2e-05 1024 0.068 1152 688128 66.5504 33.7229 852.216 1043.91 1996.6 1996.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1230 3.2e-05 1024 0.068 1152 688128 67.0757 33.6911 698.462 1046.67 1846.1 1846.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1230 3.2e-05 1024 0.068 1152 690176 66.8617 33.6118 1321.68 1047.3 2469.65 2469.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1230 3.2e-05 1024 0.068 1152 688128 66.612 33.5874 864.403 1043.64 2008.43 2008.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1230 3.2e-05 1024 0.068 1152 688128 67.1099 33.7672 721.9 1046.72 1869.7 1869.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1230 3.2e-05 1024 0.068 1152 691200 66.932 33.7242 1941.54 1048.49 3090.89 3091.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1230 3.2e-05 1024 0.068 1152 686592 66.9712 33.6299 1214.23 1045.58 2360.61 2360.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1230 3.2e-05 1024 0.068 1152 684288 66.473 34.6051 1004.04 1039.48 2144.8 2144.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1230 3.2e-05 1024 0.068 1152 691200 66.8333 33.7486 1796.04 1047.02 2943.86 2944.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1230 3.2e-05 1024 0.068 1152 686080 66.8204 33.5813 1196.72 1044.68 2341.99 2342.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1230 3.2e-05 1024 0.068 1152 683520 66.7684 33.5462 1001.21 1040.59 2142.31 2142.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1230 3.2e-05 1024 0.068 1152 688128 67.0409 33.6141 1707.37 1046.33 2854.55 2854.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1230 3.2e-05 1024 0.068 1152 688128 67.1635 33.6282 1106.46 1046.86 2254.32 2254.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1230 3.2e-05 1024 0.068 1152 681984 66.521 33.6572 955.536 1038.74 2094.66 2094.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1230 3.2e-05 1024 0.068 1152 691200 66.953 33.9348 1684.66 1047.05 2832.8 2832.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1230 3.2e-05 1024 0.068 1152 691200 66.9592 33.7162 1167.62 1047.42 2315.91 2316.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1230 3.2e-05 1024 0.068 1152 681600 67.6323 33.6725 960.608 1044.23 2106.34 2106.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1230 3.2e-05 1024 0.068 1152 688128 66.5159 33.6966 1620.48 1044.04 2764.93 2765.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1230 3.2e-05 1024 0.068 1152 680960 66.602 33.7913 1119.63 1038.53 2258.75 2258.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1230 3.2e-05 1024 0.068 1152 677376 67.2563 33.7224 923.086 1038.65 2062.92 2063.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1230 3.2e-05 1024 0.068 1152 687360 67.2094 33.7446 1569.88 1046.36 2717.39 2717.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1230 3.2e-05 1024 0.068 1152 683520 66.7788 33.6302 1137.26 1041.61 2279.49 2279.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1230 3.2e-05 1024 0.068 1152 679680 66.7572 34.0505 934.561 1035.62 2071.19 2071.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1230 3.2e-05 1024 0.068 1152 688128 66.6335 33.5869 1607.78 1044.75 2752.96 2753.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1230 3.2e-05 1024 0.068 1152 688128 66.6299 33.5783 1092.33 1044.08 2236.81 2236.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1230 3.2e-05 1024 0.068 1152 675840 67.4923 33.7817 959.892 1039.6 2100.97 2101.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1230 3.2e-05 1024 0.068 1160 690176 66.9077 33.6056 1255.77 1046.49 2402.99 2403.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1230 3.2e-05 1024 0.068 1160 690176 66.9211 33.6261 806.217 1046.51 1953.47 1953.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1230 3.2e-05 1024 0.068 1160 689920 67.1887 33.7568 1407.97 1047.23 2556.35 2556.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1230 3.2e-05 1024 0.068 1160 688640 67.2238 33.6794 906.587 1047.41 2055.09 2055.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1230 3.2e-05 1024 0.068 1160 687360 67.2357 33.7046 743.429 1045.59 1890.16 1890.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 3.2e-05 1024 0.068 1160 689664 67.0127 33.9871 1315.24 1046.51 2462.94 2463.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1230 3.2e-05 1024 0.068 1160 688128 67.05 33.6118 857.502 1046.76 2005.11 2005.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1230 3.2e-05 1024 0.068 1160 686592 66.9892 33.6505 706.166 1045.39 1852.39 1852.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 3.2e-05 1024 0.068 1160 688128 67.0949 33.6735 1900.78 1045.44 3047.18 3047.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1230 3.2e-05 1024 0.068 1160 684544 66.9882 33.646 1181.95 1044.2 2326.98 2327.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1230 3.2e-05 1024 0.068 1160 688128 67.0882 33.6731 967.438 1046.66 2115.06 2115.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1230 3.2e-05 1024 0.068 1160 690176 66.7784 33.6909 1758.96 1046.71 2906.34 2906.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1230 3.2e-05 1024 0.068 1160 688128 66.5771 33.5663 1088.17 1044.02 2232.52 2232.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1230 3.2e-05 1024 0.068 1160 688128 67.1751 33.7522 891.11 1046.74 2038.97 2039.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 3.2e-05 1024 0.068 1160 691200 66.9572 34.052 1811.67 1047.7 2960.59 2960.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1230 3.2e-05 1024 0.068 1160 686592 66.9765 33.6362 1168.42 1044.4 2313.63 2313.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1230 3.2e-05 1024 0.068 1160 684288 66.4658 34.2169 1023.86 1038.24 2162.98 2163.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1230 3.2e-05 1024 0.068 1160 681984 66.5129 33.4649 909.477 1039.61 2049.26 2049.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 3.2e-05 1024 0.068 1160 688640 67.1817 34.2518 1685.86 1048.22 2835.72 2835.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1230 3.2e-05 1024 0.068 1160 686080 66.8141 33.5967 1140.48 1043.92 2285.01 2285.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1230 3.2e-05 1024 0.068 1160 683520 66.7825 33.5726 956.323 1040.61 2097.49 2097.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1230 3.2e-05 1024 0.068 1160 686080 66.8963 33.5717 924.408 1044.06 2069.13 2069.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1230 3.2e-05 1024 0.068 1160 688128 67.0467 33.6415 1569.82 1047.57 2718.27 2718.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1230 3.2e-05 1024 0.068 1160 688128 67.1349 33.6273 1126.64 1047.71 2275.32 2275.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1230 3.2e-05 1024 0.068 1160 681984 66.4812 33.5404 925.099 1048.59 2073.91 2074.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1230 3.2e-05 1024 0.068 1160 675840 67.4772 33.4959 863.008 1039.52 2003.69 2003.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1230 3.2e-05 1024 0.068 1160 688000 67.4623 33.7353 1645.58 1048.19 2795.16 2795.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1230 3.2e-05 1024 0.068 1160 684800 67.8111 33.7234 1118.89 1047.33 2267.95 2268.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1230 3.2e-05 1024 0.068 1160 681600 67.6262 33.8493 960.21 1044.13 2106.01 2106.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1230 3.2e-05 1024 0.068 1160 678400 68.4395 33.6835 881.414 1048.7 2032.43 2032.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1230 3.2e-05 1024 0.068 1152 687104 67.1476 33.9818 1351.2 1047.48 2500.01 2500.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1230 3.2e-05 1024 0.068 1152 686080 67.3626 33.6155 865.245 1046.7 2013.12 2013.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1230 3.2e-05 1024 0.068 1152 685056 67.4676 33.6159 714.939 1046.59 1862.8 1862.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1230 3.2e-05 1024 0.068 1152 687360 67.5833 33.712 1303.86 1048.07 2453.44 2453.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1230 3.2e-05 1024 0.068 1152 686080 67.5968 33.6876 851.822 1048.24 2001.55 2001.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1230 3.2e-05 1024 0.068 1152 683520 67.6903 33.7811 697.531 1045.52 1844.72 1844.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1230 3.2e-05 1024 0.068 1152 686592 67.3363 33.6531 1841.95 1046.28 2989.42 2989.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1230 3.2e-05 1024 0.068 1152 685056 67.474 33.6554 1147.79 1046.59 2295.71 2295.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1230 3.2e-05 1024 0.068 1152 681984 67.6497 33.6549 924.97 1044.56 2071.02 2071.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1230 3.2e-05 1024 0.068 1152 681984 68.0336 35.2502 781.974 1046.73 1932.18 1932.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1230 3.2e-05 1024 0.068 1152 686336 67.3633 33.7631 1703.07 1046.24 2850.64 2850.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1230 3.2e-05 1024 0.068 1152 684544 67.0039 33.6343 1070.14 1043.19 2214.16 2214.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1230 3.2e-05 1024 0.068 1152 682752 67.743 33.7783 874.849 1046.54 2023.11 2023.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1230 3.2e-05 1024 0.068 1152 680960 66.6353 33.4985 785.45 1038.5 1924.27 1924.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1230 3.2e-05 1024 0.068 1152 686080 67.3343 33.606 1619.25 1046.68 2767.08 2767.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1230 3.2e-05 1024 0.068 1152 684032 67.1944 33.5747 1035.79 1044.89 2181.65 2181.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1230 3.2e-05 1024 0.068 1152 681984 68.0249 33.6708 849.26 1047.63 1998.78 1998.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1230 3.2e-05 1024 0.068 1152 679936 67.7159 33.5767 746.825 1044.79 1893.11 1893.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1230 3.2e-05 1024 0.068 1152 686592 67.6354 33.7237 1582.65 1048.57 2732.77 2732.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1230 3.2e-05 1024 0.068 1152 681984 67.5952 34.8099 1106.14 1044.59 2253.32 2253.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1230 3.2e-05 1024 0.068 1152 677376 67.3336 34.4351 931.278 1039.6 2073.27 2073.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1230 3.2e-05 1024 0.068 1152 672768 67.659 33.459 924.032 1039.6 2064.94 2065.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1230 3.2e-05 1024 0.068 1152 686080 67.5695 33.6931 1562.26 1047.05 2710.77 2710.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1230 3.2e-05 1024 0.068 1152 680960 67.516 33.5831 1120.2 1044.82 2266.31 2266.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1230 3.2e-05 1024 0.068 1152 675840 67.74 33.5514 923.44 1041.37 2066.3 2066.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1230 3.2e-05 1024 0.068 1152 675840 68.2919 33.5813 862.224 1044.15 2008.45 2008.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1230 3.2e-05 1024 0.068 1150 686080 67.2943 33.6068 1387.95 1047.23 2536.29 2536.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1230 3.2e-05 1024 0.068 1150 686080 67.3648 33.6978 898.304 1046.58 2046.14 2046.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1230 3.2e-05 1024 0.068 1150 685056 67.4645 33.6125 738.052 1047.57 1886.9 1887.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1230 3.2e-05 1024 0.068 1150 686080 67.7556 33.8378 1315.8 1048.06 2465.66 2465.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1230 3.2e-05 1024 0.068 1150 686080 67.5988 33.6757 843.755 1047.24 1992.46 1992.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1230 3.2e-05 1024 0.068 1150 683520 67.6803 33.8534 703.591 1046.61 1851.93 1852.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1230 3.2e-05 1024 0.068 1150 680960 67.4836 33.6058 601.966 1043.73 1746.98 1747.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1230 3.2e-05 1024 0.068 1150 685056 67.5482 33.7069 1810.69 1046.67 2958.81 2958.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1230 3.2e-05 1024 0.068 1150 685056 67.4513 33.6267 1120.31 1047.58 2269.16 2269.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1230 3.2e-05 1024 0.068 1150 681984 67.599 33.62 909.751 1045.59 2056.76 2056.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1230 3.2e-05 1024 0.068 1150 681984 68.0436 33.6103 775.892 1047.46 1925.2 1925.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1230 3.2e-05 1024 0.068 1150 684544 67.63 33.7367 1665.6 1045.28 2812.44 2812.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1230 3.2e-05 1024 0.068 1150 680960 67.5035 34.2835 1048.05 1044.07 2194.11 2194.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1230 3.2e-05 1024 0.068 1150 682752 67.7275 33.6683 858.968 1046.65 2007.21 2007.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1230 3.2e-05 1024 0.068 1150 673792 67.5947 33.622 762.829 1038.31 1902.55 1902.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1230 3.2e-05 1024 0.068 1150 686080 67.3507 33.6202 1618.86 1047.27 2767.3 2767.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1230 3.2e-05 1024 0.068 1150 684032 67.188 34.0931 1045.1 1043.63 2190.21 2190.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1230 3.2e-05 1024 0.068 1150 681984 68.0726 33.7299 871.593 1047.61 2021.21 2021.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1230 3.2e-05 1024 0.068 1150 679936 67.7289 33.5947 762.124 1044.92 1908.55 1908.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1230 3.2e-05 1024 0.068 1150 686592 67.6323 33.9538 1667.43 1048.46 2817.67 2817.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1230 3.2e-05 1024 0.068 1150 681984 67.6082 33.6957 1179.28 1044.36 2325.14 2325.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1230 3.2e-05 1024 0.068 1150 677376 67.3734 33.5849 968.846 1039.42 2109.42 2109.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1230 3.2e-05 1024 0.068 1150 672768 67.6649 33.4584 915.423 1038.61 2055.36 2055.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1230 3.2e-05 1024 0.068 1150 668160 68.1783 33.5571 832.29 1036.49 1970.7 1970.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1230 3.2e-05 1024 0.068 1150 686080 67.5694 33.7568 1619.62 1047.43 2768.57 2768.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1230 3.2e-05 1024 0.068 1150 680960 67.4946 33.5667 1109.74 1044.05 2255.05 2255.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1230 3.2e-05 1024 0.068 1150 675840 67.7512 33.5421 933.123 1041.6 2076.21 2076.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1230 3.2e-05 1024 0.068 1150 675840 68.2667 33.5729 861.413 1045.14 2008.6 2008.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1230 3.2e-05 1024 0.068 1150 678400 68.4765 33.9023 827.865 1047.61 1978.05 1978.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1230 3.2e-05 1024 0.068 1140 685056 67.5499 33.6098 1286.03 1047.5 2434.89 2435.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1230 3.2e-05 1024 0.068 1140 684032 67.6117 33.6294 842.1 1047.33 1990.87 1991.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1230 3.2e-05 1024 0.068 1140 685056 67.4887 33.9395 687.851 1047.6 1837.07 1837.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1230 3.2e-05 1024 0.068 1140 679936 67.6833 33.5714 589.925 1043.7 1735.07 1735.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1230 3.2e-05 1024 0.068 1140 686080 67.6642 33.7059 1804.86 1048.22 2954.64 2954.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1230 3.2e-05 1024 0.068 1140 686080 67.5878 34.0638 1115.92 1048.15 2265.92 2266.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1230 3.2e-05 1024 0.068 1140 683520 67.6484 33.6712 907.229 1046.59 2055.34 2055.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1230 3.2e-05 1024 0.068 1140 680960 67.4935 33.5708 766.279 1044.06 1911.6 1911.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1230 3.2e-05 1024 0.068 1140 685056 67.5896 33.6566 1654.42 1047.29 2803.16 2803.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1230 3.2e-05 1024 0.068 1140 685056 67.4434 33.6015 1038.39 1047.6 2187.23 2187.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1230 3.2e-05 1024 0.068 1140 681984 67.622 33.7058 844.637 1044.63 1990.78 1990.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1230 3.2e-05 1024 0.068 1140 681984 68.044 33.6215 760.392 1046.71 1908.97 1909.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1230 3.2e-05 1024 0.068 1140 675840 67.7598 33.8881 655.138 1041.47 1798.46 1798.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1230 3.2e-05 1024 0.068 1140 684544 67.6329 33.6753 1568.61 1046.37 2716.49 2716.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1230 3.2e-05 1024 0.068 1140 680960 67.4929 33.6123 991.527 1044.07 2136.9 2137.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1230 3.2e-05 1024 0.068 1140 682752 67.7405 33.673 834.127 1046.43 1982.17 1982.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1230 3.2e-05 1024 0.068 1140 673792 67.5789 33.47 722.862 1039.51 1863.62 1863.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1230 3.2e-05 1024 0.068 1140 680960 68.1449 33.6738 646.596 1045.97 1794.58 1794.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1230 3.2e-05 1024 0.068 1140 684032 67.5947 34.2883 1467.43 1046.53 2616.05 2616.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1230 3.2e-05 1024 0.068 1140 679936 67.68 33.8248 973.43 1044.91 2120.05 2120.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1230 3.2e-05 1024 0.068 1140 681984 68.0498 33.6484 809.738 1047.6 1959.24 1959.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1230 3.2e-05 1024 0.068 1140 679936 67.7137 34.6946 734.287 1043.86 1880.75 1880.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1230 3.2e-05 1024 0.068 1140 675840 68.2894 33.5872 669.015 1044.12 1815.21 1815.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1230 3.2e-05 1024 0.068 1152 689152 67.0206 33.6056 1288.47 1047.38 2436.67 2436.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1230 3.2e-05 1024 0.068 1152 688128 67.1236 33.6137 825.017 1047.56 1973.51 1973.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1230 3.2e-05 1024 0.068 1152 688128 67.0685 33.6078 685.17 1047.59 1833.63 1833.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1230 3.2e-05 1024 0.068 1152 684032 67.1956 33.5758 586.414 1044.04 1731.44 1731.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1230 3.2e-05 1024 0.068 1152 689920 67.1473 33.7088 1750.6 1047.2 2898.87 2899.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1230 3.2e-05 1024 0.068 1152 688640 67.2152 33.6816 1071.98 1047.98 2221.04 2221.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1230 3.2e-05 1024 0.068 1152 687360 67.1973 33.6712 879.107 1045.61 2025.78 2025.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1230 3.2e-05 1024 0.068 1152 686080 66.8193 33.5742 754.029 1044.07 1898.69 1898.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1230 3.2e-05 1024 0.068 1152 684800 67.8152 33.8062 687.018 1047.39 1836.24 1836.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1230 3.2e-05 1024 0.068 1152 688128 67.138 33.6571 1618.19 1047.51 2766.7 2766.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1230 3.2e-05 1024 0.068 1152 688128 67.0619 33.6596 1015.13 1047.59 2163.64 2163.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1230 3.2e-05 1024 0.068 1152 686592 66.9835 33.7113 825.444 1044.62 1970.96 1971.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1230 3.2e-05 1024 0.068 1152 688128 67.1692 33.8358 733.634 1047.75 1882.59 1882.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1230 3.2e-05 1024 0.068 1152 683520 66.8083 33.5556 642.691 1041.38 1784.63 1784.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1230 3.2e-05 1024 0.068 1152 688128 67.0944 34.4778 1509.39 1045.52 2656.69 2656.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1230 3.2e-05 1024 0.068 1152 684544 66.9695 33.6097 951.246 1044.15 2096.18 2096.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1230 3.2e-05 1024 0.068 1152 688128 67.09 33.6735 812.324 1045.64 1958.93 1959.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1230 3.2e-05 1024 0.068 1152 680960 66.6342 33.8166 706.32 1038.66 1845.63 1845.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1230 3.2e-05 1024 0.068 1152 680960 68.1235 33.6732 625.98 1045.82 1773.79 1773.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1230 3.2e-05 1024 0.068 1152 688128 67.1093 33.6094 1473.05 1046.55 2620.52 2620.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1230 3.2e-05 1024 0.068 1152 684032 67.1493 33.6835 962.708 1044.21 2107.95 2108.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1230 3.2e-05 1024 0.068 1152 688128 67.1662 33.6184 800.095 1046.91 1947.98 1948.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1230 3.2e-05 1024 0.068 1152 679936 67.7148 33.5693 717.82 1044.25 1863.55 1863.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1230 3.2e-05 1024 0.068 1152 686080 66.9372 34.2821 666.761 1045.15 1813.33 1813.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1230 3.2e-05 1024 0.068 1152 675840 67.4984 33.4809 613.599 1039.47 1754.24 1754.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1230 3.2e-05 1024 0.068 1152 682496 68.1354 33.665 1284.2 1047.05 2433.26 2433.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1230 3.2e-05 1024 0.068 1152 681984 67.9276 33.6091 1463.98 1047.45 2613.17 2613.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1230 3.2e-05 1024 0.068 1152 681984 68.0196 33.6056 947.634 1046.55 2096.01 2096.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1230 3.2e-05 1024 0.068 1152 681984 67.9616 33.6148 768.247 1047.93 1917.95 1918.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1230 3.2e-05 1024 0.068 1152 679936 67.6959 33.5757 686.027 1044.12 1831.61 1831.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1230 3.2e-05 1024 0.068 1152 675840 68.1884 33.5732 626.007 1044.42 1772.38 1772.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1230 3.2e-05 1024 0.068 1152 681984 68.0467 33.6208 583.273 1047.71 1732.85 1733.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1230 3.2e-05 1024 0.068 1152 673792 67.5806 33.4645 542.806 1038.32 1682.37 1682.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1230 3.2e-05 1024 0.068 1152 679936 67.7225 33.5708 520.189 1044.94 1666.62 1666.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1230 3.2e-05 1024 0.068 1140 673792 67.6088 33.4766 486.628 1039.41 1627.32 1627.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1230 3.2e-05 1024 0.068 1152 680960 66.6409 34.009 484.51 1039.39 1624.75 1624.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1230 3.2e-05 1024 0.068 1150 680960 68.1454 34.2356 498.251 1046.8 1647.62 1647.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1230 3.2e-05 1024 0.068 1152 680960 68.1553 33.6621 494.644 1046.82 1643.47 1643.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1230 3.2e-05 1024 0.068 1152 688128 66.6458 33.5834 566.855 1044.88 1712.16 1712.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1230 3.2e-05 1024 0.068 1152 675840 66.4252 35.4031 848.272 1031.51 1981.81 1981.97
