Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 13 10:01:20 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hydro_spartan_7_timing_summary_routed.rpt -pb hydro_spartan_7_timing_summary_routed.pb -rpx hydro_spartan_7_timing_summary_routed.rpx -warn_on_violation
| Design       : hydro_spartan_7
| Device       : 7s50-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.232        0.000                      0                28679        0.033        0.000                      0                28653        2.633        0.000                       0                 17766  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_mb_system_clk_wiz_0_0_1                                       {0.000 19.531}       39.062          25.600          
  clkfbout_mb_system_clk_wiz_0_0_1                                       {0.000 25.000}       50.000          20.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_in                                                                   {0.000 41.666}       83.333          12.000          
  clk_out1_mb_system_clk_wiz_1_1                                         {0.000 5.000}        10.000          100.000         
  clk_out2_mb_system_clk_wiz_1_1                                         {0.000 10.000}       20.000          50.000          
  clk_out3_mb_system_clk_wiz_1_1                                         {0.000 50.000}       100.000         10.000          
  clkfbout_mb_system_clk_wiz_1_1                                         {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_0_0_1                                            36.101        0.000                      0                   16        0.243        0.000                      0                   16       19.031        0.000                       0                    10  
  clkfbout_mb_system_clk_wiz_0_0_1                                                                                                                                                                                         2.633        0.000                       0                     3  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.526        0.000                      0                  239        0.115        0.000                      0                  239       15.812        0.000                       0                   246  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.874        0.000                      0                   46        0.262        0.000                      0                   46       16.166        0.000                       0                    40  
clk_in                                                                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_1_1                                               1.232        0.000                      0                 7895        0.072        0.000                      0                 7895        3.870        0.000                       0                  2579  
  clk_out2_mb_system_clk_wiz_1_1                                              11.888        0.000                      0                  792        0.065        0.000                      0                  792        8.870        0.000                       0                   499  
  clk_out3_mb_system_clk_wiz_1_1                                              19.314        0.000                      0                19310        0.033        0.000                      0                19310       49.146        0.000                       0                 14384  
  clkfbout_mb_system_clk_wiz_1_1                                                                                                                                                                                          16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1        6.901        0.000                      0                  134        0.106        0.000                      0                  116  
clk_out3_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1        6.886        0.000                      0                    1        0.236        0.000                      0                    1  
clk_out1_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1        3.898        0.000                      0                  243        0.166        0.000                      0                  235  
clk_out3_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1        9.346        0.000                      0                  120        0.035        0.000                      0                  120  
clk_out1_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1        1.548        0.000                      0                  306        0.109        0.000                      0                  306  
clk_out2_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       15.465        0.000                      0                    1        0.472        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out3_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       98.048        0.000                      0                    4        0.327        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
  To Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_0_0_1
  To Clock:  clk_out1_mb_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.101ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.881ns (38.183%)  route 1.426ns (61.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 40.532 - 39.062 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.587     1.587    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.348     1.935 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.602     2.537    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.263     2.800 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.441     3.240    Clock_device/clk_256k_i_3_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.270     3.510 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.384     3.894    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.470    40.532    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism              0.117    40.650    
                         clock uncertainty           -0.141    40.509    
    SLICE_X0Y110         FDRE (Setup_fdre_C_R)       -0.514    39.995    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.995    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                 36.101    

Slack (MET) :             36.101ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.881ns (38.183%)  route 1.426ns (61.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 40.532 - 39.062 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.587     1.587    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.348     1.935 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.602     2.537    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.263     2.800 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.441     3.240    Clock_device/clk_256k_i_3_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.270     3.510 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.384     3.894    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.470    40.532    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism              0.117    40.650    
                         clock uncertainty           -0.141    40.509    
    SLICE_X0Y110         FDRE (Setup_fdre_C_R)       -0.514    39.995    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         39.995    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                 36.101    

Slack (MET) :             36.101ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.881ns (38.183%)  route 1.426ns (61.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 40.532 - 39.062 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.587     1.587    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.348     1.935 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.602     2.537    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.263     2.800 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.441     3.240    Clock_device/clk_256k_i_3_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.270     3.510 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.384     3.894    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.470    40.532    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism              0.117    40.650    
                         clock uncertainty           -0.141    40.509    
    SLICE_X0Y110         FDRE (Setup_fdre_C_R)       -0.514    39.995    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.995    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                 36.101    

Slack (MET) :             36.101ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.881ns (38.183%)  route 1.426ns (61.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 40.532 - 39.062 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.587     1.587    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.348     1.935 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.602     2.537    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.263     2.800 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.441     3.240    Clock_device/clk_256k_i_3_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.270     3.510 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.384     3.894    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.470    40.532    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism              0.117    40.650    
                         clock uncertainty           -0.141    40.509    
    SLICE_X0Y110         FDRE (Setup_fdre_C_R)       -0.514    39.995    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         39.995    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                 36.101    

Slack (MET) :             36.183ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.881ns (40.065%)  route 1.318ns (59.935%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 40.533 - 39.062 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.587     1.587    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.348     1.935 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.602     2.537    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.263     2.800 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.441     3.240    Clock_device/clk_256k_i_3_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.270     3.510 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.276     3.786    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.471    40.533    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism              0.090    40.624    
                         clock uncertainty           -0.141    40.483    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.514    39.969    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.969    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                 36.183    

Slack (MET) :             36.183ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.881ns (40.065%)  route 1.318ns (59.935%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 40.533 - 39.062 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.587     1.587    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.348     1.935 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.602     2.537    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.263     2.800 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.441     3.240    Clock_device/clk_256k_i_3_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.270     3.510 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.276     3.786    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.471    40.533    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism              0.090    40.624    
                         clock uncertainty           -0.141    40.483    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.514    39.969    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.969    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                 36.183    

Slack (MET) :             36.183ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.881ns (40.065%)  route 1.318ns (59.935%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 40.533 - 39.062 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.587     1.587    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.348     1.935 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.602     2.537    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.263     2.800 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.441     3.240    Clock_device/clk_256k_i_3_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.270     3.510 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.276     3.786    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.471    40.533    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism              0.090    40.624    
                         clock uncertainty           -0.141    40.483    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.514    39.969    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.969    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                 36.183    

Slack (MET) :             36.482ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.589ns (26.225%)  route 1.657ns (73.775%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 40.533 - 39.062 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.587     1.587    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.379     1.966 f  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.699     2.666    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.105     2.771 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.672     3.442    Clock_device/clk_256k_i_2_n_0
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.105     3.547 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.286     3.833    Clock_device/clk_256k_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.471    40.533    Clock_device/clk_25M6_in
    SLICE_X0Y108         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism              0.090    40.624    
                         clock uncertainty           -0.141    40.483    
    SLICE_X0Y108         FDRE (Setup_fdre_C_CE)      -0.168    40.315    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         40.315    
                         arrival time                          -3.833    
  -------------------------------------------------------------------
                         slack                                 36.482    

Slack (MET) :             36.782ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.589ns (27.441%)  route 1.557ns (72.559%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 40.533 - 39.062 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.587     1.587    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.379     1.966 f  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.725     2.691    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.105     2.796 r  Clock_device/clk_256k_s.count[6]_i_4/O
                         net (fo=1, routed)           0.833     3.629    Clock_device/clk_256k_s.count[6]_i_4_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.105     3.734 r  Clock_device/clk_256k_s.count[6]_i_3/O
                         net (fo=1, routed)           0.000     3.734    Clock_device/p_0_in[6]
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.471    40.533    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism              0.090    40.624    
                         clock uncertainty           -0.141    40.483    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.032    40.515    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.515    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                 36.782    

Slack (MET) :             37.289ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.484ns (31.017%)  route 1.076ns (68.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 40.533 - 39.062 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.587     1.587    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.379     1.966 f  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.699     2.666    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.105     2.771 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.377     3.148    Clock_device/clk_256k_i_2_n_0
    SLICE_X0Y108         FDRE                                         r  Clock_device/clk_256k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.471    40.533    Clock_device/clk_25M6_in
    SLICE_X0Y108         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism              0.090    40.624    
                         clock uncertainty           -0.141    40.483    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)       -0.047    40.436    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         40.436    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                 37.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.528%)  route 0.149ns (44.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.674     0.674    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     0.815 r  Clock_device/clk_256k_s.count_reg[5]/Q
                         net (fo=5, routed)           0.149     0.964    Clock_device/clk_256k_s.count_reg[5]
    SLICE_X0Y109         LUT6 (Prop_lut6_I5_O)        0.045     1.009 r  Clock_device/clk_256k_s.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.009    Clock_device/p_0_in[5]
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.949     0.949    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism             -0.275     0.674    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092     0.766    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.737%)  route 0.178ns (49.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.673     0.673    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.814 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.178     0.992    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X0Y110         LUT4 (Prop_lut4_I2_O)        0.042     1.034 r  Clock_device/clk_256k_s.count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.034    Clock_device/p_0_in[3]
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.948     0.948    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism             -0.275     0.673    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.107     0.780    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.351%)  route 0.183ns (49.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.673     0.673    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.814 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.183     0.998    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X0Y109         LUT5 (Prop_lut5_I0_O)        0.045     1.043 r  Clock_device/clk_256k_s.count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.043    Clock_device/p_0_in[4]
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.949     0.949    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism             -0.259     0.690    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.091     0.781    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.753%)  route 0.188ns (50.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.673     0.673    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.814 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.188     1.002    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.045     1.047 r  Clock_device/clk_256k_s.count[6]_i_3/O
                         net (fo=1, routed)           0.000     1.047    Clock_device/p_0_in[6]
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.949     0.949    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism             -0.259     0.690    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092     0.782    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.673     0.673    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.814 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.178     0.992    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X0Y110         LUT3 (Prop_lut3_I2_O)        0.045     1.037 r  Clock_device/clk_256k_s.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.037    Clock_device/clk_256k_s.count[2]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.948     0.948    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism             -0.275     0.673    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.091     0.764    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.184ns (41.429%)  route 0.260ns (58.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.673     0.673    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.814 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.260     1.074    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.043     1.117 r  Clock_device/clk_256k_s.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.117    Clock_device/p_0_in[1]
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.948     0.948    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism             -0.275     0.673    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.104     0.777    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.752%)  route 0.249ns (57.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.673     0.673    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.814 f  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.249     1.063    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.108 r  Clock_device/clk_256k_s.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.108    Clock_device/p_0_in[0]
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.948     0.948    Clock_device/clk_25M6_in
    SLICE_X0Y110         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism             -0.275     0.673    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.092     0.765    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.209%)  route 0.328ns (63.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.674     0.674    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     0.815 f  Clock_device/clk_256k_s.count_reg[5]/Q
                         net (fo=5, routed)           0.153     0.968    Clock_device/clk_256k_s.count_reg[5]
    SLICE_X0Y109         LUT6 (Prop_lut6_I0_O)        0.045     1.013 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.175     1.188    Clock_device/clk_256k_i_2_n_0
    SLICE_X0Y108         FDRE                                         r  Clock_device/clk_256k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.949     0.949    Clock_device/clk_25M6_in
    SLICE_X0Y108         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.259     0.690    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.070     0.760    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.242%)  route 0.357ns (65.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.674     0.674    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     0.815 f  Clock_device/clk_256k_s.count_reg[5]/Q
                         net (fo=5, routed)           0.245     1.060    Clock_device/clk_256k_s.count_reg[5]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.045     1.105 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.113     1.217    Clock_device/clk_256k_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.949     0.949    Clock_device/clk_25M6_in
    SLICE_X0Y108         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.259     0.690    
    SLICE_X0Y108         FDRE (Hold_fdre_C_CE)       -0.039     0.651    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.187ns (33.371%)  route 0.373ns (66.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.674     0.674    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     0.815 r  Clock_device/clk_256k_s.count_reg[5]/Q
                         net (fo=5, routed)           0.245     1.060    Clock_device/clk_256k_s.count_reg[5]
    SLICE_X0Y108         LUT4 (Prop_lut4_I1_O)        0.046     1.106 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.129     1.234    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.949     0.949    Clock_device/clk_25M6_in
    SLICE_X0Y109         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism             -0.275     0.674    
    SLICE_X0Y109         FDRE (Hold_fdre_C_R)        -0.080     0.594    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.594    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.640    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.531 }
Period(ns):         39.062
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         39.062      37.470     BUFGCTRL_X0Y5   FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.062      37.813     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X0Y108    Clock_device/clk_256k_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X0Y109    Clock_device/clk_256k_s.count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X0Y109    Clock_device/clk_256k_s.count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X0Y109    Clock_device/clk_256k_s.count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.062      120.938    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y108    Clock_device/clk_256k_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y109    Clock_device/clk_256k_s.count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y109    Clock_device/clk_256k_s.count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y109    Clock_device/clk_256k_s.count_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y108    Clock_device/clk_256k_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y108    Clock_device/clk_256k_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X0Y110    Clock_device/clk_256k_s.count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_0_0_1
  To Clock:  clkfbout_mb_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y6   FPGA_system/mb_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.526ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.589ns (20.210%)  route 2.325ns (79.790%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 19.382 - 16.667 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447     1.447    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.528 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.516     3.044    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y107        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.379     3.423 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.604     5.027    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X44Y99         LUT6 (Prop_lut6_I4_O)        0.105     5.132 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.223     5.355    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.105     5.460 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.498     5.958    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X40Y101        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    17.906    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.983 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.399    19.382    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y101        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.301    19.684    
                         clock uncertainty           -0.035    19.648    
    SLICE_X40Y101        FDRE (Setup_fdre_C_CE)      -0.164    19.484    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.484    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                 13.526    

Slack (MET) :             14.432ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.183ns  (logic 0.594ns (27.216%)  route 1.589ns (72.784%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 19.712 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.517    19.712    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y101        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.384    20.096 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.848    20.944    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    21.049 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.741    21.789    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y101        LUT3 (Prop_lut3_I1_O)        0.105    21.894 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.894    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X36Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.396    36.046    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.285    36.331    
                         clock uncertainty           -0.035    36.296    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.030    36.326    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.326    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                 14.432    

Slack (MET) :             14.443ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.213ns  (logic 0.594ns (26.837%)  route 1.619ns (73.163%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 19.712 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.517    19.712    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y101        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.384    20.096 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.848    20.944    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    21.049 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.771    21.820    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y102        LUT2 (Prop_lut2_I0_O)        0.105    21.925 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.925    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X38Y102        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.396    36.046    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y102        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.285    36.331    
                         clock uncertainty           -0.035    36.296    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)        0.072    36.368    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.368    
                         arrival time                         -21.925    
  -------------------------------------------------------------------
                         slack                                 14.443    

Slack (MET) :             14.450ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.204ns  (logic 0.615ns (27.909%)  route 1.589ns (72.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 19.712 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.517    19.712    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y101        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.384    20.096 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.848    20.944    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    21.049 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.741    21.789    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y101        LUT4 (Prop_lut4_I2_O)        0.126    21.915 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.915    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X36Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.396    36.046    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.285    36.331    
                         clock uncertainty           -0.035    36.296    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.069    36.365    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.365    
                         arrival time                         -21.915    
  -------------------------------------------------------------------
                         slack                                 14.450    

Slack (MET) :             14.457ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.233ns  (logic 0.614ns (27.492%)  route 1.619ns (72.508%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 19.712 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.517    19.712    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y101        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.384    20.096 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.848    20.944    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    21.049 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.771    21.820    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y102        LUT3 (Prop_lut3_I2_O)        0.125    21.945 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    21.945    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X38Y102        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.396    36.046    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y102        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.285    36.331    
                         clock uncertainty           -0.035    36.296    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)        0.106    36.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.402    
                         arrival time                         -21.945    
  -------------------------------------------------------------------
                         slack                                 14.457    

Slack (MET) :             14.594ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.067ns  (logic 0.594ns (28.744%)  route 1.473ns (71.256%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 19.712 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.517    19.712    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y101        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.384    20.096 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.848    20.944    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    21.049 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.625    21.673    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y102        LUT6 (Prop_lut6_I4_O)        0.105    21.778 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X38Y102        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.396    36.046    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y102        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.285    36.331    
                         clock uncertainty           -0.035    36.296    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)        0.076    36.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.372    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 14.594    

Slack (MET) :             14.705ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.951ns  (logic 0.594ns (30.444%)  route 1.357ns (69.556%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 19.712 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.517    19.712    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y101        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.384    20.096 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.848    20.944    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    21.049 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.509    21.558    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y101        LUT4 (Prop_lut4_I2_O)        0.105    21.663 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.663    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X38Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.396    36.046    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.285    36.331    
                         clock uncertainty           -0.035    36.296    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.072    36.368    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.368    
                         arrival time                         -21.663    
  -------------------------------------------------------------------
                         slack                                 14.705    

Slack (MET) :             14.713ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.947ns  (logic 0.594ns (30.507%)  route 1.353ns (69.493%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 19.712 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.517    19.712    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y101        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.384    20.096 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.848    20.944    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    21.049 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.505    21.554    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y101        LUT6 (Prop_lut6_I4_O)        0.105    21.659 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.659    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X38Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.396    36.046    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.285    36.331    
                         clock uncertainty           -0.035    36.296    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.076    36.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.372    
                         arrival time                         -21.659    
  -------------------------------------------------------------------
                         slack                                 14.713    

Slack (MET) :             14.719ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.971ns  (logic 0.614ns (31.150%)  route 1.357ns (68.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 19.712 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.517    19.712    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y101        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.384    20.096 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.848    20.944    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.105    21.049 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.509    21.558    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y101        LUT5 (Prop_lut5_I3_O)        0.125    21.683 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.683    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X38Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.396    36.046    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.285    36.331    
                         clock uncertainty           -0.035    36.296    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)        0.106    36.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.402    
                         arrival time                         -21.683    
  -------------------------------------------------------------------
                         slack                                 14.719    

Slack (MET) :             15.230ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.403ns  (logic 0.594ns (42.344%)  route 0.809ns (57.656%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 36.049 - 33.333 ) 
    Source Clock Delay      (SCD):    3.045ns = ( 19.712 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.517    19.712    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y101        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.384    20.096 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.574    20.670    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X41Y101        LUT6 (Prop_lut6_I4_O)        0.105    20.775 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.235    21.009    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X41Y102        LUT6 (Prop_lut6_I1_O)        0.105    21.114 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.114    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X41Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.399    36.049    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X41Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.301    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.030    36.345    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.345    
                         arrival time                         -21.114    
  -------------------------------------------------------------------
                         slack                                 15.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.541%)  route 0.265ns (67.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.562     1.274    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.128     1.402 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.265     1.667    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X35Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.829     1.654    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.118     1.536    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.016     1.552    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.639     1.351    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X39Y112        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112        FDCE (Prop_fdce_C_Q)         0.141     1.492 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.547    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X39Y112        FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.912     1.737    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X39Y112        FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.386     1.351    
    SLICE_X39Y112        FDPE (Hold_fdpe_C_D)         0.075     1.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.639     1.351    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X39Y112        FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112        FDPE (Prop_fdpe_C_Q)         0.141     1.492 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.114     1.606    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X38Y112        SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.912     1.737    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X38Y112        SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.373     1.364    
    SLICE_X38Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.479    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.182%)  route 0.238ns (62.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.644     1.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y100        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.497 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.238     1.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X35Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.829     1.654    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.118     1.536    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.070     1.606    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.094%)  route 0.250ns (63.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.644     1.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y100        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.497 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.250     1.747    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[9]
    SLICE_X43Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.832     1.656    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                         clock pessimism             -0.118     1.538    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.072     1.610    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.642     1.354    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Dbg_Clk
    SLICE_X39Y104        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.495 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.108     1.604    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit_n_0
    SLICE_X39Y103        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.916     1.741    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y103        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[1]/C
                         clock pessimism             -0.371     1.370    
    SLICE_X39Y103        FDRE (Hold_fdre_C_D)         0.072     1.442    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.264%)  route 0.400ns (75.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.562     1.274    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y98         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.128     1.402 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.400     1.801    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X39Y100        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.917     1.742    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y100        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                         clock pessimism             -0.118     1.624    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.012     1.636    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.326%)  route 0.128ns (47.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.563     1.275    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y97         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     1.416 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.128     1.544    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X43Y96         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.831     1.655    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y96         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.070     1.379    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.639     1.351    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X39Y112        FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112        FDPE (Prop_fdpe_C_Q)         0.128     1.479 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.114     1.593    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X38Y112        SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.912     1.737    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X38Y112        SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.373     1.364    
    SLICE_X38Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.427    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.191%)  route 0.129ns (47.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.563     1.275    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y97         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     1.416 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.129     1.545    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X43Y96         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.831     1.655    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y96         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.347     1.309    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.070     1.379    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y101  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X41Y106  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X41Y106  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X41Y106  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X41Y106  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X41Y106  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X41Y106  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y107  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y107  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y107  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y112  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y112  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X50Y112  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y103  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y103  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X46Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y112  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y112  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.874ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.544ns  (logic 0.752ns (21.219%)  route 2.792ns (78.781%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 35.784 - 33.333 ) 
    Source Clock Delay      (SCD):    2.759ns = ( 19.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.355    19.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.437    19.863 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.938    20.801    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.105    20.906 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.985    21.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.105    21.996 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.335    22.330    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.105    22.435 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.535    22.970    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y98         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.244    35.784    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y98         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.263    36.047    
                         clock uncertainty           -0.035    36.012    
    SLICE_X37Y98         FDCE (Setup_fdce_C_CE)      -0.168    35.844    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.844    
                         arrival time                         -22.970    
  -------------------------------------------------------------------
                         slack                                 12.874    

Slack (MET) :             12.884ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.627ns  (logic 0.752ns (20.734%)  route 2.875ns (79.266%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 35.936 - 33.333 ) 
    Source Clock Delay      (SCD):    2.759ns = ( 19.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.355    19.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.437    19.863 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.938    20.801    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.105    20.906 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.985    21.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.105    21.996 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.325    22.320    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I4_O)        0.105    22.425 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.627    23.053    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X39Y102        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.396    35.936    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X39Y102        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.204    36.140    
                         clock uncertainty           -0.035    36.105    
    SLICE_X39Y102        FDCE (Setup_fdce_C_CE)      -0.168    35.937    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.937    
                         arrival time                         -23.053    
  -------------------------------------------------------------------
                         slack                                 12.884    

Slack (MET) :             12.884ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.627ns  (logic 0.752ns (20.734%)  route 2.875ns (79.266%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 35.936 - 33.333 ) 
    Source Clock Delay      (SCD):    2.759ns = ( 19.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.355    19.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.437    19.863 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.938    20.801    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.105    20.906 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.985    21.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.105    21.996 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.325    22.320    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I4_O)        0.105    22.425 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.627    23.053    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X39Y102        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.396    35.936    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X39Y102        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.204    36.140    
                         clock uncertainty           -0.035    36.105    
    SLICE_X39Y102        FDCE (Setup_fdce_C_CE)      -0.168    35.937    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.937    
                         arrival time                         -23.053    
  -------------------------------------------------------------------
                         slack                                 12.884    

Slack (MET) :             12.948ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.566ns  (logic 0.752ns (21.088%)  route 2.814ns (78.912%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 35.939 - 33.333 ) 
    Source Clock Delay      (SCD):    2.759ns = ( 19.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.355    19.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.437    19.863 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.938    20.801    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.105    20.906 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.985    21.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.105    21.996 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.335    22.330    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.105    22.435 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.556    22.992    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y100        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.399    35.939    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y100        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.204    36.143    
                         clock uncertainty           -0.035    36.108    
    SLICE_X40Y100        FDCE (Setup_fdce_C_CE)      -0.168    35.940    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.940    
                         arrival time                         -22.992    
  -------------------------------------------------------------------
                         slack                                 12.948    

Slack (MET) :             12.982ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.436ns  (logic 0.752ns (21.885%)  route 2.684ns (78.115%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 35.784 - 33.333 ) 
    Source Clock Delay      (SCD):    2.759ns = ( 19.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.355    19.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.437    19.863 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.938    20.801    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.105    20.906 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.985    21.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.105    21.996 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.335    22.330    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.105    22.435 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.427    22.862    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.244    35.784    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.263    36.047    
                         clock uncertainty           -0.035    36.012    
    SLICE_X37Y99         FDRE (Setup_fdre_C_CE)      -0.168    35.844    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.844    
                         arrival time                         -22.862    
  -------------------------------------------------------------------
                         slack                                 12.982    

Slack (MET) :             12.982ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.436ns  (logic 0.752ns (21.885%)  route 2.684ns (78.115%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 35.784 - 33.333 ) 
    Source Clock Delay      (SCD):    2.759ns = ( 19.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.355    19.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.437    19.863 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.938    20.801    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.105    20.906 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.985    21.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.105    21.996 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.335    22.330    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.105    22.435 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.427    22.862    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.244    35.784    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.263    36.047    
                         clock uncertainty           -0.035    36.012    
    SLICE_X37Y99         FDRE (Setup_fdre_C_CE)      -0.168    35.844    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.844    
                         arrival time                         -22.862    
  -------------------------------------------------------------------
                         slack                                 12.982    

Slack (MET) :             12.982ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.436ns  (logic 0.752ns (21.885%)  route 2.684ns (78.115%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 35.784 - 33.333 ) 
    Source Clock Delay      (SCD):    2.759ns = ( 19.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.355    19.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.437    19.863 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.938    20.801    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.105    20.906 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.985    21.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.105    21.996 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.335    22.330    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.105    22.435 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.427    22.862    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.244    35.784    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.263    36.047    
                         clock uncertainty           -0.035    36.012    
    SLICE_X37Y99         FDRE (Setup_fdre_C_CE)      -0.168    35.844    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.844    
                         arrival time                         -22.862    
  -------------------------------------------------------------------
                         slack                                 12.982    

Slack (MET) :             12.982ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.436ns  (logic 0.752ns (21.885%)  route 2.684ns (78.115%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 35.784 - 33.333 ) 
    Source Clock Delay      (SCD):    2.759ns = ( 19.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.355    19.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.437    19.863 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.938    20.801    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.105    20.906 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.985    21.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.105    21.996 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.335    22.330    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.105    22.435 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.427    22.862    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.244    35.784    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.263    36.047    
                         clock uncertainty           -0.035    36.012    
    SLICE_X37Y99         FDRE (Setup_fdre_C_CE)      -0.168    35.844    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.844    
                         arrival time                         -22.862    
  -------------------------------------------------------------------
                         slack                                 12.982    

Slack (MET) :             13.017ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.401ns  (logic 0.752ns (22.109%)  route 2.649ns (77.891%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.451ns = ( 35.784 - 33.333 ) 
    Source Clock Delay      (SCD):    2.759ns = ( 19.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.355    19.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.437    19.863 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.938    20.801    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.105    20.906 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.985    21.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.105    21.996 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.335    22.330    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.105    22.435 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.392    22.827    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y98         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.244    35.784    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y98         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.263    36.047    
                         clock uncertainty           -0.035    36.012    
    SLICE_X36Y98         FDCE (Setup_fdce_C_CE)      -0.168    35.844    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.844    
                         arrival time                         -22.827    
  -------------------------------------------------------------------
                         slack                                 13.017    

Slack (MET) :             13.226ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.285ns  (logic 0.752ns (22.892%)  route 2.533ns (77.108%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.603ns = ( 35.936 - 33.333 ) 
    Source Clock Delay      (SCD):    2.759ns = ( 19.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.355    19.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.437    19.863 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.938    20.801    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.105    20.906 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.985    21.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X39Y101        LUT4 (Prop_lut4_I2_O)        0.105    21.996 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.335    22.330    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.105    22.435 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.276    22.711    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X39Y101        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.396    35.936    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X39Y101        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.204    36.140    
                         clock uncertainty           -0.035    36.105    
    SLICE_X39Y101        FDCE (Setup_fdce_C_CE)      -0.168    35.937    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.937    
                         arrival time                         -22.711    
  -------------------------------------------------------------------
                         slack                                 13.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.641     1.266    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y107        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.141     1.407 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.167     1.574    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X39Y107        LUT3 (Prop_lut3_I2_O)        0.045     1.619 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.619    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X39Y107        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.915     1.647    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y107        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.381     1.266    
    SLICE_X39Y107        FDRE (Hold_fdre_C_D)         0.091     1.357    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.187    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.178     1.505    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.550 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.550    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X40Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.563    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.377     1.187    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.091     1.278    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.474%)  route 0.252ns (57.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.187    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.252     1.580    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.625 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.625    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X40Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.563    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.377     1.187    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092     1.279    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.680ns  (logic 0.191ns (28.105%)  route 0.489ns (71.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 18.230 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.935 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.643    17.935    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y105        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.146    18.081 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.209    18.290    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X41Y105        LUT5 (Prop_lut5_I3_O)        0.045    18.335 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.279    18.614    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.230    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.118    
    SLICE_X42Y99         FDRE (Hold_fdre_C_CE)       -0.012    18.106    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.106    
                         arrival time                          18.614    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.680ns  (logic 0.191ns (28.105%)  route 0.489ns (71.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 18.230 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.935 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.643    17.935    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y105        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.146    18.081 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.209    18.290    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X41Y105        LUT5 (Prop_lut5_I3_O)        0.045    18.335 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.279    18.614    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.230    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.118    
    SLICE_X42Y99         FDRE (Hold_fdre_C_CE)       -0.012    18.106    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.106    
                         arrival time                          18.614    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.680ns  (logic 0.191ns (28.105%)  route 0.489ns (71.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 18.230 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.935 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.643    17.935    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y105        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.146    18.081 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.209    18.290    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X41Y105        LUT5 (Prop_lut5_I3_O)        0.045    18.335 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.279    18.614    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.230    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.118    
    SLICE_X42Y99         FDRE (Hold_fdre_C_CE)       -0.012    18.106    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.106    
                         arrival time                          18.614    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.680ns  (logic 0.191ns (28.105%)  route 0.489ns (71.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 18.230 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.935 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.643    17.935    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y105        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.146    18.081 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.209    18.290    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X41Y105        LUT5 (Prop_lut5_I3_O)        0.045    18.335 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.279    18.614    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.230    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.118    
    SLICE_X42Y99         FDRE (Hold_fdre_C_CE)       -0.012    18.106    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.106    
                         arrival time                          18.614    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.736ns  (logic 0.191ns (25.959%)  route 0.545ns (74.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 18.231 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.935 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.643    17.935    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y105        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.146    18.081 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.209    18.290    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X41Y105        LUT5 (Prop_lut5_I3_O)        0.045    18.335 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.336    18.670    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.833    18.231    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.119    
    SLICE_X44Y99         FDRE (Hold_fdre_C_CE)       -0.032    18.087    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.087    
                         arrival time                          18.670    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.736ns  (logic 0.191ns (25.959%)  route 0.545ns (74.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 18.231 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.935 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.643    17.935    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y105        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.146    18.081 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.209    18.290    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X41Y105        LUT5 (Prop_lut5_I3_O)        0.045    18.335 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.336    18.670    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.833    18.231    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.119    
    SLICE_X44Y99         FDRE (Hold_fdre_C_CE)       -0.032    18.087    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.087    
                         arrival time                          18.670    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.736ns  (logic 0.191ns (25.959%)  route 0.545ns (74.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 18.231 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.935 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.643    17.935    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y105        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.146    18.081 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.209    18.290    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X41Y105        LUT5 (Prop_lut5_I3_O)        0.045    18.335 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.336    18.670    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.833    18.231    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.112    18.119    
    SLICE_X44Y99         FDRE (Hold_fdre_C_CE)       -0.032    18.087    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.087    
                         arrival time                          18.670    
  -------------------------------------------------------------------
                         slack                                  0.583    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y4  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X40Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X40Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X42Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X44Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X44Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X44Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X42Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X42Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X45Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X45Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X45Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X45Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X45Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X45Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X45Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X45Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X45Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X45Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X44Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X44Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X44Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X44Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X44Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X44Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X44Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X44Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y107  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y107  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 2.262ns (29.248%)  route 5.472ns (70.752%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 8.992 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.517    -0.440    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X25Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.379    -0.061 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=6, routed)           0.839     0.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]_0
    SLICE_X22Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.883 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63/O
                         net (fo=1, routed)           0.000     0.883    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.215 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.215    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X22Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.411    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X22Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.509 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=5, routed)           1.016     2.525    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/CO[0]
    SLICE_X25Y104        LUT6 (Prop_lut6_I2_O)        0.105     2.630 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.339     2.970    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I4_O)        0.105     3.075 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.347     3.422    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X26Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.527 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.670     4.196    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y97         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.927 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.626     5.554    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.106     5.660 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.635     7.294    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.284     8.992    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.334    
                         clock uncertainty           -0.243     9.091    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565     8.526    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 2.262ns (28.489%)  route 5.678ns (71.511%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.517    -0.440    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X25Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.379    -0.061 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=6, routed)           0.839     0.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]_0
    SLICE_X22Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.883 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63/O
                         net (fo=1, routed)           0.000     0.883    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.215 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.215    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X22Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.411    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X22Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.509 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=5, routed)           1.016     2.525    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/CO[0]
    SLICE_X25Y104        LUT6 (Prop_lut6_I2_O)        0.105     2.630 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.339     2.970    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I4_O)        0.105     3.075 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.347     3.422    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X26Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.527 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.670     4.196    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y97         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.927 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.626     5.554    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.106     5.660 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.841     7.500    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y25         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.430     9.137    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.409     9.547    
                         clock uncertainty           -0.243     9.304    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565     8.739    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 2.262ns (28.772%)  route 5.600ns (71.228%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.517    -0.440    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X25Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.379    -0.061 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=6, routed)           0.839     0.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]_0
    SLICE_X22Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.883 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63/O
                         net (fo=1, routed)           0.000     0.883    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.215 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.215    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X22Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.411    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X22Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.509 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=5, routed)           1.016     2.525    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/CO[0]
    SLICE_X25Y104        LUT6 (Prop_lut6_I2_O)        0.105     2.630 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.339     2.970    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I4_O)        0.105     3.075 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.347     3.422    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X26Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.527 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.670     4.196    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y97         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.927 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.626     5.554    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.106     5.660 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.763     7.422    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y24         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.428     9.135    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.409     9.545    
                         clock uncertainty           -0.243     9.302    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565     8.737    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 2.261ns (28.099%)  route 5.785ns (71.901%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.517    -0.440    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X25Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.379    -0.061 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=6, routed)           0.839     0.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]_0
    SLICE_X22Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.883 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63/O
                         net (fo=1, routed)           0.000     0.883    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.215 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.215    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X22Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.411    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X22Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.509 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=5, routed)           1.016     2.525    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/CO[0]
    SLICE_X25Y104        LUT6 (Prop_lut6_I2_O)        0.105     2.630 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.339     2.970    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I4_O)        0.105     3.075 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.347     3.422    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X26Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.527 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.670     4.196    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y97         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.927 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.626     5.554    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.659 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.948     7.607    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y27         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.439     9.146    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.409     9.556    
                         clock uncertainty           -0.243     9.313    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.926    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 2.261ns (28.616%)  route 5.640ns (71.384%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 9.143 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.517    -0.440    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X25Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.379    -0.061 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=6, routed)           0.839     0.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]_0
    SLICE_X22Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.883 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63/O
                         net (fo=1, routed)           0.000     0.883    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.215 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.215    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X22Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.411    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X22Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.509 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=5, routed)           1.016     2.525    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/CO[0]
    SLICE_X25Y104        LUT6 (Prop_lut6_I2_O)        0.105     2.630 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.339     2.970    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I4_O)        0.105     3.075 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.347     3.422    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X26Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.527 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.670     4.196    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y97         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.927 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.626     5.554    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.659 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.803     7.461    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y26         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.436     9.143    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.409     9.553    
                         clock uncertainty           -0.243     9.310    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.923    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 2.261ns (28.896%)  route 5.564ns (71.104%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.859ns = ( 9.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.517    -0.440    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X25Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.379    -0.061 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=6, routed)           0.839     0.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]_0
    SLICE_X22Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.883 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63/O
                         net (fo=1, routed)           0.000     0.883    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.215 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.215    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X22Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.411    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X22Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.509 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=5, routed)           1.016     2.525    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/CO[0]
    SLICE_X25Y104        LUT6 (Prop_lut6_I2_O)        0.105     2.630 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.339     2.970    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I4_O)        0.105     3.075 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.347     3.422    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X26Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.527 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.670     4.196    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y97         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.927 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.626     5.554    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.659 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.726     7.385    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y26         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.434     9.141    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.350     9.492    
                         clock uncertainty           -0.243     9.249    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.862    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 2.261ns (29.693%)  route 5.353ns (70.307%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 8.996 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.517    -0.440    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X25Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.379    -0.061 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=6, routed)           0.839     0.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]_0
    SLICE_X22Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.883 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63/O
                         net (fo=1, routed)           0.000     0.883    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.215 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.215    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X22Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.411    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X22Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.509 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=5, routed)           1.016     2.525    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/CO[0]
    SLICE_X25Y104        LUT6 (Prop_lut6_I2_O)        0.105     2.630 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.339     2.970    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I4_O)        0.105     3.075 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.347     3.422    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X26Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.527 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.670     4.196    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y97         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.927 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.270     5.198    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y95         LUT2 (Prop_lut2_I1_O)        0.105     5.303 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=10, routed)          1.872     7.175    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.288     8.996    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.338    
                         clock uncertainty           -0.243     9.095    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.708    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 2.261ns (29.892%)  route 5.303ns (70.108%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 8.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.517    -0.440    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X25Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.379    -0.061 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=6, routed)           0.839     0.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]_0
    SLICE_X22Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.883 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63/O
                         net (fo=1, routed)           0.000     0.883    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.215 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.215    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X22Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.411    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X22Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.509 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=5, routed)           1.016     2.525    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/CO[0]
    SLICE_X25Y104        LUT6 (Prop_lut6_I2_O)        0.105     2.630 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.339     2.970    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I4_O)        0.105     3.075 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.347     3.422    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X26Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.527 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.670     4.196    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y97         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.927 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.270     5.198    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y95         LUT2 (Prop_lut2_I1_O)        0.105     5.303 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=10, routed)          1.822     7.124    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.285     8.993    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.335    
                         clock uncertainty           -0.243     9.092    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.705    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 2.262ns (30.668%)  route 5.114ns (69.332%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 8.988 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.517    -0.440    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X25Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.379    -0.061 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=6, routed)           0.839     0.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]_0
    SLICE_X22Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.883 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63/O
                         net (fo=1, routed)           0.000     0.883    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.215 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.215    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X22Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.411    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X22Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.509 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=5, routed)           1.016     2.525    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/CO[0]
    SLICE_X25Y104        LUT6 (Prop_lut6_I2_O)        0.105     2.630 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.339     2.970    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I4_O)        0.105     3.075 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.347     3.422    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X26Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.527 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.670     4.196    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y97         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.927 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.626     5.554    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.106     5.660 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.276     6.936    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.280     8.988    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.330    
                         clock uncertainty           -0.243     9.087    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565     8.522    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 2.262ns (30.679%)  route 5.111ns (69.321%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.013ns = ( 8.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.517    -0.440    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X25Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.379    -0.061 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]/Q
                         net (fo=6, routed)           0.839     0.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]_0
    SLICE_X22Y108        LUT4 (Prop_lut4_I0_O)        0.105     0.883 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63/O
                         net (fo=1, routed)           0.000     0.883    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_63_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     1.215 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.215    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_40_n_0
    SLICE_X22Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_22_n_0
    SLICE_X22Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.411    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_4_n_0
    SLICE_X22Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.509 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[3]
                         net (fo=5, routed)           1.016     2.525    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/CO[0]
    SLICE_X25Y104        LUT6 (Prop_lut6_I2_O)        0.105     2.630 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.339     2.970    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X26Y103        LUT6 (Prop_lut6_I4_O)        0.105     3.075 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.347     3.422    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X26Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.527 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.670     4.196    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y97         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.927 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.626     5.554    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X34Y92         LUT2 (Prop_lut2_I1_O)        0.106     5.660 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.274     6.933    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.279     8.987    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.329    
                         clock uncertainty           -0.243     9.086    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565     8.521    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  1.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.940%)  route 0.130ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.561    -0.613    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X39Y95         FDRE                                         r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.130    -0.341    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X38Y94         SRL16E                                       r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.829    -0.851    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y94         SRL16E                                       r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X38Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.414    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.963%)  route 0.257ns (58.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.643    -0.531    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y106        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.257    -0.132    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_hit[0]
    SLICE_X37Y106        LUT4 (Prop_lut4_I0_O)        0.045    -0.087 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0
    SLICE_X37Y106        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.916    -0.765    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y106        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/C
                         clock pessimism              0.498    -0.267    
    SLICE_X37Y106        FDRE (Hold_fdre_C_D)         0.092    -0.175    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.597%)  route 0.240ns (53.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.559    -0.615    FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y91         FDRE                                         r  FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.240    -0.211    FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i
    SLICE_X36Y95         LUT6 (Prop_lut6_I4_O)        0.045    -0.166 r  FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.829    -0.851    FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y95         FDRE                                         r  FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.092    -0.257    FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.647    -0.527    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X11Y102        FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[12]/Q
                         net (fo=1, routed)           0.053    -0.332    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/p_0_in32_in
    SLICE_X10Y102        LUT4 (Prop_lut4_I0_O)        0.045    -0.287 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/intr_ip2bus_data[19]
    SLICE_X10Y102        FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.922    -0.759    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X10Y102        FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[19]/C
                         clock pessimism              0.245    -0.514    
    SLICE_X10Y102        FDRE (Hold_fdre_C_D)         0.121    -0.393    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[19]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.670%)  route 0.252ns (66.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.637    -0.537    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X37Y116        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.409 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/Q
                         net (fo=34, routed)          0.252    -0.156    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[0]
    SLICE_X34Y118        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.907    -0.774    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X34Y118        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[6]/C
                         clock pessimism              0.498    -0.276    
    SLICE_X34Y118        FDRE (Hold_fdre_C_D)         0.005    -0.271    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.647    -0.527    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y100        FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.330    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X11Y100        FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.922    -0.759    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y100        FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.232    -0.527    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.078    -0.449    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.676    -0.498    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y102         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.301    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X1Y102         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.951    -0.730    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y102         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.232    -0.498    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.078    -0.420    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.246ns (41.509%)  route 0.347ns (58.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.565    -0.609    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X8Y99          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/Q
                         net (fo=1, routed)           0.347    -0.114    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff[1][0]
    SLICE_X8Y100         LUT5 (Prop_lut5_I0_O)        0.098    -0.016 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_out_bin[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.016    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[4]_0[0]
    SLICE_X8Y100         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.922    -0.759    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/wr_clk
    SLICE_X8Y100         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[0]/C
                         clock pessimism              0.502    -0.257    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.121    -0.136    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.647    -0.527    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y100        FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.330    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X11Y100        FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.922    -0.759    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y100        FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.232    -0.527    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.076    -0.451    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.562    -0.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/Q
                         net (fo=1, routed)           0.055    -0.416    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR
    SLICE_X41Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.832    -0.849    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/C
                         clock pessimism              0.238    -0.612    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.076    -0.536    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y17     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y17     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y14     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y14     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y20     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y20     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y16     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y16     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y18     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y18     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y114    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y114    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y114    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y114    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y114    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y114    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y114    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y114    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y113    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y113    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y98      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y98      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y98      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y98      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y98      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y98      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y98      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y98      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y99      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y99      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       11.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 2.650ns (34.575%)  route 5.015ns (65.425%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.398    -0.559    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.566 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.232     2.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.105     2.903 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.732     3.635    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.105     3.740 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.771     4.511    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.105     4.616 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.738     5.354    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.105     5.459 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.920     6.380    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.105     6.485 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.621     7.106    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X1Y94          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 2.650ns (34.575%)  route 5.015ns (65.425%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.398    -0.559    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.566 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.232     2.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.105     2.903 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.732     3.635    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.105     3.740 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.771     4.511    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.105     4.616 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.738     5.354    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.105     5.459 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.920     6.380    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.105     6.485 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.621     7.106    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X1Y94          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.996ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 2.650ns (35.068%)  route 4.907ns (64.932%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.398    -0.559    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.566 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.232     2.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.105     2.903 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.732     3.635    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.105     3.740 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.771     4.511    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.105     4.616 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.738     5.354    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.105     5.459 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.920     6.380    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.105     6.485 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.513     6.998    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y95          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                 11.996    

Slack (MET) :             11.996ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 2.650ns (35.068%)  route 4.907ns (64.932%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.398    -0.559    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.566 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.232     2.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.105     2.903 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.732     3.635    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.105     3.740 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.771     4.511    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.105     4.616 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.738     5.354    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.105     5.459 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.920     6.380    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.105     6.485 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.513     6.998    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y95          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                 11.996    

Slack (MET) :             11.996ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 2.650ns (35.068%)  route 4.907ns (64.932%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.398    -0.559    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.566 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.232     2.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.105     2.903 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.732     3.635    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.105     3.740 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.771     4.511    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.105     4.616 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.738     5.354    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.105     5.459 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.920     6.380    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.105     6.485 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.513     6.998    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y95          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                 11.996    

Slack (MET) :             11.996ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 2.650ns (35.068%)  route 4.907ns (64.932%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.398    -0.559    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.566 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.232     2.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.105     2.903 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.732     3.635    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.105     3.740 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.771     4.511    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.105     4.616 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.738     5.354    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.105     5.459 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.920     6.380    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.105     6.485 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.513     6.998    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y95          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                 11.996    

Slack (MET) :             12.031ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 2.650ns (35.230%)  route 4.872ns (64.770%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.398    -0.559    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.566 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.232     2.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.105     2.903 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.732     3.635    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.105     3.740 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.771     4.511    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.105     4.616 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.738     5.354    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.105     5.459 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.920     6.380    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.105     6.485 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.478     6.963    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 12.031    

Slack (MET) :             12.031ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 2.650ns (35.230%)  route 4.872ns (64.770%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.398    -0.559    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.566 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.232     2.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.105     2.903 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.732     3.635    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.105     3.740 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.771     4.511    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.105     4.616 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.738     5.354    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.105     5.459 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.920     6.380    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.105     6.485 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.478     6.963    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 12.031    

Slack (MET) :             12.178ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 2.668ns (36.377%)  route 4.666ns (63.623%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 19.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.398    -0.559    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.566 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.232     2.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.105     2.903 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.732     3.635    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.105     3.740 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.771     4.511    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.105     4.616 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.738     5.354    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.105     5.459 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.647     6.107    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X1Y98          LUT2 (Prop_lut2_I1_O)        0.123     6.230 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.546     6.775    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X2Y100         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.472    19.180    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y100         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                         clock pessimism              0.342    19.522    
                         clock uncertainty           -0.264    19.258    
    SLICE_X2Y100         FDRE (Setup_fdre_C_CE)      -0.305    18.953    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                 12.178    

Slack (MET) :             12.178ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 2.668ns (36.377%)  route 4.666ns (63.623%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 19.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.398    -0.559    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.566 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.232     2.798    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X3Y98          LUT3 (Prop_lut3_I0_O)        0.105     2.903 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.732     3.635    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.105     3.740 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.771     4.511    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.105     4.616 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.738     5.354    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.105     5.459 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.647     6.107    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X1Y98          LUT2 (Prop_lut2_I1_O)        0.123     6.230 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.546     6.775    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X2Y100         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.472    19.180    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y100         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.342    19.522    
                         clock uncertainty           -0.264    19.258    
    SLICE_X2Y100         FDRE (Setup_fdre_C_CE)      -0.305    18.953    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                 12.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.sck_o_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.691%)  route 0.154ns (45.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.676    -0.498    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X3Y100         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=2, routed)           0.154    -0.202    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.sck_o_int_reg_1
    SLICE_X1Y98          LUT6 (Prop_lut6_I5_O)        0.045    -0.157 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.sck_o_int_i_1/O
                         net (fo=1, routed)           0.000    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.sck_o_int_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.sck_o_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.864    -0.816    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y98          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.sck_o_int_reg/C
                         clock pessimism              0.502    -0.314    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.092    -0.222    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.sck_o_int_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ADC_ch1/samples_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.920%)  route 0.223ns (60.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.564    -0.610    ADC_ch1/clk
    SLICE_X8Y56          FDRE                                         r  ADC_ch1/samples_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  ADC_ch1/samples_reg_reg[5]/Q
                         net (fo=2, routed)           0.223    -0.239    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[5]
    RAMB18_X0Y22         FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.872    -0.809    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y22         FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.254    -0.555    
    RAMB18_X0Y22         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.243    -0.312    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.190ns (51.920%)  route 0.176ns (48.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.675    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X4Y100         FDSE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDSE (Prop_fdse_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/Q
                         net (fo=5, routed)           0.176    -0.182    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[0]
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.049    -0.133 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.133    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_1__3_n_0
    SLICE_X3Y99          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.864    -0.816    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X3Y99          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.502    -0.314    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.107    -0.207    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.816%)  route 0.099ns (41.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.676    -0.498    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y101         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.258    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIC0
    SLICE_X2Y102         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.951    -0.730    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.248    -0.482    
    SLICE_X2Y102         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.338    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.327%)  route 0.200ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.675    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y103         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.200    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.950    -0.731    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.248    -0.483    
    SLICE_X2Y103         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.327%)  route 0.200ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.675    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y103         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.200    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.950    -0.731    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.248    -0.483    
    SLICE_X2Y103         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.327%)  route 0.200ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.675    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y103         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.200    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.950    -0.731    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.248    -0.483    
    SLICE_X2Y103         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.327%)  route 0.200ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.675    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y103         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.200    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.950    -0.731    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.248    -0.483    
    SLICE_X2Y103         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.327%)  route 0.200ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.675    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y103         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.200    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.950    -0.731    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.248    -0.483    
    SLICE_X2Y103         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.327%)  route 0.200ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.675    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y103         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.200    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.950    -0.731    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X2Y103         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism              0.248    -0.483    
    SLICE_X2Y103         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         20.000      17.830     RAMB18_X0Y22     FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         20.000      17.830     RAMB18_X1Y18     FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         20.000      17.830     RAMB18_X1Y16     FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         20.000      17.830     RAMB18_X0Y16     FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y38     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0    FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y48     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y47     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y46     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y45     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y103     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y103     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y102     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y103     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X2Y103     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       19.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.314ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        80.341ns  (logic 48.036ns (59.790%)  route 32.305ns (40.210%))
  Logic Levels:           272  (CARRY4=237 LUT1=2 LUT3=3 LUT4=3 LUT5=24 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         0.657     4.415    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.105     4.520 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.939     5.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X5Y79          LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.536     6.100    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.580 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     6.580    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.678 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.678    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.776 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.776    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.972    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.250 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19/O[0]
                         net (fo=29, routed)          0.836     8.086    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19_n_7
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.249     8.335 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_16/O
                         net (fo=1, routed)           0.000     8.335    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_30_0[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.792 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          1.142     9.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.105    10.040 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000    10.040    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.584 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.584    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.784 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.784    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.084 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.084    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          0.706    11.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.297    12.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.947 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.947    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.045 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.045    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.143 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.143    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.241 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.241    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.555 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          0.711    14.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.309    14.574 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    14.574    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    15.825 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.771    16.596    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.297    16.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    16.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.350    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.644 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.644    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.840 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.840    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.938 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    18.154 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.910    19.065    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.309    19.374 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.374    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.818 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.818    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.625 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          0.960    21.585    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X14Y83         LUT5 (Prop_lut5_I0_O)        0.297    21.882 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    21.882    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.326 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.326    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.426 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.426    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.526 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.526    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.626 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.626    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.726    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.826 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.826    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    23.133 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.804    23.937    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.297    24.234 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.234    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.691 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.691    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.789 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.789    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.985 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.985    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.181 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.181    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.279 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.279    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    25.495 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          0.844    26.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.309    26.647 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    26.647    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.104 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.104    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.202 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.202    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.300    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.398 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.398    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.594 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.594    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    27.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.868    28.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.309    29.086 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.086    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.543 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.543    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.641 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.641    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.739 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.739    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.837 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.837    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.935 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.033 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.033    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.131 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    30.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.033    31.379    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.309    31.688 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    31.688    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.145 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.145    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.243 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.243    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.439 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.439    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.537 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.537    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.733 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.733    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    32.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.783    33.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X8Y80          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    34.430 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.430    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.530 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.530    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.630 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.630    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.730 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.730    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.830 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.830    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.930 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.930    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.030 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.030    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    35.237 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.949    36.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297    36.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    36.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.941 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.941    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.039 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.039    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.137 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.137    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.235 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.235    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.333 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.333    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.431 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.431    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.529 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.529    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.745 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.755    38.499    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.309    38.808 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    38.808    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.265 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.363 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.363    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.461 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.461    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.559 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.559    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.657 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.657    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.755 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.755    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.853    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.069 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.960    41.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.309    41.338 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.991 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.991    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    42.599 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.903    43.502    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.309    43.811 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69/O
                         net (fo=1, routed)           0.000    43.811    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.268 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.268    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.366 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.366    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.008    44.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    44.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.668 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.668    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.864 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.864    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.878    45.958    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.309    46.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.822 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.822    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.008    47.026    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.124 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.124    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.222 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.222    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.320 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.320    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.536 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.747    48.283    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.309    48.592 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.592    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.049 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.049    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.147 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.147    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.245    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.008    49.351    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.449 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.449    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.547 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.645 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.810    50.671    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X6Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.369 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.369    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.469 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.469    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.569 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.669 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.008    51.677    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.777 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.877    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    52.184 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.831    53.015    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.297    53.312 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.312    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.008    53.973    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.169 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.169    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          1.007    55.589    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.309    55.898 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    55.898    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.342 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.342    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.442 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.442    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.542 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.008    56.550    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.850 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.850    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.950 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.950    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.157 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.769    57.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.297    58.223 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.223    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.680 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.680    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.778 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.778    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.876 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.876    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.008    58.982    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.080    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.178 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.178    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.276 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.276    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.492 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.818    60.309    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X10Y71         LUT5 (Prop_lut5_I0_O)        0.309    60.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.062    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.162 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.162    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.262 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.262    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.362 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.008    61.370    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.470 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.470    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.670 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.670    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    61.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          0.939    62.817    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.297    63.114 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.114    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    63.558 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.558    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.658 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.658    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.758 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.008    63.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.866 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.866    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.966 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.966    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.166 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.166    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    64.373 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.758    65.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.297    65.428 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.428    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    65.885 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.885    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.983 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.983    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.081 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.008    66.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.481 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.481    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    66.697 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.902    67.599    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.309    67.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    67.908    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    68.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.463 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.463    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.561 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.008    68.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.765 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.765    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.961 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    69.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.538    69.714    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.309    70.023 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.023    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    70.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    70.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.967 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.967    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    71.067 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.067    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    71.274 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.970    72.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.297    72.541 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    72.541    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    72.964 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.008    72.972    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.072 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.072    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.272 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.272    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.372 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.372    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.472 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.572 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.933    74.505    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in_1[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.105    74.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.461    75.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    75.551 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.551    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.649 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.649    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.747 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.747    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    75.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.943 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.943    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.041 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.041    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    76.306 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.530    76.836    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[26]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.270    77.106 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.816    77.922    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I4_O)        0.264    78.186 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[3]_i_1/O
                         net (fo=3, routed)           0.659    78.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Divide_out1[3]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.105    78.950 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry_i_7/O
                         net (fo=1, routed)           0.000    78.950    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry_i_7_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    79.407 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    79.407    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    79.505 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    79.505    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry__0_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    79.603 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    79.603    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry__1_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    79.735 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000    79.735    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Relational_Operator_relop1
    SLICE_X11Y93         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.248    98.956    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X11Y93         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out1_reg/C
                         clock pessimism              0.401    99.357    
                         clock uncertainty           -0.354    99.003    
    SLICE_X11Y93         FDRE (Setup_fdre_C_D)        0.046    99.049    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                         -79.735    
  -------------------------------------------------------------------
                         slack                                 19.314    

Slack (MET) :             19.837ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        79.770ns  (logic 47.146ns (59.102%)  route 32.624ns (40.897%))
  Logic Levels:           267  (CARRY4=233 LUT1=2 LUT3=3 LUT4=2 LUT5=24 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         0.657     4.415    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.105     4.520 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.939     5.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X5Y79          LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.536     6.100    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.580 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     6.580    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.678 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.678    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.776 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.776    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.972    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.250 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19/O[0]
                         net (fo=29, routed)          0.836     8.086    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19_n_7
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.249     8.335 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_16/O
                         net (fo=1, routed)           0.000     8.335    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_30_0[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.792 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          1.142     9.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.105    10.040 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000    10.040    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.584 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.584    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.784 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.784    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.084 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.084    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          0.706    11.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.297    12.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.947 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.947    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.045 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.045    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.143 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.143    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.241 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.241    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.555 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          0.711    14.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.309    14.574 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    14.574    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    15.825 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.771    16.596    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.297    16.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    16.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.350    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.644 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.644    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.840 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.840    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.938 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    18.154 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.910    19.065    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.309    19.374 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.374    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.818 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.818    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.625 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          0.960    21.585    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X14Y83         LUT5 (Prop_lut5_I0_O)        0.297    21.882 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    21.882    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.326 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.326    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.426 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.426    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.526 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.526    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.626 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.626    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.726    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.826 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.826    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    23.133 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.804    23.937    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.297    24.234 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.234    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.691 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.691    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.789 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.789    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.985 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.985    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.181 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.181    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.279 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.279    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    25.495 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          0.844    26.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.309    26.647 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    26.647    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.104 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.104    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.202 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.202    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.300    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.398 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.398    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.594 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.594    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    27.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.868    28.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.309    29.086 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.086    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.543 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.543    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.641 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.641    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.739 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.739    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.837 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.837    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.935 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.033 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.033    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.131 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    30.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.033    31.379    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.309    31.688 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    31.688    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.145 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.145    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.243 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.243    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.439 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.439    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.537 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.537    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.733 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.733    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    32.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.783    33.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X8Y80          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    34.430 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.430    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.530 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.530    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.630 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.630    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.730 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.730    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.830 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.830    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.930 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.930    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.030 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.030    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    35.237 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.949    36.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297    36.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    36.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.941 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.941    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.039 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.039    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.137 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.137    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.235 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.235    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.333 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.333    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.431 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.431    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.529 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.529    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.745 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.755    38.499    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.309    38.808 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    38.808    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.265 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.363 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.363    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.461 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.461    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.559 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.559    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.657 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.657    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.755 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.755    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.853    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.069 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.960    41.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.309    41.338 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.991 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.991    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    42.599 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.903    43.502    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.309    43.811 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69/O
                         net (fo=1, routed)           0.000    43.811    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.268 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.268    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.366 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.366    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.008    44.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    44.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.668 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.668    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.864 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.864    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.878    45.958    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.309    46.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.822 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.822    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.008    47.026    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.124 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.124    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.222 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.222    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.320 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.320    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.536 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.747    48.283    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.309    48.592 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.592    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.049 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.049    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.147 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.147    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.245    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.008    49.351    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.449 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.449    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.547 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.645 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.810    50.671    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X6Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.369 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.369    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.469 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.469    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.569 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.669 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.008    51.677    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.777 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.877    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    52.184 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.831    53.015    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.297    53.312 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.312    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.008    53.973    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.169 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.169    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          1.007    55.589    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.309    55.898 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    55.898    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.342 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.342    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.442 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.442    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.542 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.008    56.550    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.850 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.850    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.950 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.950    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.157 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.769    57.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.297    58.223 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.223    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.680 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.680    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.778 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.778    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.876 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.876    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.008    58.982    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.080    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.178 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.178    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.276 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.276    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.492 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.818    60.309    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X10Y71         LUT5 (Prop_lut5_I0_O)        0.309    60.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.062    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.162 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.162    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.262 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.262    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.362 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.008    61.370    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.470 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.470    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.670 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.670    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    61.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          0.939    62.817    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.297    63.114 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.114    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    63.558 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.558    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.658 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.658    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.758 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.008    63.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.866 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.866    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.966 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.966    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.166 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.166    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    64.373 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.758    65.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.297    65.428 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.428    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    65.885 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.885    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.983 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.983    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.081 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.008    66.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.481 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.481    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    66.697 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.902    67.599    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.309    67.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    67.908    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    68.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.463 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.463    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.561 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.008    68.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.765 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.765    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.961 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    69.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.538    69.714    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.309    70.023 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.023    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    70.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    70.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.967 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.967    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    71.067 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.067    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    71.274 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.970    72.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.297    72.541 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    72.541    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    72.964 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.008    72.972    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.072 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.072    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.272 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.272    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.372 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.372    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.472 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.572 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.933    74.505    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in_1[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.105    74.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.461    75.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    75.551 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.551    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.649 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.649    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.747 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.747    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    75.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.943 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.943    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.041 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.041    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    76.306 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.530    76.836    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[26]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.270    77.106 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.929    78.035    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I4_O)        0.264    78.299 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[1]_i_1/O
                         net (fo=3, routed)           0.864    79.163    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Divide_out1[1]
    SLICE_X12Y99         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.248    98.956    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X12Y99         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]/C
                         clock pessimism              0.401    99.357    
                         clock uncertainty           -0.354    99.003    
    SLICE_X12Y99         FDRE (Setup_fdre_C_D)       -0.002    99.001    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                         -79.163    
  -------------------------------------------------------------------
                         slack                                 19.837    

Slack (MET) :             20.063ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        79.507ns  (logic 47.146ns (59.298%)  route 32.361ns (40.702%))
  Logic Levels:           267  (CARRY4=233 LUT1=2 LUT3=3 LUT4=2 LUT5=24 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         0.657     4.415    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.105     4.520 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.939     5.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X5Y79          LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.536     6.100    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.580 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     6.580    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.678 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.678    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.776 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.776    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.972    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.250 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19/O[0]
                         net (fo=29, routed)          0.836     8.086    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19_n_7
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.249     8.335 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_16/O
                         net (fo=1, routed)           0.000     8.335    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_30_0[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.792 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          1.142     9.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.105    10.040 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000    10.040    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.584 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.584    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.784 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.784    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.084 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.084    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          0.706    11.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.297    12.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.947 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.947    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.045 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.045    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.143 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.143    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.241 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.241    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.555 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          0.711    14.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.309    14.574 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    14.574    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    15.825 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.771    16.596    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.297    16.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    16.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.350    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.644 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.644    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.840 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.840    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.938 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    18.154 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.910    19.065    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.309    19.374 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.374    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.818 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.818    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.625 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          0.960    21.585    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X14Y83         LUT5 (Prop_lut5_I0_O)        0.297    21.882 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    21.882    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.326 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.326    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.426 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.426    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.526 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.526    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.626 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.626    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.726    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.826 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.826    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    23.133 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.804    23.937    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.297    24.234 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.234    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.691 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.691    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.789 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.789    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.985 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.985    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.181 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.181    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.279 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.279    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    25.495 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          0.844    26.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.309    26.647 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    26.647    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.104 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.104    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.202 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.202    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.300    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.398 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.398    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.594 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.594    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    27.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.868    28.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.309    29.086 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.086    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.543 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.543    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.641 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.641    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.739 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.739    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.837 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.837    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.935 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.033 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.033    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.131 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    30.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.033    31.379    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.309    31.688 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    31.688    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.145 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.145    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.243 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.243    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.439 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.439    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.537 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.537    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.733 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.733    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    32.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.783    33.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X8Y80          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    34.430 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.430    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.530 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.530    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.630 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.630    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.730 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.730    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.830 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.830    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.930 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.930    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.030 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.030    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    35.237 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.949    36.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297    36.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    36.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.941 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.941    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.039 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.039    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.137 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.137    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.235 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.235    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.333 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.333    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.431 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.431    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.529 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.529    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.745 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.755    38.499    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.309    38.808 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    38.808    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.265 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.363 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.363    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.461 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.461    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.559 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.559    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.657 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.657    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.755 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.755    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.853    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.069 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.960    41.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.309    41.338 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.991 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.991    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    42.599 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.903    43.502    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.309    43.811 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69/O
                         net (fo=1, routed)           0.000    43.811    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.268 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.268    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.366 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.366    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.008    44.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    44.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.668 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.668    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.864 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.864    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.878    45.958    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.309    46.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.822 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.822    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.008    47.026    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.124 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.124    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.222 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.222    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.320 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.320    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.536 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.747    48.283    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.309    48.592 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.592    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.049 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.049    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.147 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.147    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.245    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.008    49.351    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.449 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.449    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.547 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.645 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.810    50.671    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X6Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.369 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.369    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.469 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.469    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.569 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.669 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.008    51.677    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.777 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.877    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    52.184 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.831    53.015    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.297    53.312 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.312    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.008    53.973    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.169 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.169    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          1.007    55.589    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.309    55.898 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    55.898    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.342 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.342    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.442 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.442    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.542 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.008    56.550    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.850 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.850    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.950 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.950    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.157 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.769    57.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.297    58.223 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.223    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.680 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.680    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.778 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.778    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.876 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.876    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.008    58.982    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.080    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.178 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.178    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.276 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.276    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.492 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.818    60.309    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X10Y71         LUT5 (Prop_lut5_I0_O)        0.309    60.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.062    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.162 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.162    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.262 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.262    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.362 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.008    61.370    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.470 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.470    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.670 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.670    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    61.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          0.939    62.817    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.297    63.114 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.114    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    63.558 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.558    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.658 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.658    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.758 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.008    63.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.866 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.866    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.966 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.966    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.166 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.166    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    64.373 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.758    65.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.297    65.428 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.428    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    65.885 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.885    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.983 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.983    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.081 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.008    66.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.481 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.481    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    66.697 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.902    67.599    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.309    67.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    67.908    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    68.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.463 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.463    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.561 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.008    68.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.765 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.765    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.961 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    69.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.538    69.714    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.309    70.023 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.023    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    70.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    70.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.967 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.967    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    71.067 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.067    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    71.274 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.970    72.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.297    72.541 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    72.541    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    72.964 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.008    72.972    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.072 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.072    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.272 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.272    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.372 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.372    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.472 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.572 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.933    74.505    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in_1[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.105    74.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.461    75.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    75.551 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.551    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.649 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.649    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.747 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.747    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    75.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.943 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.943    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.041 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.041    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    76.306 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.530    76.836    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[26]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.270    77.106 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.821    77.927    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I4_O)        0.264    78.191 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_1/O
                         net (fo=3, routed)           0.709    78.900    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Divide_out1[15]
    SLICE_X13Y97         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.248    98.956    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X13Y97         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]/C
                         clock pessimism              0.401    99.357    
                         clock uncertainty           -0.354    99.003    
    SLICE_X13Y97         FDRE (Setup_fdre_C_D)       -0.039    98.964    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                         -78.901    
  -------------------------------------------------------------------
                         slack                                 20.063    

Slack (MET) :             20.139ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        79.542ns  (logic 47.251ns (59.404%)  route 32.290ns (40.596%))
  Logic Levels:           268  (CARRY4=233 LUT1=2 LUT3=3 LUT4=2 LUT5=24 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 98.955 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         0.657     4.415    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.105     4.520 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.939     5.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X5Y79          LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.536     6.100    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.580 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     6.580    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.678 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.678    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.776 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.776    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.972    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.250 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19/O[0]
                         net (fo=29, routed)          0.836     8.086    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19_n_7
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.249     8.335 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_16/O
                         net (fo=1, routed)           0.000     8.335    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_30_0[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.792 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          1.142     9.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.105    10.040 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000    10.040    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.584 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.584    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.784 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.784    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.084 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.084    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          0.706    11.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.297    12.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.947 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.947    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.045 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.045    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.143 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.143    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.241 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.241    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.555 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          0.711    14.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.309    14.574 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    14.574    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    15.825 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.771    16.596    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.297    16.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    16.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.350    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.644 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.644    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.840 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.840    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.938 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    18.154 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.910    19.065    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.309    19.374 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.374    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.818 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.818    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.625 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          0.960    21.585    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X14Y83         LUT5 (Prop_lut5_I0_O)        0.297    21.882 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    21.882    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.326 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.326    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.426 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.426    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.526 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.526    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.626 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.626    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.726    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.826 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.826    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    23.133 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.804    23.937    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.297    24.234 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.234    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.691 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.691    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.789 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.789    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.985 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.985    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.181 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.181    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.279 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.279    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    25.495 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          0.844    26.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.309    26.647 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    26.647    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.104 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.104    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.202 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.202    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.300    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.398 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.398    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.594 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.594    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    27.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.868    28.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.309    29.086 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.086    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.543 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.543    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.641 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.641    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.739 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.739    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.837 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.837    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.935 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.033 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.033    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.131 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    30.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.033    31.379    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.309    31.688 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    31.688    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.145 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.145    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.243 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.243    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.439 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.439    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.537 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.537    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.733 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.733    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    32.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.783    33.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X8Y80          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    34.430 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.430    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.530 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.530    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.630 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.630    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.730 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.730    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.830 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.830    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.930 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.930    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.030 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.030    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    35.237 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.949    36.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297    36.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    36.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.941 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.941    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.039 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.039    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.137 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.137    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.235 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.235    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.333 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.333    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.431 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.431    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.529 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.529    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.745 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.755    38.499    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.309    38.808 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    38.808    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.265 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.363 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.363    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.461 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.461    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.559 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.559    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.657 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.657    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.755 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.755    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.853    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.069 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.960    41.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.309    41.338 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.991 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.991    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    42.599 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.903    43.502    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.309    43.811 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69/O
                         net (fo=1, routed)           0.000    43.811    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.268 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.268    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.366 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.366    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.008    44.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    44.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.668 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.668    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.864 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.864    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.878    45.958    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.309    46.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.822 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.822    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.008    47.026    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.124 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.124    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.222 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.222    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.320 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.320    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.536 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.747    48.283    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.309    48.592 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.592    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.049 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.049    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.147 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.147    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.245    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.008    49.351    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.449 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.449    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.547 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.645 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.810    50.671    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X6Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.369 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.369    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.469 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.469    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.569 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.669 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.008    51.677    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.777 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.877    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    52.184 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.831    53.015    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.297    53.312 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.312    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.008    53.973    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.169 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.169    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          1.007    55.589    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.309    55.898 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    55.898    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.342 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.342    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.442 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.442    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.542 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.008    56.550    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.850 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.850    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.950 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.950    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.157 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.769    57.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.297    58.223 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.223    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.680 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.680    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.778 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.778    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.876 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.876    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.008    58.982    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.080    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.178 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.178    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.276 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.276    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.492 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.818    60.309    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X10Y71         LUT5 (Prop_lut5_I0_O)        0.309    60.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.062    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.162 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.162    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.262 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.262    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.362 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.008    61.370    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.470 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.470    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.670 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.670    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    61.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          0.939    62.817    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.297    63.114 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.114    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    63.558 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.558    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.658 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.658    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.758 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.008    63.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.866 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.866    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.966 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.966    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.166 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.166    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    64.373 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.758    65.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.297    65.428 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.428    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    65.885 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.885    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.983 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.983    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.081 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.008    66.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.481 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.481    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    66.697 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.902    67.599    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.309    67.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    67.908    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    68.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.463 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.463    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.561 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.008    68.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.765 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.765    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.961 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    69.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.538    69.714    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.309    70.023 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.023    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    70.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    70.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.967 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.967    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    71.067 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.067    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    71.274 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.970    72.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.297    72.541 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    72.541    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    72.964 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.008    72.972    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.072 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.072    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.272 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.272    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.372 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.372    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.472 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.572 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.933    74.505    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in_1[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.105    74.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.461    75.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    75.551 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.551    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.649 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.649    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.747 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.747    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    75.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.943 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.943    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.041 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.041    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    76.306 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.530    76.836    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[26]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.270    77.106 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.619    77.725    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.264    77.989 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.841    78.830    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_2_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.105    78.935 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_1/O
                         net (fo=1, routed)           0.000    78.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Divide_out1[2]
    SLICE_X8Y91          FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.247    98.955    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X8Y91          FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]/C
                         clock pessimism              0.401    99.356    
                         clock uncertainty           -0.354    99.002    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)        0.072    99.074    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         99.074    
                         arrival time                         -78.935    
  -------------------------------------------------------------------
                         slack                                 20.139    

Slack (MET) :             20.158ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        79.525ns  (logic 47.251ns (59.417%)  route 32.274ns (40.583%))
  Logic Levels:           268  (CARRY4=233 LUT1=2 LUT3=3 LUT4=2 LUT5=24 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         0.657     4.415    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.105     4.520 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.939     5.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X5Y79          LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.536     6.100    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.580 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     6.580    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.678 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.678    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.776 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.776    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.972    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.250 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19/O[0]
                         net (fo=29, routed)          0.836     8.086    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19_n_7
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.249     8.335 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_16/O
                         net (fo=1, routed)           0.000     8.335    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_30_0[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.792 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          1.142     9.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.105    10.040 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000    10.040    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.584 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.584    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.784 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.784    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.084 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.084    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          0.706    11.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.297    12.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.947 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.947    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.045 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.045    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.143 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.143    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.241 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.241    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.555 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          0.711    14.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.309    14.574 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    14.574    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    15.825 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.771    16.596    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.297    16.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    16.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.350    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.644 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.644    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.840 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.840    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.938 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    18.154 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.910    19.065    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.309    19.374 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.374    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.818 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.818    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.625 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          0.960    21.585    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X14Y83         LUT5 (Prop_lut5_I0_O)        0.297    21.882 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    21.882    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.326 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.326    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.426 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.426    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.526 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.526    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.626 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.626    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.726    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.826 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.826    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    23.133 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.804    23.937    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.297    24.234 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.234    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.691 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.691    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.789 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.789    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.985 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.985    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.181 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.181    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.279 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.279    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    25.495 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          0.844    26.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.309    26.647 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    26.647    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.104 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.104    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.202 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.202    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.300    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.398 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.398    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.594 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.594    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    27.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.868    28.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.309    29.086 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.086    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.543 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.543    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.641 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.641    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.739 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.739    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.837 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.837    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.935 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.033 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.033    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.131 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    30.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.033    31.379    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.309    31.688 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    31.688    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.145 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.145    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.243 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.243    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.439 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.439    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.537 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.537    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.733 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.733    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    32.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.783    33.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X8Y80          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    34.430 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.430    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.530 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.530    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.630 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.630    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.730 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.730    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.830 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.830    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.930 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.930    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.030 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.030    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    35.237 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.949    36.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297    36.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    36.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.941 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.941    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.039 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.039    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.137 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.137    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.235 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.235    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.333 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.333    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.431 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.431    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.529 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.529    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.745 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.755    38.499    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.309    38.808 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    38.808    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.265 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.363 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.363    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.461 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.461    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.559 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.559    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.657 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.657    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.755 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.755    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.853    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.069 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.960    41.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.309    41.338 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.991 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.991    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    42.599 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.903    43.502    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.309    43.811 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69/O
                         net (fo=1, routed)           0.000    43.811    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.268 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.268    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.366 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.366    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.008    44.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    44.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.668 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.668    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.864 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.864    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.878    45.958    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.309    46.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.822 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.822    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.008    47.026    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.124 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.124    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.222 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.222    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.320 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.320    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.536 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.747    48.283    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.309    48.592 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.592    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.049 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.049    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.147 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.147    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.245    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.008    49.351    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.449 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.449    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.547 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.645 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.810    50.671    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X6Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.369 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.369    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.469 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.469    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.569 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.669 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.008    51.677    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.777 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.877    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    52.184 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.831    53.015    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.297    53.312 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.312    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.008    53.973    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.169 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.169    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          1.007    55.589    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.309    55.898 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    55.898    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.342 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.342    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.442 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.442    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.542 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.008    56.550    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.850 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.850    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.950 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.950    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.157 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.769    57.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.297    58.223 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.223    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.680 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.680    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.778 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.778    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.876 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.876    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.008    58.982    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.080    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.178 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.178    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.276 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.276    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.492 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.818    60.309    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X10Y71         LUT5 (Prop_lut5_I0_O)        0.309    60.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.062    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.162 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.162    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.262 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.262    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.362 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.008    61.370    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.470 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.470    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.670 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.670    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    61.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          0.939    62.817    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.297    63.114 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.114    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    63.558 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.558    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.658 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.658    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.758 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.008    63.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.866 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.866    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.966 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.966    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.166 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.166    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    64.373 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.758    65.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.297    65.428 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.428    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    65.885 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.885    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.983 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.983    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.081 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.008    66.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.481 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.481    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    66.697 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.902    67.599    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.309    67.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    67.908    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    68.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.463 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.463    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.561 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.008    68.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.765 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.765    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.961 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    69.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.538    69.714    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.309    70.023 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.023    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    70.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    70.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.967 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.967    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    71.067 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.067    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    71.274 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.970    72.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.297    72.541 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    72.541    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    72.964 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.008    72.972    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.072 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.072    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.272 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.272    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.372 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.372    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.472 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.572 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.933    74.505    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in_1[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.105    74.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.461    75.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    75.551 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.551    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.649 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.649    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.747 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.747    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    75.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.943 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.943    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.041 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.041    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    76.306 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.530    76.836    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[26]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.270    77.106 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.619    77.725    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.264    77.989 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.824    78.813    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_2_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.105    78.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_1/O
                         net (fo=1, routed)           0.000    78.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Divide_out1[8]
    SLICE_X8Y92          FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.248    98.956    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X8Y92          FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]/C
                         clock pessimism              0.401    99.357    
                         clock uncertainty           -0.354    99.003    
    SLICE_X8Y92          FDRE (Setup_fdre_C_D)        0.074    99.077    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         99.077    
                         arrival time                         -78.918    
  -------------------------------------------------------------------
                         slack                                 20.158    

Slack (MET) :             20.173ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        79.510ns  (logic 47.251ns (59.428%)  route 32.259ns (40.572%))
  Logic Levels:           268  (CARRY4=233 LUT1=2 LUT3=3 LUT4=2 LUT5=24 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         0.657     4.415    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.105     4.520 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.939     5.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X5Y79          LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.536     6.100    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.580 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     6.580    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.678 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.678    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.776 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.776    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.972    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.250 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19/O[0]
                         net (fo=29, routed)          0.836     8.086    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19_n_7
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.249     8.335 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_16/O
                         net (fo=1, routed)           0.000     8.335    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_30_0[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.792 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          1.142     9.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.105    10.040 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000    10.040    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.584 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.584    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.784 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.784    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.084 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.084    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          0.706    11.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.297    12.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.947 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.947    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.045 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.045    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.143 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.143    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.241 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.241    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.555 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          0.711    14.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.309    14.574 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    14.574    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    15.825 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.771    16.596    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.297    16.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    16.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.350    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.644 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.644    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.840 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.840    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.938 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    18.154 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.910    19.065    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.309    19.374 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.374    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.818 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.818    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.625 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          0.960    21.585    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X14Y83         LUT5 (Prop_lut5_I0_O)        0.297    21.882 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    21.882    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.326 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.326    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.426 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.426    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.526 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.526    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.626 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.626    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.726    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.826 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.826    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    23.133 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.804    23.937    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.297    24.234 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.234    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.691 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.691    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.789 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.789    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.985 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.985    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.181 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.181    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.279 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.279    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    25.495 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          0.844    26.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.309    26.647 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    26.647    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.104 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.104    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.202 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.202    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.300    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.398 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.398    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.594 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.594    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    27.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.868    28.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.309    29.086 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.086    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.543 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.543    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.641 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.641    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.739 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.739    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.837 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.837    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.935 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.033 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.033    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.131 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    30.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.033    31.379    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.309    31.688 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    31.688    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.145 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.145    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.243 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.243    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.439 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.439    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.537 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.537    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.733 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.733    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    32.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.783    33.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X8Y80          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    34.430 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.430    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.530 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.530    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.630 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.630    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.730 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.730    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.830 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.830    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.930 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.930    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.030 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.030    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    35.237 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.949    36.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297    36.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    36.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.941 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.941    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.039 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.039    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.137 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.137    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.235 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.235    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.333 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.333    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.431 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.431    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.529 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.529    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.745 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.755    38.499    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.309    38.808 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    38.808    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.265 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.363 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.363    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.461 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.461    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.559 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.559    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.657 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.657    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.755 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.755    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.853    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.069 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.960    41.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.309    41.338 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.991 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.991    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    42.599 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.903    43.502    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.309    43.811 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69/O
                         net (fo=1, routed)           0.000    43.811    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.268 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.268    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.366 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.366    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.008    44.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    44.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.668 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.668    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.864 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.864    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.878    45.958    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.309    46.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.822 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.822    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.008    47.026    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.124 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.124    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.222 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.222    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.320 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.320    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.536 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.747    48.283    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.309    48.592 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.592    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.049 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.049    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.147 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.147    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.245    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.008    49.351    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.449 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.449    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.547 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.645 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.810    50.671    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X6Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.369 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.369    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.469 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.469    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.569 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.669 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.008    51.677    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.777 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.877    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    52.184 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.831    53.015    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.297    53.312 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.312    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.008    53.973    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.169 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.169    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          1.007    55.589    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.309    55.898 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    55.898    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.342 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.342    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.442 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.442    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.542 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.008    56.550    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.850 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.850    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.950 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.950    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.157 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.769    57.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.297    58.223 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.223    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.680 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.680    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.778 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.778    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.876 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.876    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.008    58.982    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.080    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.178 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.178    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.276 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.276    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.492 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.818    60.309    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X10Y71         LUT5 (Prop_lut5_I0_O)        0.309    60.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.062    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.162 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.162    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.262 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.262    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.362 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.008    61.370    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.470 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.470    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.670 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.670    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    61.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          0.939    62.817    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.297    63.114 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.114    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    63.558 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.558    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.658 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.658    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.758 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.008    63.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.866 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.866    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.966 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.966    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.166 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.166    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    64.373 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.758    65.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.297    65.428 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.428    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    65.885 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.885    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.983 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.983    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.081 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.008    66.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.481 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.481    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    66.697 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.902    67.599    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.309    67.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    67.908    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    68.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.463 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.463    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.561 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.008    68.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.765 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.765    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.961 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    69.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.538    69.714    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.309    70.023 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.023    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    70.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    70.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.967 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.967    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    71.067 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.067    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    71.274 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.970    72.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.297    72.541 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    72.541    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    72.964 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.008    72.972    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.072 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.072    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.272 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.272    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.372 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.372    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.472 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.572 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.933    74.505    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in_1[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.105    74.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.461    75.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    75.551 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.551    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.649 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.649    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.747 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.747    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    75.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.943 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.943    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.041 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.041    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    76.306 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.530    76.836    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[26]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.270    77.106 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.619    77.725    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.264    77.989 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.809    78.798    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_2_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I0_O)        0.105    78.903 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_1/O
                         net (fo=1, routed)           0.000    78.903    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Divide_out1[6]
    SLICE_X8Y92          FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.248    98.956    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X8Y92          FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]/C
                         clock pessimism              0.401    99.357    
                         clock uncertainty           -0.354    99.003    
    SLICE_X8Y92          FDRE (Setup_fdre_C_D)        0.074    99.077    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         99.077    
                         arrival time                         -78.903    
  -------------------------------------------------------------------
                         slack                                 20.173    

Slack (MET) :             20.197ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        79.395ns  (logic 47.146ns (59.381%)  route 32.249ns (40.619%))
  Logic Levels:           267  (CARRY4=233 LUT1=2 LUT3=3 LUT4=2 LUT5=24 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         0.657     4.415    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.105     4.520 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.939     5.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X5Y79          LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.536     6.100    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.580 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     6.580    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.678 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.678    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.776 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.776    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.972    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.250 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19/O[0]
                         net (fo=29, routed)          0.836     8.086    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19_n_7
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.249     8.335 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_16/O
                         net (fo=1, routed)           0.000     8.335    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_30_0[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.792 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          1.142     9.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.105    10.040 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000    10.040    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.584 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.584    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.784 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.784    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.084 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.084    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          0.706    11.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.297    12.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.947 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.947    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.045 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.045    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.143 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.143    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.241 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.241    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.555 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          0.711    14.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.309    14.574 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    14.574    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    15.825 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.771    16.596    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.297    16.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    16.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.350    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.644 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.644    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.840 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.840    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.938 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    18.154 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.910    19.065    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.309    19.374 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.374    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.818 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.818    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.625 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          0.960    21.585    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X14Y83         LUT5 (Prop_lut5_I0_O)        0.297    21.882 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    21.882    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.326 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.326    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.426 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.426    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.526 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.526    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.626 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.626    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.726    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.826 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.826    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    23.133 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.804    23.937    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.297    24.234 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.234    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.691 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.691    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.789 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.789    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.985 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.985    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.181 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.181    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.279 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.279    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    25.495 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          0.844    26.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.309    26.647 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    26.647    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.104 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.104    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.202 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.202    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.300    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.398 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.398    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.594 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.594    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    27.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.868    28.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.309    29.086 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.086    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.543 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.543    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.641 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.641    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.739 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.739    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.837 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.837    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.935 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.033 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.033    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.131 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    30.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.033    31.379    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.309    31.688 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    31.688    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.145 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.145    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.243 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.243    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.439 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.439    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.537 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.537    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.733 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.733    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    32.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.783    33.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X8Y80          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    34.430 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.430    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.530 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.530    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.630 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.630    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.730 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.730    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.830 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.830    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.930 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.930    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.030 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.030    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    35.237 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.949    36.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297    36.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    36.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.941 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.941    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.039 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.039    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.137 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.137    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.235 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.235    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.333 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.333    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.431 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.431    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.529 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.529    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.745 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.755    38.499    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.309    38.808 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    38.808    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.265 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.363 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.363    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.461 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.461    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.559 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.559    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.657 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.657    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.755 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.755    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.853    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.069 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.960    41.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.309    41.338 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.991 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.991    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    42.599 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.903    43.502    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.309    43.811 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69/O
                         net (fo=1, routed)           0.000    43.811    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.268 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.268    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.366 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.366    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.008    44.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    44.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.668 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.668    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.864 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.864    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.878    45.958    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.309    46.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.822 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.822    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.008    47.026    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.124 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.124    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.222 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.222    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.320 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.320    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.536 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.747    48.283    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.309    48.592 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.592    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.049 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.049    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.147 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.147    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.245    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.008    49.351    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.449 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.449    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.547 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.645 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.810    50.671    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X6Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.369 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.369    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.469 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.469    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.569 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.669 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.008    51.677    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.777 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.877    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    52.184 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.831    53.015    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.297    53.312 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.312    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.008    53.973    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.169 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.169    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          1.007    55.589    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.309    55.898 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    55.898    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.342 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.342    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.442 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.442    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.542 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.008    56.550    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.850 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.850    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.950 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.950    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.157 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.769    57.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.297    58.223 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.223    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.680 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.680    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.778 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.778    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.876 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.876    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.008    58.982    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.080    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.178 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.178    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.276 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.276    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.492 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.818    60.309    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X10Y71         LUT5 (Prop_lut5_I0_O)        0.309    60.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.062    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.162 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.162    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.262 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.262    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.362 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.008    61.370    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.470 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.470    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.670 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.670    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    61.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          0.939    62.817    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.297    63.114 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.114    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    63.558 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.558    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.658 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.658    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.758 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.008    63.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.866 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.866    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.966 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.966    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.166 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.166    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    64.373 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.758    65.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.297    65.428 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.428    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    65.885 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.885    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.983 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.983    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.081 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.008    66.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.481 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.481    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    66.697 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.902    67.599    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.309    67.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    67.908    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    68.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.463 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.463    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.561 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.008    68.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.765 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.765    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.961 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    69.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.538    69.714    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.309    70.023 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.023    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    70.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    70.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.967 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.967    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    71.067 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.067    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    71.274 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.970    72.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.297    72.541 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    72.541    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    72.964 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.008    72.972    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.072 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.072    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.272 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.272    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.372 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.372    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.472 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.572 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.933    74.505    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in_1[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.105    74.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.461    75.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    75.551 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.551    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.649 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.649    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.747 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.747    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    75.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.943 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.943    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.041 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.041    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    76.306 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.530    76.836    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[26]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.270    77.106 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.800    77.906    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4_n_0
    SLICE_X11Y89         LUT6 (Prop_lut6_I4_O)        0.264    78.170 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[11]_i_1/O
                         net (fo=3, routed)           0.619    78.789    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Divide_out1[11]
    SLICE_X14Y98         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.248    98.956    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X14Y98         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]/C
                         clock pessimism              0.401    99.357    
                         clock uncertainty           -0.354    99.003    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)       -0.017    98.986    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]
  -------------------------------------------------------------------
                         required time                         98.986    
                         arrival time                         -78.789    
  -------------------------------------------------------------------
                         slack                                 20.197    

Slack (MET) :             20.241ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        79.320ns  (logic 47.146ns (59.438%)  route 32.174ns (40.562%))
  Logic Levels:           267  (CARRY4=233 LUT1=2 LUT3=3 LUT4=2 LUT5=24 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 98.955 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         0.657     4.415    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.105     4.520 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.939     5.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X5Y79          LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.536     6.100    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.580 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     6.580    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.678 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.678    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.776 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.776    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.972    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.250 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19/O[0]
                         net (fo=29, routed)          0.836     8.086    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19_n_7
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.249     8.335 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_16/O
                         net (fo=1, routed)           0.000     8.335    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_30_0[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.792 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          1.142     9.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.105    10.040 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000    10.040    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.584 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.584    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.784 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.784    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.084 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.084    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          0.706    11.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.297    12.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.947 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.947    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.045 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.045    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.143 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.143    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.241 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.241    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.555 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          0.711    14.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.309    14.574 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    14.574    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    15.825 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.771    16.596    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.297    16.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    16.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.350    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.644 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.644    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.840 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.840    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.938 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    18.154 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.910    19.065    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.309    19.374 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.374    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.818 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.818    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.625 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          0.960    21.585    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X14Y83         LUT5 (Prop_lut5_I0_O)        0.297    21.882 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    21.882    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.326 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.326    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.426 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.426    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.526 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.526    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.626 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.626    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.726    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.826 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.826    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    23.133 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.804    23.937    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.297    24.234 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.234    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.691 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.691    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.789 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.789    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.985 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.985    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.181 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.181    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.279 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.279    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    25.495 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          0.844    26.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.309    26.647 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    26.647    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.104 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.104    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.202 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.202    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.300    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.398 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.398    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.594 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.594    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    27.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.868    28.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.309    29.086 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.086    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.543 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.543    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.641 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.641    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.739 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.739    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.837 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.837    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.935 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.033 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.033    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.131 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    30.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.033    31.379    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.309    31.688 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    31.688    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.145 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.145    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.243 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.243    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.439 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.439    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.537 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.537    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.733 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.733    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    32.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.783    33.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X8Y80          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    34.430 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.430    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.530 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.530    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.630 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.630    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.730 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.730    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.830 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.830    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.930 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.930    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.030 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.030    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    35.237 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.949    36.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297    36.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    36.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.941 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.941    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.039 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.039    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.137 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.137    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.235 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.235    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.333 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.333    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.431 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.431    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.529 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.529    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.745 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.755    38.499    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.309    38.808 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    38.808    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.265 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.363 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.363    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.461 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.461    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.559 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.559    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.657 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.657    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.755 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.755    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.853    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.069 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.960    41.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.309    41.338 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.991 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.991    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    42.599 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.903    43.502    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.309    43.811 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69/O
                         net (fo=1, routed)           0.000    43.811    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.268 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.268    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.366 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.366    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.008    44.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    44.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.668 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.668    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.864 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.864    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.878    45.958    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.309    46.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.822 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.822    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.008    47.026    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.124 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.124    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.222 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.222    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.320 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.320    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.536 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.747    48.283    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.309    48.592 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.592    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.049 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.049    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.147 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.147    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.245    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.008    49.351    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.449 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.449    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.547 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.645 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.810    50.671    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X6Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.369 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.369    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.469 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.469    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.569 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.669 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.008    51.677    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.777 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.877    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    52.184 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.831    53.015    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.297    53.312 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.312    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.008    53.973    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.169 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.169    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          1.007    55.589    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.309    55.898 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    55.898    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.342 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.342    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.442 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.442    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.542 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.008    56.550    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.850 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.850    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.950 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.950    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.157 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.769    57.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.297    58.223 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.223    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.680 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.680    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.778 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.778    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.876 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.876    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.008    58.982    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.080    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.178 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.178    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.276 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.276    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.492 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.818    60.309    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X10Y71         LUT5 (Prop_lut5_I0_O)        0.309    60.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.062    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.162 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.162    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.262 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.262    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.362 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.008    61.370    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.470 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.470    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.670 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.670    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    61.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          0.939    62.817    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.297    63.114 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.114    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    63.558 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.558    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.658 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.658    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.758 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.008    63.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.866 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.866    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.966 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.966    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.166 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.166    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    64.373 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.758    65.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.297    65.428 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.428    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    65.885 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.885    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.983 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.983    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.081 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.008    66.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.481 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.481    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    66.697 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.902    67.599    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.309    67.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    67.908    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    68.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.463 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.463    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.561 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.008    68.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.765 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.765    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.961 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    69.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.538    69.714    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.309    70.023 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.023    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    70.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    70.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.967 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.967    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    71.067 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.067    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    71.274 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.970    72.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.297    72.541 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    72.541    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    72.964 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.008    72.972    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.072 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.072    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.272 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.272    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.372 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.372    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.472 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.572 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.933    74.505    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in_1[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.105    74.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.461    75.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    75.551 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.551    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.649 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.649    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.747 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.747    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    75.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.943 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.943    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.041 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.041    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    76.306 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.530    76.836    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[26]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.270    77.106 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.911    78.017    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I4_O)        0.264    78.281 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_1__0/O
                         net (fo=3, routed)           0.432    78.713    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Divide_out1[0]
    SLICE_X11Y90         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.247    98.955    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X11Y90         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]/C
                         clock pessimism              0.401    99.356    
                         clock uncertainty           -0.354    99.002    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)       -0.047    98.955    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         98.955    
                         arrival time                         -78.713    
  -------------------------------------------------------------------
                         slack                                 20.241    

Slack (MET) :             20.243ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        79.442ns  (logic 47.251ns (59.479%)  route 32.191ns (40.521%))
  Logic Levels:           268  (CARRY4=233 LUT1=2 LUT3=3 LUT4=2 LUT5=24 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         0.657     4.415    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.105     4.520 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.939     5.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X5Y79          LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.536     6.100    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.580 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     6.580    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.678 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.678    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.776 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.776    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.972    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.250 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19/O[0]
                         net (fo=29, routed)          0.836     8.086    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19_n_7
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.249     8.335 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_16/O
                         net (fo=1, routed)           0.000     8.335    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_30_0[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.792 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          1.142     9.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.105    10.040 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000    10.040    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.584 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.584    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.784 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.784    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.084 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.084    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          0.706    11.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.297    12.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.947 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.947    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.045 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.045    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.143 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.143    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.241 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.241    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.555 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          0.711    14.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.309    14.574 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    14.574    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    15.825 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.771    16.596    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.297    16.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    16.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.350    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.644 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.644    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.840 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.840    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.938 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    18.154 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.910    19.065    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.309    19.374 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.374    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.818 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.818    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.625 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          0.960    21.585    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X14Y83         LUT5 (Prop_lut5_I0_O)        0.297    21.882 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    21.882    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.326 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.326    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.426 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.426    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.526 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.526    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.626 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.626    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.726    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.826 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.826    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    23.133 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.804    23.937    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.297    24.234 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.234    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.691 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.691    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.789 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.789    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.985 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.985    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.181 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.181    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.279 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.279    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    25.495 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          0.844    26.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.309    26.647 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    26.647    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.104 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.104    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.202 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.202    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.300    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.398 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.398    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.594 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.594    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    27.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.868    28.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.309    29.086 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.086    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.543 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.543    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.641 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.641    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.739 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.739    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.837 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.837    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.935 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.033 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.033    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.131 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    30.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.033    31.379    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.309    31.688 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    31.688    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.145 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.145    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.243 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.243    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.439 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.439    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.537 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.537    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.733 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.733    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    32.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.783    33.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X8Y80          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    34.430 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.430    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.530 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.530    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.630 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.630    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.730 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.730    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.830 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.830    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.930 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.930    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.030 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.030    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    35.237 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.949    36.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297    36.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    36.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.941 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.941    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.039 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.039    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.137 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.137    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.235 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.235    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.333 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.333    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.431 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.431    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.529 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.529    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.745 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.755    38.499    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.309    38.808 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    38.808    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.265 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.363 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.363    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.461 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.461    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.559 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.559    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.657 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.657    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.755 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.755    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.853    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.069 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.960    41.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.309    41.338 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.991 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.991    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    42.599 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.903    43.502    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.309    43.811 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69/O
                         net (fo=1, routed)           0.000    43.811    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.268 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.268    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.366 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.366    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.008    44.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    44.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.668 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.668    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.864 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.864    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.878    45.958    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.309    46.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.822 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.822    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.008    47.026    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.124 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.124    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.222 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.222    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.320 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.320    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.536 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.747    48.283    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.309    48.592 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.592    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.049 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.049    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.147 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.147    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.245    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.008    49.351    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.449 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.449    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.547 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.645 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.810    50.671    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X6Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.369 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.369    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.469 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.469    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.569 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.669 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.008    51.677    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.777 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.877    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    52.184 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.831    53.015    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.297    53.312 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.312    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.008    53.973    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.169 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.169    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          1.007    55.589    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.309    55.898 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    55.898    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.342 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.342    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.442 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.442    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.542 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.008    56.550    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.850 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.850    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.950 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.950    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.157 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.769    57.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.297    58.223 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.223    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.680 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.680    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.778 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.778    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.876 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.876    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.008    58.982    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.080    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.178 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.178    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.276 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.276    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.492 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.818    60.309    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X10Y71         LUT5 (Prop_lut5_I0_O)        0.309    60.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.062    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.162 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.162    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.262 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.262    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.362 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.008    61.370    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.470 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.470    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.670 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.670    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    61.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          0.939    62.817    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.297    63.114 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.114    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    63.558 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.558    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.658 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.658    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.758 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.008    63.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.866 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.866    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.966 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.966    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.166 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.166    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    64.373 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.758    65.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.297    65.428 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.428    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    65.885 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.885    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.983 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.983    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.081 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.008    66.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.481 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.481    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    66.697 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.902    67.599    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.309    67.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    67.908    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    68.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.463 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.463    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.561 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.008    68.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.765 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.765    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.961 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    69.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.538    69.714    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.309    70.023 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.023    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    70.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    70.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.967 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.967    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    71.067 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.067    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    71.274 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.970    72.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.297    72.541 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    72.541    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    72.964 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.008    72.972    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.072 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.072    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.272 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.272    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.372 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.372    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.472 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.572 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.933    74.505    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in_1[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.105    74.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.461    75.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    75.551 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.551    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.649 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.649    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.747 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.747    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    75.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.943 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.943    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.041 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.041    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    76.306 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.530    76.836    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[26]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.270    77.106 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.619    77.725    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[15]_i_4_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.264    77.989 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.741    78.730    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_2_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.105    78.835 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[16]_i_1__0/O
                         net (fo=1, routed)           0.000    78.835    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Divide_out1[16]
    SLICE_X8Y93          FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.248    98.956    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X8Y93          FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]/C
                         clock pessimism              0.401    99.357    
                         clock uncertainty           -0.354    99.003    
    SLICE_X8Y93          FDRE (Setup_fdre_C_D)        0.076    99.079    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]
  -------------------------------------------------------------------
                         required time                         99.079    
                         arrival time                         -78.835    
  -------------------------------------------------------------------
                         slack                                 20.243    

Slack (MET) :             20.256ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        79.322ns  (logic 46.905ns (59.133%)  route 32.416ns (40.867%))
  Logic Levels:           267  (CARRY4=233 LUT1=2 LUT3=3 LUT4=2 LUT5=24 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         0.657     4.415    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.105     4.520 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.939     5.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X5Y79          LUT1 (Prop_lut1_I0_O)        0.105     5.564 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.536     6.100    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.580 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.000     6.580    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.678 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.678    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.776 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.776    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.874 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.874    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.972 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.972    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.070 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_20_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.250 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19/O[0]
                         net (fo=29, routed)          0.836     8.086    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_19_n_7
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.249     8.335 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_16/O
                         net (fo=1, routed)           0.000     8.335    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_30_0[1]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.792 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          1.142     9.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.105    10.040 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000    10.040    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_88_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_71_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.584 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.584    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_60_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_49_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.784 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.784    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_39_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_17_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.084 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.084    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_16_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          0.706    11.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X3Y81          LUT5 (Prop_lut5_I0_O)        0.297    12.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[25]_i_84_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_70_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_59_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.947 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.947    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_48_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.045 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.045    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_38_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.143 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.143    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_23_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.241 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.241    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_15_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_12_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.555 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          0.711    14.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.309    14.574 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    14.574    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[24]_i_43_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    15.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_35_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_30_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_25_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_20_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_15_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_10_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_8_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    15.825 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.771    16.596    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.297    16.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    16.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[23]_i_38_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.350    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_30_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_25_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    17.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_20_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.644 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.644    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_15_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_10_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.840 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.840    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_5_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.938 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_3_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    18.154 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.910    19.065    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.309    19.374 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.374    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[22]_i_38_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.818 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.818    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_30_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_25_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.018    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_20_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.118 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.118    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_15_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_10_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.318 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.318    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_5_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    20.418 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.418    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_3_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.625 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          0.960    21.585    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X14Y83         LUT5 (Prop_lut5_I0_O)        0.297    21.882 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    21.882    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[21]_i_38_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    22.326 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.326    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_30_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.426 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.426    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_25_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.526 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.526    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_20_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.626 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.626    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_15_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.726    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_10_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.826 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.826    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_5_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_3_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    23.133 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.804    23.937    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.297    24.234 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.234    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[20]_i_43_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.691 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.691    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_35_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.789 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.789    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_30_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_25_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.985 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.985    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_20_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_15_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.181 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.181    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_10_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.279 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.279    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_8_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    25.495 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          0.844    26.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.309    26.647 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    26.647    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[19]_i_38_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.104 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.104    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_30_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.202 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.202    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_25_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.300    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_20_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.398 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.398    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_15_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_10_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.594 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.594    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_3_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    27.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.868    28.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.309    29.086 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.086    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[18]_i_38_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.543 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.543    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_30_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.641 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.641    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_25_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.739 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.739    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_20_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.837 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.837    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_15_n_0
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.935 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.935    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_10_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.033 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.033    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_5_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.131 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_3_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    30.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.033    31.379    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.309    31.688 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    31.688    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[17]_i_38_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.145 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.145    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_30_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.243 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.243    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_25_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_20_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.439 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.439    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_15_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.537 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.537    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_10_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_5_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.733 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.733    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_3_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    32.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.783    33.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X8Y80          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    34.430 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.430    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_36_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.530 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.530    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_31_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.630 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.630    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_26_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.730 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.730    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_21_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.830 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.830    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_15_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.930 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.930    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_10_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    35.030 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.030    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_8_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    35.237 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.949    36.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.297    36.484 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    36.484    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_69_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.941 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.941    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_53_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.039 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.039    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_43_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.137 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.137    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_33_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.235 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.235    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_23_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.333 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    37.333    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_13_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.431 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.431    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_7_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.529 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    37.529    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_8_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.745 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.755    38.499    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X4Y79          LUT5 (Prop_lut5_I0_O)        0.309    38.808 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    38.808    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[14]_i_65_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    39.265 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    39.265    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_52_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.363 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.363    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_42_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.461 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.461    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_32_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.559 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.559    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_22_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.657 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.657    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_12_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.755 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.755    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_6_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    39.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    39.853    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_4_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    40.069 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.960    41.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.309    41.338 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.338    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_73_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    41.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_57_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.893 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    41.893    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_47_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    41.991 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.991    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_37_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_27_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_17_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    42.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_11_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    42.599 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.903    43.502    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.309    43.811 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69/O
                         net (fo=1, routed)           0.000    43.811    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[12]_i_69_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.268 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.268    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_56_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.366 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.366    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_46_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.008    44.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_36_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    44.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_26_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.668 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.668    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_16_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_10_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.864 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    44.864    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_4_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.878    45.958    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.309    46.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_68_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_52_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.822 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    46.822    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_42_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    46.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_32_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.018 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.008    47.026    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_22_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.124 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.124    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_12_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.222 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.222    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.320 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.320    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_4_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.536 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.747    48.283    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.309    48.592 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.592    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[10]_i_64_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.049 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.049    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_51_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.147 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.147    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_41_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.245    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_31_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.008    49.351    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_21_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.449 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.449    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_11_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.547 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_5_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.645 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.810    50.671    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X6Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.369 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.369    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_57_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.469 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.469    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_47_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.569 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_37_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.669 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.008    51.677    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_27_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.777 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    51.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_17_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.877    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_11_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_4_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    52.184 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.831    53.015    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X7Y72          LUT5 (Prop_lut5_I0_O)        0.297    53.312 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.312    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[8]_i_69_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    53.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_56_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    53.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_46_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.008    53.973    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_36_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_26_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.169 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.169    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_16_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.267 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.267    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_10_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    54.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_4_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    54.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          1.007    55.589    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X8Y72          LUT5 (Prop_lut5_I0_O)        0.309    55.898 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    55.898    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_68_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.342 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.342    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_52_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.442 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.442    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_42_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.542 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.008    56.550    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_32_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_22_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_12_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.850 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    56.850    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.950 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.950    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_4_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.157 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.769    57.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.297    58.223 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.223    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[6]_i_64_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.680 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.680    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_51_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.778 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.778    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_41_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.876 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.876    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    58.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.008    58.982    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_21_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.080 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.080    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_11_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.178 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.178    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_5_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.276 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.276    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_3_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.492 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.818    60.309    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X10Y71         LUT5 (Prop_lut5_I0_O)        0.309    60.618 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_74_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    61.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.062    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_58_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.162 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.162    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_48_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.262 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.262    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_38_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.362 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.008    61.370    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_28_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.470 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.470    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_18_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_12_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    61.670 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.670    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    61.877 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          0.939    62.817    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X12Y72         LUT5 (Prop_lut5_I0_O)        0.297    63.114 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.114    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_70_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    63.558 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.558    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_57_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.658 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.658    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_47_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.758 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.008    63.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_37_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.866 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.866    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_27_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    63.966 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    63.966    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_11_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    64.166 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.166    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_4_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    64.373 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.758    65.131    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X13Y72         LUT5 (Prop_lut5_I0_O)        0.297    65.428 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.428    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_68_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    65.885 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    65.885    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_52_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.983 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    65.983    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_42_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.081 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.008    66.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_32_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.187 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.187    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.285 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.285    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_12_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.383 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.383    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_6_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.481 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.481    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_4_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    66.697 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.902    67.599    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X11Y72         LUT5 (Prop_lut5_I0_O)        0.309    67.908 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    67.908    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[2]_i_64_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    68.365 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.365    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_51_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.463 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.463    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_41_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.561 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.008    68.569    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_31_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    68.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_21_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.765 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.765    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_11_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_5_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    68.961 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    68.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_3_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    69.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.538    69.714    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X12Y80         LUT5 (Prop_lut5_I0_O)        0.309    70.023 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.023    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_100_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    70.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    70.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_83_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    70.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_69_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.667 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.667    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_54_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_39_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    70.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_22_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    70.967 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.967    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_10_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    71.067 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.067    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    71.274 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.970    72.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X14Y74         LUT3 (Prop_lut3_I0_O)        0.297    72.541 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    72.541    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[0]_i_87_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    72.964 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.008    72.972    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_68_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.072 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.072    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_53_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_38_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.272 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.272    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_21_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.372 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.372    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.472 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_3_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.572 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.933    74.505    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in_1[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.105    74.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.461    75.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[4]_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    75.551 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.551    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[4]_i_3_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.649 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.649    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[8]_i_3_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.747 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.747    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[12]_i_3_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    75.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    75.943 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.943    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[20]_i_2_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.041 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.041    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[24]_i_2_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    76.241 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[25]_i_5/O[2]
                         net (fo=1, routed)           0.377    76.618    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[27]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.253    76.871 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[26]_i_5/O
                         net (fo=31, routed)          0.999    77.870    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Multiply_Accumulate_out1_reg[26]
    SLICE_X11Y89         LUT6 (Prop_lut6_I3_O)        0.105    77.975 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1[9]_i_1/O
                         net (fo=3, routed)           0.740    78.715    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Divide_out1[9]
    SLICE_X13Y97         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.248    98.956    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X13Y97         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]/C
                         clock pessimism              0.401    99.357    
                         clock uncertainty           -0.354    99.003    
    SLICE_X13Y97         FDRE (Setup_fdre_C_D)       -0.032    98.971    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                         -78.715    
  -------------------------------------------------------------------
                         slack                                 20.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin14_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Maximum_Hydro_3/Delay5_out1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.904%)  route 0.221ns (61.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.564    -0.610    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X40Y49         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin14_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin14_reg[26]/Q
                         net (fo=1, routed)           0.221    -0.248    PhaseHydrophones/u_Maximum_Hydro_3/Signal_rsvd[26]
    SLICE_X41Y50         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/Delay5_out1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.832    -0.849    PhaseHydrophones/u_Maximum_Hydro_3/clk
    SLICE_X41Y50         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/Delay5_out1_reg[26]/C
                         clock pessimism              0.507    -0.342    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.062    -0.280    PhaseHydrophones/u_Maximum_Hydro_3/Delay5_out1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.250ns (56.570%)  route 0.192ns (43.430%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.556    -0.618    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y86         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[3]/Q
                         net (fo=2, routed)           0.192    -0.285    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg_n_0_[3]
    SLICE_X38Y85         LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[3]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.240    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[3]_i_3__1_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.176 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[3]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.176    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[3]
    SLICE_X38Y85         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.824    -0.856    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y85         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[3]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.134    -0.220    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[3]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.250ns (56.570%)  route 0.192ns (43.430%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.557    -0.617    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y87         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[7]/Q
                         net (fo=2, routed)           0.192    -0.284    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg_n_0_[7]
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.045    -0.239 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[7]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.239    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[7]_i_2__1_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.175 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[7]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.175    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[7]
    SLICE_X38Y86         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.824    -0.856    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y86         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[7]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.134    -0.220    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[7]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.252ns (59.157%)  route 0.174ns (40.843%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.564    -0.610    PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X29Y49         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg[19]/Q
                         net (fo=2, routed)           0.174    -0.295    PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin4_reg_n_0_[19]
    SLICE_X32Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.250 r  PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5[20]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.250    PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5[20]_i_3__1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.184 r  PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.184    PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout4[19]
    SLICE_X32Y50         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.830    -0.850    PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X32Y50         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[19]/C
                         clock pessimism              0.507    -0.343    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.238    PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin5_reg[19]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.250ns (54.682%)  route 0.207ns (45.318%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.559    -0.615    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y91         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[23]/Q
                         net (fo=3, routed)           0.207    -0.267    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg_n_0_[23]
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.045    -0.222 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[23]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.222    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[23]_i_2__1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.158 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[23]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.158    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[23]
    SLICE_X38Y90         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.828    -0.852    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y90         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[23]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.134    -0.216    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[23]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.290ns (63.467%)  route 0.167ns (36.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.556    -0.618    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y86         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.310    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg_n_0_[1]
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.161 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[3]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.161    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[2]
    SLICE_X38Y85         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.824    -0.856    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y85         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[2]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.134    -0.220    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[2]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.290ns (63.467%)  route 0.167ns (36.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.558    -0.616    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y88         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[9]/Q
                         net (fo=2, routed)           0.167    -0.308    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg_n_0_[9]
    SLICE_X38Y87         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.159 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[11]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.159    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[10]
    SLICE_X38Y87         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.825    -0.855    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y87         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[10]/C
                         clock pessimism              0.502    -0.353    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.134    -0.219    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[10]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.290ns (63.467%)  route 0.167ns (36.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.557    -0.617    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y87         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[5]/Q
                         net (fo=2, routed)           0.167    -0.309    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg_n_0_[5]
    SLICE_X38Y86         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.160 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[7]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.160    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[6]
    SLICE_X38Y86         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.824    -0.856    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y86         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[6]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.134    -0.220    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[6]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.562    -0.612    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X56Y65         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][1]/Q
                         net (fo=1, routed)           0.104    -0.344    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_0[1]
    RAMB18_X2Y26         RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.866    -0.815    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/clk
    RAMB18_X2Y26         RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.560    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155    -0.405    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.562    -0.612    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X56Y65         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.104    -0.344    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_0[2]
    RAMB18_X2Y26         RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.866    -0.815    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/clk
    RAMB18_X2Y26         RAMB18E1                                     r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.560    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.405    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X1Y38      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X1Y9       PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X1Y42      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X1Y11      PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X1Y1       PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X0Y9       PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X0Y7       PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X1Y5       PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         100.000     96.891     DSP48_X0Y1       PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         100.000     96.891     DSP48_X0Y5       PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y3       PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_5_reg[7]_srl9___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X64Y22     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[5][19]_srl7___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X64Y22     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[5][21]_srl7___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y57     FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X64Y55     FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y44     FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y48     PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y44     PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y44     PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y39     PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y57     FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y97     FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X64Y55     FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y44     FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y82     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y82     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X52Y71     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X52Y71     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y48     PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y44     PhaseHydrophones/u_FFTs/u_Subsystem/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_1_1
  To Clock:  clkfbout_mb_system_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         83.333      81.741     BUFGCTRL_X0Y7    FPGA_system/mb_system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.348ns (13.682%)  route 2.195ns (86.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 9.110 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.341    -0.616    u_clk_50mhz
    SLICE_X15Y76         FDRE                                         r  y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.348    -0.268 r  y_reg[8]/Q
                         net (fo=1, routed)           2.195     1.928    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[8]
    SLICE_X20Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.402     9.110    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X20Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[8]/C
                         clock pessimism              0.264     9.374    
                         clock uncertainty           -0.384     8.990    
    SLICE_X20Y101        FDRE (Setup_fdre_C_D)       -0.161     8.829    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[8]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.379ns (15.101%)  route 2.131ns (84.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 9.110 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.341    -0.616    u_clk_50mhz
    SLICE_X15Y73         FDRE                                         r  x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.379    -0.237 r  x_reg[13]/Q
                         net (fo=1, routed)           2.131     1.894    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[13]
    SLICE_X23Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.402     9.110    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X23Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]/C
                         clock pessimism              0.264     9.374    
                         clock uncertainty           -0.384     8.990    
    SLICE_X23Y101        FDRE (Setup_fdre_C_D)       -0.070     8.920    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[13]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 y_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.433ns (18.718%)  route 1.880ns (81.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 8.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.346    -0.611    u_clk_50mhz
    SLICE_X12Y70         FDRE                                         r  y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.433    -0.178 r  y_reg[14]/Q
                         net (fo=1, routed)           1.880     1.703    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[14]
    SLICE_X15Y95         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.248     8.956    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X15Y95         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]/C
                         clock pessimism              0.264     9.220    
                         clock uncertainty           -0.384     8.836    
    SLICE_X15Y95         FDRE (Setup_fdre_C_D)       -0.075     8.761    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -1.703    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 y_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.348ns (16.073%)  route 1.817ns (83.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 8.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.337    -0.620    u_clk_50mhz
    SLICE_X29Y76         FDRE                                         r  y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.348    -0.272 r  y_reg[12]/Q
                         net (fo=1, routed)           1.817     1.545    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[12]
    SLICE_X32Y98         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.244     8.952    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X32Y98         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[12]/C
                         clock pessimism              0.264     9.216    
                         clock uncertainty           -0.384     8.832    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)       -0.216     8.616    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[12]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 x_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.379ns (16.257%)  route 1.952ns (83.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 8.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.343    -0.614    u_clk_50mhz
    SLICE_X15Y72         FDRE                                         r  x_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.379    -0.235 r  x_reg[26]/Q
                         net (fo=1, routed)           1.952     1.718    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[26]
    SLICE_X15Y92         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.248     8.956    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X15Y92         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[26]/C
                         clock pessimism              0.264     9.220    
                         clock uncertainty           -0.384     8.836    
    SLICE_X15Y92         FDRE (Setup_fdre_C_D)       -0.032     8.804    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[26]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 x_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.433ns (17.494%)  route 2.042ns (82.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 9.110 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.344    -0.613    u_clk_50mhz
    SLICE_X14Y71         FDRE                                         r  x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.433    -0.180 r  x_reg[23]/Q
                         net (fo=1, routed)           2.042     1.863    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[23]
    SLICE_X23Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.402     9.110    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X23Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]/C
                         clock pessimism              0.264     9.374    
                         clock uncertainty           -0.384     8.990    
    SLICE_X23Y101        FDRE (Setup_fdre_C_D)       -0.039     8.951    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[23]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 y_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.398ns (17.364%)  route 1.894ns (82.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.359    -0.598    u_clk_50mhz
    SLICE_X14Y99         FDRE                                         r  y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.398    -0.200 r  y_reg[19]/Q
                         net (fo=1, routed)           1.894     1.694    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[19]
    SLICE_X15Y100        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.403     9.111    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X15Y100        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[19]/C
                         clock pessimism              0.264     9.375    
                         clock uncertainty           -0.384     8.991    
    SLICE_X15Y100        FDRE (Setup_fdre_C_D)       -0.197     8.794    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[19]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.398ns (18.299%)  route 1.777ns (81.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 8.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.344    -0.613    u_clk_50mhz
    SLICE_X14Y71         FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.398    -0.215 r  y_reg[5]/Q
                         net (fo=1, routed)           1.777     1.562    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[5]
    SLICE_X15Y95         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.248     8.956    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X15Y95         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]/C
                         clock pessimism              0.264     9.220    
                         clock uncertainty           -0.384     8.836    
    SLICE_X15Y95         FDRE (Setup_fdre_C_D)       -0.171     8.665    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                  7.103    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.398ns (18.341%)  route 1.772ns (81.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 8.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.346    -0.611    u_clk_50mhz
    SLICE_X14Y70         FDRE                                         r  y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.398    -0.213 r  y_reg[10]/Q
                         net (fo=1, routed)           1.772     1.559    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[10]
    SLICE_X14Y96         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.248     8.956    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X14Y96         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[10]/C
                         clock pessimism              0.264     9.220    
                         clock uncertainty           -0.384     8.836    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)       -0.156     8.680    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[10]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.127ns  (required time - arrival time)
  Source:                 x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.348ns (17.710%)  route 1.617ns (82.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 8.956 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.520    -0.437    u_clk_50mhz
    SLICE_X21Y100        FDRE                                         r  x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y100        FDRE (Prop_fdre_C_Q)         0.348    -0.089 r  x_reg[7]/Q
                         net (fo=1, routed)           1.617     1.528    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[7]
    SLICE_X15Y99         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.248     8.956    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X15Y99         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[7]/C
                         clock pessimism              0.264     9.220    
                         clock uncertainty           -0.384     8.836    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)       -0.181     8.655    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[7]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                  7.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 frequency_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.151%)  route 0.732ns (83.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.647    -0.527    u_clk_50mhz
    SLICE_X17Y100        FDRE                                         r  frequency_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  frequency_reg[19]/Q
                         net (fo=1, routed)           0.732     0.346    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/GPI2[19]
    SLICE_X18Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.920    -0.761    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X18Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[19]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X18Y101        FDRE (Hold_fdre_C_D)         0.063     0.241    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.148ns (17.484%)  route 0.699ns (82.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.564    -0.610    u_clk_50mhz
    SLICE_X14Y93         FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  y_reg[0]/Q
                         net (fo=1, routed)           0.699     0.237    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[0]
    SLICE_X14Y96         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.833    -0.847    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X14Y96         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.384     0.091    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.036     0.127    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.670%)  route 0.820ns (85.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.611    u_clk_50mhz
    SLICE_X15Y90         FDRE                                         r  x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  x_reg[15]/Q
                         net (fo=1, routed)           0.820     0.350    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[15]
    SLICE_X23Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.920    -0.761    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X23Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X23Y101        FDRE (Hold_fdre_C_D)         0.061     0.239    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 frequency_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.164ns (18.700%)  route 0.713ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.611    u_clk_50mhz
    SLICE_X14Y92         FDRE                                         r  frequency_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  frequency_reg[21]/Q
                         net (fo=1, routed)           0.713     0.266    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/GPI2[21]
    SLICE_X15Y94         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.833    -0.847    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X15Y94         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[21]/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.384     0.091    
    SLICE_X15Y94         FDRE (Hold_fdre_C_D)         0.059     0.150    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 y_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.128ns (15.379%)  route 0.704ns (84.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.647    -0.527    u_clk_50mhz
    SLICE_X17Y100        FDRE                                         r  y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  y_reg[17]/Q
                         net (fo=1, routed)           0.704     0.306    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[17]
    SLICE_X15Y100        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.921    -0.760    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X15Y100        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]/C
                         clock pessimism              0.555    -0.205    
                         clock uncertainty            0.384     0.179    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.006     0.185    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 debug_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.164ns (17.929%)  route 0.751ns (82.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.564    -0.610    u_clk_50mhz
    SLICE_X14Y95         FDRE                                         r  debug_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  debug_reg[10]/Q
                         net (fo=1, routed)           0.751     0.305    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/GPI1[10]
    SLICE_X14Y94         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.833    -0.847    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X14Y94         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[10]/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.384     0.091    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.090     0.181    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.148ns (17.740%)  route 0.686ns (82.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.565    -0.609    u_clk_50mhz
    SLICE_X14Y99         FDRE                                         r  x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.461 r  x_reg[10]/Q
                         net (fo=1, routed)           0.686     0.225    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[10]
    SLICE_X15Y99         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.834    -0.846    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X15Y99         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[10]/C
                         clock pessimism              0.555    -0.291    
                         clock uncertainty            0.384     0.092    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.008     0.100    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 frequency_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.141ns (14.428%)  route 0.836ns (85.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.563    -0.611    u_clk_50mhz
    SLICE_X15Y91         FDRE                                         r  frequency_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  frequency_reg[24]/Q
                         net (fo=1, routed)           0.836     0.366    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/GPI2[24]
    SLICE_X18Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.920    -0.761    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X18Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[24]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X18Y101        FDRE (Hold_fdre_C_D)         0.061     0.239    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 debug_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.401%)  route 0.838ns (85.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.565    -0.609    u_clk_50mhz
    SLICE_X13Y99         FDRE                                         r  debug_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debug_reg[17]/Q
                         net (fo=1, routed)           0.838     0.370    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/GPI1[17]
    SLICE_X16Y100        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.920    -0.761    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X16Y100        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[17]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X16Y100        FDRE (Hold_fdre_C_D)         0.059     0.237    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 x_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.164ns (16.656%)  route 0.821ns (83.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.564    -0.610    u_clk_50mhz
    SLICE_X14Y93         FDRE                                         r  x_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  x_reg[17]/Q
                         net (fo=1, routed)           0.821     0.375    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[17]
    SLICE_X18Y100        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.920    -0.761    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X18Y100        FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[17]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X18Y100        FDRE (Hold_fdre_C_D)         0.059     0.237    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 data_ready_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.484ns (19.437%)  route 2.006ns (80.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 8.953 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.353    -0.604    u_clk_10mhz
    SLICE_X28Y91         FDRE                                         r  data_ready_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.225 r  data_ready_array_reg[0]/Q
                         net (fo=1, routed)           2.006     1.781    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/GPI3[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.105     1.886 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In[0]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.245     8.953    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X28Y97         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.264     9.217    
                         clock uncertainty           -0.474     8.743    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)        0.030     8.773    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                          8.773    
                         arrival time                          -1.886    
  -------------------------------------------------------------------
                         slack                                  6.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 data_ready_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.186ns (16.591%)  route 0.935ns (83.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.560    -0.614    u_clk_10mhz
    SLICE_X28Y91         FDRE                                         r  data_ready_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  data_ready_array_reg[0]/Q
                         net (fo=1, routed)           0.935     0.462    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/GPI3[0]
    SLICE_X28Y97         LUT2 (Prop_lut2_I1_O)        0.045     0.507 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In[0]_i_1/O
                         net (fo=1, routed)           0.000     0.507    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In[0]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.832    -0.849    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X28Y97         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.555    -0.294    
                         clock uncertainty            0.474     0.180    
    SLICE_X28Y97         FDRE (Hold_fdre_C_D)         0.091     0.271    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.437ns  (logic 0.590ns (10.851%)  route 4.847ns (89.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.437ns = ( 9.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.520     9.563    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.348     9.911 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         4.847    14.758    set_process[1]
    SLICE_X12Y70         LUT2 (Prop_lut2_I0_O)        0.242    15.000 r  x[24]_i_1/O
                         net (fo=1, routed)           0.000    15.000    x[24]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  x_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.238    18.946    u_clk_50mhz
    SLICE_X12Y70         FDRE                                         r  x_reg[24]/C
                         clock pessimism              0.264    19.210    
                         clock uncertainty           -0.384    18.826    
    SLICE_X12Y70         FDRE (Setup_fdre_C_D)        0.072    18.898    x_reg[24]
  -------------------------------------------------------------------
                         required time                         18.898    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.447ns  (logic 0.600ns (11.015%)  route 4.847ns (88.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.437ns = ( 9.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.520     9.563    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.348     9.911 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         4.847    14.758    set_process[1]
    SLICE_X12Y70         LUT3 (Prop_lut3_I1_O)        0.252    15.010 r  y[7]_i_1/O
                         net (fo=1, routed)           0.000    15.010    y[7]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.238    18.946    u_clk_50mhz
    SLICE_X12Y70         FDRE                                         r  y_reg[7]/C
                         clock pessimism              0.264    19.210    
                         clock uncertainty           -0.384    18.826    
    SLICE_X12Y70         FDRE (Setup_fdre_C_D)        0.106    18.932    y_reg[7]
  -------------------------------------------------------------------
                         required time                         18.932    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.197ns  (logic 0.590ns (11.353%)  route 4.607ns (88.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.437ns = ( 9.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.520     9.563    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.348     9.911 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         1.836    11.747    set_process[1]
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.242    11.989 r  frequency[26]_i_1/O
                         net (fo=116, routed)         2.770    14.760    y
    SLICE_X14Y72         FDRE                                         r  x_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.236    18.944    u_clk_50mhz
    SLICE_X14Y72         FDRE                                         r  x_reg[21]/C
                         clock pessimism              0.264    19.208    
                         clock uncertainty           -0.384    18.824    
    SLICE_X14Y72         FDRE (Setup_fdre_C_CE)      -0.136    18.688    x_reg[21]
  -------------------------------------------------------------------
                         required time                         18.688    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.197ns  (logic 0.590ns (11.353%)  route 4.607ns (88.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.437ns = ( 9.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.520     9.563    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.348     9.911 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         1.836    11.747    set_process[1]
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.242    11.989 r  frequency[26]_i_1/O
                         net (fo=116, routed)         2.770    14.760    y
    SLICE_X14Y72         FDRE                                         r  y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.236    18.944    u_clk_50mhz
    SLICE_X14Y72         FDRE                                         r  y_reg[4]/C
                         clock pessimism              0.264    19.208    
                         clock uncertainty           -0.384    18.824    
    SLICE_X14Y72         FDRE (Setup_fdre_C_CE)      -0.136    18.688    y_reg[4]
  -------------------------------------------------------------------
                         required time                         18.688    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.178ns  (logic 0.590ns (11.395%)  route 4.588ns (88.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.437ns = ( 9.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.520     9.563    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.348     9.911 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         1.836    11.747    set_process[1]
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.242    11.989 r  frequency[26]_i_1/O
                         net (fo=116, routed)         2.751    14.741    y
    SLICE_X12Y70         FDRE                                         r  x_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.238    18.946    u_clk_50mhz
    SLICE_X12Y70         FDRE                                         r  x_reg[24]/C
                         clock pessimism              0.264    19.210    
                         clock uncertainty           -0.384    18.826    
    SLICE_X12Y70         FDRE (Setup_fdre_C_CE)      -0.136    18.690    x_reg[24]
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.178ns  (logic 0.590ns (11.395%)  route 4.588ns (88.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.437ns = ( 9.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.520     9.563    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.348     9.911 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         1.836    11.747    set_process[1]
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.242    11.989 r  frequency[26]_i_1/O
                         net (fo=116, routed)         2.751    14.741    y
    SLICE_X12Y70         FDRE                                         r  y_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.238    18.946    u_clk_50mhz
    SLICE_X12Y70         FDRE                                         r  y_reg[14]/C
                         clock pessimism              0.264    19.210    
                         clock uncertainty           -0.384    18.826    
    SLICE_X12Y70         FDRE (Setup_fdre_C_CE)      -0.136    18.690    y_reg[14]
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.178ns  (logic 0.590ns (11.395%)  route 4.588ns (88.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.437ns = ( 9.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.520     9.563    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.348     9.911 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         1.836    11.747    set_process[1]
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.242    11.989 r  frequency[26]_i_1/O
                         net (fo=116, routed)         2.751    14.741    y
    SLICE_X12Y70         FDRE                                         r  y_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.238    18.946    u_clk_50mhz
    SLICE_X12Y70         FDRE                                         r  y_reg[15]/C
                         clock pessimism              0.264    19.210    
                         clock uncertainty           -0.384    18.826    
    SLICE_X12Y70         FDRE (Setup_fdre_C_CE)      -0.136    18.690    y_reg[15]
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.178ns  (logic 0.590ns (11.395%)  route 4.588ns (88.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.437ns = ( 9.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.520     9.563    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.348     9.911 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         1.836    11.747    set_process[1]
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.242    11.989 r  frequency[26]_i_1/O
                         net (fo=116, routed)         2.751    14.741    y
    SLICE_X12Y70         FDRE                                         r  y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.238    18.946    u_clk_50mhz
    SLICE_X12Y70         FDRE                                         r  y_reg[7]/C
                         clock pessimism              0.264    19.210    
                         clock uncertainty           -0.384    18.826    
    SLICE_X12Y70         FDRE (Setup_fdre_C_CE)      -0.136    18.690    y_reg[7]
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.174ns  (logic 0.590ns (11.403%)  route 4.584ns (88.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.437ns = ( 9.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.520     9.563    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.348     9.911 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         1.836    11.747    set_process[1]
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.242    11.989 r  frequency[26]_i_1/O
                         net (fo=116, routed)         2.748    14.737    y
    SLICE_X14Y70         FDRE                                         r  x_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.238    18.946    u_clk_50mhz
    SLICE_X14Y70         FDRE                                         r  x_reg[27]/C
                         clock pessimism              0.264    19.210    
                         clock uncertainty           -0.384    18.826    
    SLICE_X14Y70         FDRE (Setup_fdre_C_CE)      -0.136    18.690    x_reg[27]
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.174ns  (logic 0.590ns (11.403%)  route 4.584ns (88.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.437ns = ( 9.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.520     9.563    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.348     9.911 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         1.836    11.747    set_process[1]
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.242    11.989 r  frequency[26]_i_1/O
                         net (fo=116, routed)         2.748    14.737    y
    SLICE_X14Y70         FDRE                                         r  y_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.238    18.946    u_clk_50mhz
    SLICE_X14Y70         FDRE                                         r  y_reg[10]/C
                         clock pessimism              0.264    19.210    
                         clock uncertainty           -0.384    18.826    
    SLICE_X14Y70         FDRE (Setup_fdre_C_CE)      -0.136    18.690    y_reg[10]
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                  3.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.164ns (17.577%)  route 0.769ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.564    -0.610    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X10Y94         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=1, routed)           0.769     0.323    u_gain_entry[1]
    SLICE_X11Y96         FDRE                                         r  g1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.833    -0.847    u_clk_50mhz
    SLICE_X11Y96         FDRE                                         r  g1_reg/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.384     0.091    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.066     0.157    g1_reg
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.164ns (16.856%)  route 0.809ns (83.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.564    -0.610    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X10Y94         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=1, routed)           0.809     0.363    u_gain_entry[0]
    SLICE_X11Y96         FDRE                                         r  g0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.833    -0.847    u_clk_50mhz
    SLICE_X11Y96         FDRE                                         r  g0_reg/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.384     0.091    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.070     0.161    g0_reg
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.231ns (22.760%)  route 0.784ns (77.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.646    -0.528    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.784     0.384    set_process[1]
    SLICE_X21Y100        LUT3 (Prop_lut3_I1_O)        0.103     0.487 r  y[13]_i_1/O
                         net (fo=1, routed)           0.000     0.487    y[13]_i_1_n_0
    SLICE_X21Y100        FDRE                                         r  y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.920    -0.761    u_clk_50mhz
    SLICE_X21Y100        FDRE                                         r  y_reg[13]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X21Y100        FDRE (Hold_fdre_C_D)         0.107     0.285    y_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.227ns (22.454%)  route 0.784ns (77.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.646    -0.528    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.400 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.784     0.384    set_process[1]
    SLICE_X21Y100        LUT2 (Prop_lut2_I0_O)        0.099     0.483 r  x[30]_i_1/O
                         net (fo=1, routed)           0.000     0.483    x[30]_i_1_n_0
    SLICE_X21Y100        FDRE                                         r  x_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.920    -0.761    u_clk_50mhz
    SLICE_X21Y100        FDRE                                         r  x_reg[30]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X21Y100        FDRE (Hold_fdre_C_D)         0.092     0.270    x_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.270    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.164ns (15.940%)  route 0.865ns (84.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.564    -0.610    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X10Y94         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=1, routed)           0.865     0.419    u_gain_entry[2]
    SLICE_X10Y91         FDRE                                         r  g2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.832    -0.848    u_clk_50mhz
    SLICE_X10Y91         FDRE                                         r  g2_reg/C
                         clock pessimism              0.555    -0.293    
                         clock uncertainty            0.384     0.090    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.089     0.179    g2_reg
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.228ns (21.429%)  route 0.836ns (78.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.646    -0.528    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.836     0.436    set_process[1]
    SLICE_X21Y100        LUT3 (Prop_lut3_I1_O)        0.100     0.536 r  x[7]_i_1/O
                         net (fo=1, routed)           0.000     0.536    x[7]_i_1_n_0
    SLICE_X21Y100        FDRE                                         r  x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.920    -0.761    u_clk_50mhz
    SLICE_X21Y100        FDRE                                         r  x_reg[7]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X21Y100        FDRE (Hold_fdre_C_D)         0.107     0.285    x_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.226ns (20.960%)  route 0.852ns (79.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.646    -0.528    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.400 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.852     0.453    set_process[1]
    SLICE_X23Y100        LUT2 (Prop_lut2_I0_O)        0.098     0.551 r  debug[22]_i_1/O
                         net (fo=1, routed)           0.000     0.551    debug[22]_i_1_n_0
    SLICE_X23Y100        FDRE                                         r  debug_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.920    -0.761    u_clk_50mhz
    SLICE_X23Y100        FDRE                                         r  debug_reg[22]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X23Y100        FDRE (Hold_fdre_C_D)         0.107     0.285    debug_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.225ns (20.868%)  route 0.853ns (79.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.646    -0.528    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.853     0.454    set_process[1]
    SLICE_X23Y100        LUT3 (Prop_lut3_I1_O)        0.097     0.551 r  x[1]_i_1/O
                         net (fo=1, routed)           0.000     0.551    x[1]_i_1_n_0
    SLICE_X23Y100        FDRE                                         r  x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.920    -0.761    u_clk_50mhz
    SLICE_X23Y100        FDRE                                         r  x_reg[1]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X23Y100        FDRE (Hold_fdre_C_D)         0.107     0.285    x_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.285    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.227ns (21.355%)  route 0.836ns (78.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.646    -0.528    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.400 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.836     0.436    set_process[1]
    SLICE_X21Y100        LUT2 (Prop_lut2_I0_O)        0.099     0.535 r  frequency[23]_i_1/O
                         net (fo=1, routed)           0.000     0.535    frequency[23]_i_1_n_0
    SLICE_X21Y100        FDRE                                         r  frequency_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.920    -0.761    u_clk_50mhz
    SLICE_X21Y100        FDRE                                         r  frequency_reg[23]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X21Y100        FDRE (Hold_fdre_C_D)         0.091     0.269    frequency_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.227ns (21.034%)  route 0.852ns (78.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.646    -0.528    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.400 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.852     0.453    set_process[1]
    SLICE_X23Y100        LUT2 (Prop_lut2_I0_O)        0.099     0.552 r  debug[21]_i_1/O
                         net (fo=1, routed)           0.000     0.552    debug[21]_i_1_n_0
    SLICE_X23Y100        FDRE                                         r  debug_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.920    -0.761    u_clk_50mhz
    SLICE_X23Y100        FDRE                                         r  debug_reg[21]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.384     0.178    
    SLICE_X23Y100        FDRE (Hold_fdre_C_D)         0.091     0.269    debug_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        9.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.346ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.229ns  (logic 2.132ns (20.843%)  route 8.097ns (79.157%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.226     4.984    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/In_last_value_reg[16]_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.089 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.927     6.016    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.105     6.121 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.599     6.719    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.105     6.824 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_1/O
                         net (fo=31, routed)          1.010     7.834    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Trigger
    SLICE_X11Y98         LUT4 (Prop_lut4_I2_O)        0.105     7.939 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Debug[22]_INST_0/O
                         net (fo=2, routed)           1.559     9.498    Debug[22]
    SLICE_X23Y100        LUT2 (Prop_lut2_I1_O)        0.124     9.622 r  debug[22]_i_1/O
                         net (fo=1, routed)           0.000     9.622    debug[22]_i_1_n_0
    SLICE_X23Y100        FDRE                                         r  debug_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.402    19.110    u_clk_50mhz
    SLICE_X23Y100        FDRE                                         r  debug_reg[22]/C
                         clock pessimism              0.264    19.374    
                         clock uncertainty           -0.474    18.899    
    SLICE_X23Y100        FDRE (Setup_fdre_C_D)        0.069    18.968    debug_reg[22]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  9.346    

Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.933ns  (logic 2.306ns (23.215%)  route 7.627ns (76.785%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 19.111 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.226     4.984    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/In_last_value_reg[16]_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.089 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.927     6.016    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.105     6.121 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.599     6.719    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.105     6.824 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_1/O
                         net (fo=31, routed)          0.803     7.627    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Trigger
    SLICE_X11Y98         LUT4 (Prop_lut4_I2_O)        0.126     7.753 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Debug[24]_INST_0/O
                         net (fo=2, routed)           1.296     9.050    Debug[24]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.277     9.327 r  debug[24]_i_1/O
                         net (fo=1, routed)           0.000     9.327    debug[24]_i_1_n_0
    SLICE_X13Y100        FDRE                                         r  debug_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.403    19.111    u_clk_50mhz
    SLICE_X13Y100        FDRE                                         r  debug_reg[24]/C
                         clock pessimism              0.264    19.375    
                         clock uncertainty           -0.474    18.900    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.069    18.969    debug_reg[24]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  9.643    

Slack (MET) :             9.701ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 2.113ns (21.482%)  route 7.723ns (78.518%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 19.111 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.226     4.984    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/In_last_value_reg[16]_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.089 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.927     6.016    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.105     6.121 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.599     6.719    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.105     6.824 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_1/O
                         net (fo=31, routed)          1.075     7.899    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Trigger
    SLICE_X12Y99         LUT4 (Prop_lut4_I2_O)        0.105     8.004 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Debug[23]_INST_0/O
                         net (fo=2, routed)           1.120     9.125    Debug[23]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.105     9.230 r  debug[23]_i_1/O
                         net (fo=1, routed)           0.000     9.230    debug[23]_i_1_n_0
    SLICE_X13Y100        FDRE                                         r  debug_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.403    19.111    u_clk_50mhz
    SLICE_X13Y100        FDRE                                         r  debug_reg[23]/C
                         clock pessimism              0.264    19.375    
                         clock uncertainty           -0.474    18.900    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.030    18.930    debug_reg[23]
  -------------------------------------------------------------------
                         required time                         18.930    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  9.701    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.709ns  (logic 2.113ns (21.763%)  route 7.596ns (78.237%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 18.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.226     4.984    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/In_last_value_reg[16]_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.089 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.927     6.016    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.105     6.121 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.599     6.719    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.105     6.824 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_1/O
                         net (fo=31, routed)          0.716     7.541    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Trigger
    SLICE_X10Y97         LUT4 (Prop_lut4_I2_O)        0.105     7.646 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Debug[12]_INST_0/O
                         net (fo=2, routed)           1.352     8.998    Debug[12]
    SLICE_X14Y95         LUT3 (Prop_lut3_I0_O)        0.105     9.103 r  debug[12]_i_1/O
                         net (fo=1, routed)           0.000     9.103    debug[12]_i_1_n_0
    SLICE_X14Y95         FDRE                                         r  debug_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.248    18.956    u_clk_50mhz
    SLICE_X14Y95         FDRE                                         r  debug_reg[12]/C
                         clock pessimism              0.264    19.220    
                         clock uncertainty           -0.474    18.746    
    SLICE_X14Y95         FDRE (Setup_fdre_C_D)        0.076    18.822    debug_reg[12]
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.817ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.133ns (21.857%)  route 7.626ns (78.143%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 19.111 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.226     4.984    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/In_last_value_reg[16]_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.089 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.927     6.016    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.105     6.121 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.599     6.719    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.105     6.824 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_1/O
                         net (fo=31, routed)          0.895     7.720    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Trigger
    SLICE_X12Y99         LUT4 (Prop_lut4_I2_O)        0.105     7.825 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Debug[26]_INST_0/O
                         net (fo=2, routed)           1.203     9.027    Debug[26]
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.125     9.152 r  debug[26]_i_1/O
                         net (fo=1, routed)           0.000     9.152    debug[26]_i_1_n_0
    SLICE_X13Y100        FDRE                                         r  debug_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.403    19.111    u_clk_50mhz
    SLICE_X13Y100        FDRE                                         r  debug_reg[26]/C
                         clock pessimism              0.264    19.375    
                         clock uncertainty           -0.474    18.900    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.069    18.969    debug_reg[26]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  9.817    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.708ns  (logic 2.113ns (21.766%)  route 7.595ns (78.234%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 19.111 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.226     4.984    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/In_last_value_reg[16]_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.089 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.927     6.016    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.105     6.121 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.599     6.719    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.105     6.824 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_1/O
                         net (fo=31, routed)          0.921     7.746    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Trigger
    SLICE_X12Y99         LUT4 (Prop_lut4_I2_O)        0.105     7.851 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Debug[1]_INST_0/O
                         net (fo=2, routed)           1.146     8.996    Debug[1]
    SLICE_X17Y100        LUT3 (Prop_lut3_I0_O)        0.105     9.101 r  debug[1]_i_1/O
                         net (fo=1, routed)           0.000     9.101    debug[1]_i_1_n_0
    SLICE_X17Y100        FDRE                                         r  debug_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.403    19.111    u_clk_50mhz
    SLICE_X17Y100        FDRE                                         r  debug_reg[1]/C
                         clock pessimism              0.264    19.375    
                         clock uncertainty           -0.474    18.900    
    SLICE_X17Y100        FDRE (Setup_fdre_C_D)        0.032    18.932    debug_reg[1]
  -------------------------------------------------------------------
                         required time                         18.932    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.854ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.685ns  (logic 2.113ns (21.818%)  route 7.572ns (78.182%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 19.111 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.226     4.984    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/In_last_value_reg[16]_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.089 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.927     6.016    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.105     6.121 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.599     6.719    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.105     6.824 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_1/O
                         net (fo=31, routed)          0.809     7.633    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Trigger
    SLICE_X13Y98         LUT4 (Prop_lut4_I2_O)        0.105     7.738 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Debug[4]_INST_0/O
                         net (fo=2, routed)           1.235     8.973    Debug[4]
    SLICE_X13Y100        LUT3 (Prop_lut3_I0_O)        0.105     9.078 r  debug[4]_i_1/O
                         net (fo=1, routed)           0.000     9.078    debug[4]_i_1_n_0
    SLICE_X13Y100        FDRE                                         r  debug_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.403    19.111    u_clk_50mhz
    SLICE_X13Y100        FDRE                                         r  debug_reg[4]/C
                         clock pessimism              0.264    19.375    
                         clock uncertainty           -0.474    18.900    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.032    18.932    debug_reg[4]
  -------------------------------------------------------------------
                         required time                         18.932    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  9.854    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.560ns  (logic 2.123ns (22.207%)  route 7.437ns (77.793%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 18.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.226     4.984    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/In_last_value_reg[16]_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.089 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.927     6.016    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.105     6.121 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.599     6.719    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.105     6.824 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_1/O
                         net (fo=31, routed)          0.823     7.647    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Trigger
    SLICE_X13Y97         LUT4 (Prop_lut4_I2_O)        0.105     7.752 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Debug[16]_INST_0/O
                         net (fo=2, routed)           1.086     8.838    Debug[16]
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.115     8.953 r  debug[16]_i_1/O
                         net (fo=1, routed)           0.000     8.953    debug[16]_i_1_n_0
    SLICE_X13Y99         FDRE                                         r  debug_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.248    18.956    u_clk_50mhz
    SLICE_X13Y99         FDRE                                         r  debug_reg[16]/C
                         clock pessimism              0.264    19.220    
                         clock uncertainty           -0.474    18.746    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.069    18.815    debug_reg[16]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.862ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 2.113ns (22.191%)  route 7.409ns (77.809%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 18.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.226     4.984    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/In_last_value_reg[16]_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.089 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.927     6.016    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.105     6.121 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.599     6.719    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.105     6.824 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_1/O
                         net (fo=31, routed)          0.503     7.327    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Trigger
    SLICE_X11Y97         LUT4 (Prop_lut4_I2_O)        0.105     7.432 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Debug[17]_INST_0/O
                         net (fo=2, routed)           1.378     8.810    Debug[17]
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.105     8.915 r  debug[17]_i_1/O
                         net (fo=1, routed)           0.000     8.915    debug[17]_i_1_n_0
    SLICE_X13Y99         FDRE                                         r  debug_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.248    18.956    u_clk_50mhz
    SLICE_X13Y99         FDRE                                         r  debug_reg[17]/C
                         clock pessimism              0.264    19.220    
                         clock uncertainty           -0.474    18.746    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.032    18.778    debug_reg[17]
  -------------------------------------------------------------------
                         required time                         18.778    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  9.862    

Slack (MET) :             9.911ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 2.113ns (21.954%)  route 7.512ns (78.046%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 19.110 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.350    -0.607    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X8Y66          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.433    -0.174 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[9]/Q
                         net (fo=5, routed)           1.567     1.393    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[9]
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.105     1.498 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45/O
                         net (fo=1, routed)           0.000     1.498    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_45_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.938 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.938    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.036 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.036    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     2.168 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.796     2.964    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.275     3.239 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.413     3.652    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.105     3.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.226     4.984    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/In_last_value_reg[16]_1
    SLICE_X28Y92         LUT6 (Prop_lut6_I4_O)        0.105     5.089 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.927     6.016    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_8_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.105     6.121 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.599     6.719    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_3_n_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.105     6.824 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold4/u_Sample_and_Hold/Debug[26]_INST_0_i_1/O
                         net (fo=31, routed)          0.809     7.633    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Trigger
    SLICE_X11Y98         LUT4 (Prop_lut4_I2_O)        0.105     7.738 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Debug[21]_INST_0/O
                         net (fo=2, routed)           1.175     8.913    Debug[21]
    SLICE_X23Y100        LUT2 (Prop_lut2_I1_O)        0.105     9.018 r  debug[21]_i_1/O
                         net (fo=1, routed)           0.000     9.018    debug[21]_i_1_n_0
    SLICE_X23Y100        FDRE                                         r  debug_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.402    19.110    u_clk_50mhz
    SLICE_X23Y100        FDRE                                         r  debug_reg[21]/C
                         clock pessimism              0.264    19.374    
                         clock uncertainty           -0.474    18.899    
    SLICE_X23Y100        FDRE (Setup_fdre_C_D)        0.030    18.929    debug_reg[21]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  9.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.252ns (27.637%)  route 0.660ns (72.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.599    -0.575    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y16         FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[7])
                                                      0.204    -0.371 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[7]
                         net (fo=2, routed)           0.660     0.289    fifo_samples_ch4[7]
    SLICE_X12Y70         LUT3 (Prop_lut3_I2_O)        0.048     0.337 r  y[7]_i_1/O
                         net (fo=1, routed)           0.000     0.337    y[7]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.822    -0.858    u_clk_50mhz
    SLICE_X12Y70         FDRE                                         r  y_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.474     0.171    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.131     0.302    y_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.247ns (25.168%)  route 0.734ns (74.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.599    -0.575    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y16         FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[15])
                                                      0.204    -0.371 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[15]
                         net (fo=2, routed)           0.734     0.363    fifo_samples_ch4[15]
    SLICE_X12Y70         LUT3 (Prop_lut3_I2_O)        0.043     0.406 r  y[15]_i_1/O
                         net (fo=1, routed)           0.000     0.406    y[15]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.822    -0.858    u_clk_50mhz
    SLICE_X12Y70         FDRE                                         r  y_reg[15]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.474     0.171    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.131     0.302    y_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.526ns (56.587%)  route 0.404ns (43.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.644    -0.529    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X0Y36          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.478    -0.051 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[13]
                         net (fo=2, routed)           0.404     0.352    Frequency[13]
    SLICE_X28Y93         LUT3 (Prop_lut3_I0_O)        0.048     0.400 r  frequency[13]_i_1/O
                         net (fo=1, routed)           0.000     0.400    frequency[13]_i_1_n_0
    SLICE_X28Y93         FDRE                                         r  frequency_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.831    -0.850    u_clk_50mhz
    SLICE_X28Y93         FDRE                                         r  frequency_reg[13]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.107     0.286    frequency_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.523ns (56.700%)  route 0.399ns (43.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.644    -0.529    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X0Y36          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.478    -0.051 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[25]
                         net (fo=2, routed)           0.399     0.348    Frequency[25]
    SLICE_X15Y91         LUT2 (Prop_lut2_I1_O)        0.045     0.393 r  frequency[25]_i_1/O
                         net (fo=1, routed)           0.000     0.393    frequency[25]_i_1_n_0
    SLICE_X15Y91         FDRE                                         r  frequency_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.832    -0.848    u_clk_50mhz
    SLICE_X15Y91         FDRE                                         r  frequency_reg[25]/C
                         clock pessimism              0.555    -0.293    
                         clock uncertainty            0.474     0.181    
    SLICE_X15Y91         FDRE (Hold_fdre_C_D)         0.092     0.273    frequency_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.523ns (56.537%)  route 0.402ns (43.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.644    -0.529    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X0Y36          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.478    -0.051 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[24]
                         net (fo=2, routed)           0.402     0.351    Frequency[24]
    SLICE_X15Y91         LUT2 (Prop_lut2_I1_O)        0.045     0.396 r  frequency[24]_i_1/O
                         net (fo=1, routed)           0.000     0.396    frequency[24]_i_1_n_0
    SLICE_X15Y91         FDRE                                         r  frequency_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.832    -0.848    u_clk_50mhz
    SLICE_X15Y91         FDRE                                         r  frequency_reg[24]/C
                         clock pessimism              0.555    -0.293    
                         clock uncertainty            0.474     0.181    
    SLICE_X15Y91         FDRE (Hold_fdre_C_D)         0.091     0.272    frequency_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.523ns (56.455%)  route 0.403ns (43.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.644    -0.529    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X0Y36          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.478    -0.051 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[6]
                         net (fo=2, routed)           0.403     0.352    Frequency[6]
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.397 r  frequency[6]_i_1/O
                         net (fo=1, routed)           0.000     0.397    frequency[6]_i_1_n_0
    SLICE_X15Y91         FDRE                                         r  frequency_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.832    -0.848    u_clk_50mhz
    SLICE_X15Y91         FDRE                                         r  frequency_reg[6]/C
                         clock pessimism              0.555    -0.293    
                         clock uncertainty            0.474     0.181    
    SLICE_X15Y91         FDRE (Hold_fdre_C_D)         0.092     0.273    frequency_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.523ns (56.290%)  route 0.406ns (43.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.644    -0.529    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X0Y36          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.478    -0.051 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[4]
                         net (fo=2, routed)           0.406     0.355    Frequency[4]
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.400 r  frequency[4]_i_1/O
                         net (fo=1, routed)           0.000     0.400    frequency[4]_i_1_n_0
    SLICE_X15Y91         FDRE                                         r  frequency_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.832    -0.848    u_clk_50mhz
    SLICE_X15Y91         FDRE                                         r  frequency_reg[4]/C
                         clock pessimism              0.555    -0.293    
                         clock uncertainty            0.474     0.181    
    SLICE_X15Y91         FDRE (Hold_fdre_C_D)         0.092     0.273    frequency_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.523ns (56.292%)  route 0.406ns (43.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.644    -0.529    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X0Y36          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.478    -0.051 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[20]
                         net (fo=2, routed)           0.406     0.355    Frequency[20]
    SLICE_X15Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.400 r  frequency[20]_i_1/O
                         net (fo=1, routed)           0.000     0.400    frequency[20]_i_1_n_0
    SLICE_X15Y90         FDRE                                         r  frequency_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.832    -0.848    u_clk_50mhz
    SLICE_X15Y90         FDRE                                         r  frequency_reg[20]/C
                         clock pessimism              0.555    -0.293    
                         clock uncertainty            0.474     0.181    
    SLICE_X15Y90         FDRE (Hold_fdre_C_D)         0.091     0.272    frequency_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.527ns (55.645%)  route 0.420ns (44.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.644    -0.529    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X0Y36          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.478    -0.051 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[7]
                         net (fo=2, routed)           0.420     0.369    Frequency[7]
    SLICE_X15Y91         LUT3 (Prop_lut3_I0_O)        0.049     0.418 r  frequency[7]_i_1/O
                         net (fo=1, routed)           0.000     0.418    frequency[7]_i_1_n_0
    SLICE_X15Y91         FDRE                                         r  frequency_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.832    -0.848    u_clk_50mhz
    SLICE_X15Y91         FDRE                                         r  frequency_reg[7]/C
                         clock pessimism              0.555    -0.293    
                         clock uncertainty            0.474     0.181    
    SLICE_X15Y91         FDRE (Hold_fdre_C_D)         0.107     0.288    frequency_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.523ns (51.251%)  route 0.497ns (48.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.644    -0.529    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X0Y36          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.478    -0.051 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[19]
                         net (fo=2, routed)           0.497     0.446    Frequency[19]
    SLICE_X17Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.491 r  frequency[19]_i_1/O
                         net (fo=1, routed)           0.000     0.491    frequency[19]_i_1_n_0
    SLICE_X17Y100        FDRE                                         r  frequency_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.920    -0.761    u_clk_50mhz
    SLICE_X17Y100        FDRE                                         r  frequency_reg[19]/C
                         clock pessimism              0.555    -0.206    
                         clock uncertainty            0.474     0.269    
    SLICE_X17Y100        FDRE (Hold_fdre_C_D)         0.092     0.361    frequency_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.637ns  (logic 1.795ns (23.503%)  route 5.842ns (76.497%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 98.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 89.399 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.356    89.399    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X8Y89          FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.433    89.832 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=2, routed)           0.612    90.444    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[2]
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.105    90.549 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7/O
                         net (fo=1, routed)           0.000    90.549    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    90.993 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    90.993    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.093 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           1.274    92.367    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.105    92.472 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          2.183    94.655    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X13Y14         LUT2 (Prop_lut2_I0_O)        0.110    94.765 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4__0/O
                         net (fo=1, routed)           0.237    95.002    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__0_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I0_O)        0.268    95.270 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__0/O
                         net (fo=1, routed)           0.438    95.708    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__0_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.105    95.813 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__0/O
                         net (fo=3, routed)           0.611    96.424    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.125    96.549 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1__0/O
                         net (fo=1, routed)           0.487    97.036    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1__0_n_0
    SLICE_X12Y12         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.259    98.966    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X12Y12         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/C
                         clock pessimism              0.264    99.230    
                         clock uncertainty           -0.474    98.756    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)       -0.171    98.585    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.585    
                         arrival time                         -97.036    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.375ns  (logic 1.795ns (24.340%)  route 5.580ns (75.660%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 89.399 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.356    89.399    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X8Y89          FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.433    89.832 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=2, routed)           0.612    90.444    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[2]
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.105    90.549 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7/O
                         net (fo=1, routed)           0.000    90.549    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    90.993 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    90.993    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.093 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           1.274    92.367    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.105    92.472 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          2.580    95.052    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X36Y1          LUT2 (Prop_lut2_I0_O)        0.123    95.175 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4/O
                         net (fo=1, routed)           0.260    95.435    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.274    95.709 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3/O
                         net (fo=1, routed)           0.220    95.928    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.105    96.033 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.345    96.379    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X34Y1          LUT5 (Prop_lut5_I3_O)        0.106    96.485 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1/O
                         net (fo=1, routed)           0.289    96.774    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.255    98.962    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X34Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X34Y1          FDRE (Setup_fdre_C_D)       -0.190    98.562    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.562    
                         arrival time                         -96.774    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.527ns  (logic 1.775ns (23.582%)  route 5.752ns (76.418%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 98.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 89.399 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.356    89.399    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X8Y89          FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.433    89.832 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=2, routed)           0.612    90.444    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[2]
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.105    90.549 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7/O
                         net (fo=1, routed)           0.000    90.549    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    90.993 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    90.993    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.093 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           1.274    92.367    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.105    92.472 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          2.183    94.655    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X13Y14         LUT2 (Prop_lut2_I0_O)        0.110    94.765 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4__0/O
                         net (fo=1, routed)           0.237    95.002    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__0_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I0_O)        0.268    95.270 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__0/O
                         net (fo=1, routed)           0.438    95.708    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__0_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.105    95.813 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__0/O
                         net (fo=3, routed)           0.611    96.424    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X12Y12         LUT4 (Prop_lut4_I2_O)        0.105    96.529 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1__0/O
                         net (fo=1, routed)           0.397    96.926    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1__0_n_0
    SLICE_X12Y12         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.259    98.966    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X12Y12         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/C
                         clock pessimism              0.264    99.230    
                         clock uncertainty           -0.474    98.756    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)       -0.017    98.739    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]
  -------------------------------------------------------------------
                         required time                         98.739    
                         arrival time                         -96.926    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.155ns  (logic 1.775ns (24.809%)  route 5.380ns (75.191%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 98.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 89.399 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.356    89.399    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X8Y89          FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.433    89.832 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=2, routed)           0.612    90.444    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[2]
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.105    90.549 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7/O
                         net (fo=1, routed)           0.000    90.549    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    90.993 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    90.993    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.093 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           1.274    92.367    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.105    92.472 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          2.183    94.655    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X13Y14         LUT2 (Prop_lut2_I0_O)        0.110    94.765 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4__0/O
                         net (fo=1, routed)           0.237    95.002    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__0_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I0_O)        0.268    95.270 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__0/O
                         net (fo=1, routed)           0.438    95.708    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__0_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.105    95.813 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__0/O
                         net (fo=3, routed)           0.380    96.193    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X12Y12         LUT3 (Prop_lut3_I1_O)        0.105    96.298 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1__0/O
                         net (fo=1, routed)           0.255    96.554    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1__0_n_0
    SLICE_X12Y12         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.259    98.966    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X12Y12         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/C
                         clock pessimism              0.264    99.230    
                         clock uncertainty           -0.474    98.756    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)       -0.015    98.741    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.741    
                         arrival time                         -96.554    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.916ns  (logic 1.778ns (25.710%)  route 5.138ns (74.290%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 98.946 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 89.399 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.356    89.399    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X8Y89          FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.433    89.832 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=2, routed)           0.612    90.444    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[2]
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.105    90.549 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7/O
                         net (fo=1, routed)           0.000    90.549    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    90.993 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    90.993    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.093 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           1.274    92.367    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.105    92.472 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          1.483    93.955    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.110    94.065 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4__1/O
                         net (fo=1, routed)           0.237    94.302    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__1_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.268    94.570 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__1/O
                         net (fo=1, routed)           0.451    95.021    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__1_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I1_O)        0.105    95.126 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__1/O
                         net (fo=3, routed)           0.649    95.775    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X55Y71         LUT5 (Prop_lut5_I3_O)        0.108    95.883 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1__1/O
                         net (fo=1, routed)           0.432    96.315    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1__1_n_0
    SLICE_X55Y71         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.238    98.946    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X55Y71         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/C
                         clock pessimism              0.264    99.210    
                         clock uncertainty           -0.474    98.735    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)       -0.186    98.549    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.549    
                         arrival time                         -96.315    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.936ns  (logic 1.775ns (25.592%)  route 5.161ns (74.408%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 98.946 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 89.399 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.356    89.399    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X8Y89          FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.433    89.832 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=2, routed)           0.612    90.444    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[2]
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.105    90.549 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7/O
                         net (fo=1, routed)           0.000    90.549    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    90.993 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    90.993    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.093 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           1.274    92.367    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.105    92.472 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          1.483    93.955    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.110    94.065 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4__1/O
                         net (fo=1, routed)           0.237    94.302    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__1_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.268    94.570 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__1/O
                         net (fo=1, routed)           0.451    95.021    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__1_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I1_O)        0.105    95.126 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__1/O
                         net (fo=3, routed)           0.645    95.771    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X55Y71         LUT3 (Prop_lut3_I1_O)        0.105    95.876 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1__1/O
                         net (fo=1, routed)           0.459    96.335    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1__1_n_0
    SLICE_X55Y71         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.238    98.946    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X55Y71         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/C
                         clock pessimism              0.264    99.210    
                         clock uncertainty           -0.474    98.735    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)       -0.072    98.663    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.663    
                         arrival time                         -96.335    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.085ns  (logic 1.794ns (25.322%)  route 5.291ns (74.678%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 89.399 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.356    89.399    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X8Y89          FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.433    89.832 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=2, routed)           0.612    90.444    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[2]
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.105    90.549 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7/O
                         net (fo=1, routed)           0.000    90.549    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    90.993 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    90.993    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.093 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           1.274    92.367    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.105    92.472 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          2.580    95.052    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X36Y1          LUT2 (Prop_lut2_I0_O)        0.123    95.175 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4/O
                         net (fo=1, routed)           0.260    95.435    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.274    95.709 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3/O
                         net (fo=1, routed)           0.220    95.928    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.105    96.033 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.345    96.379    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X34Y1          LUT4 (Prop_lut4_I2_O)        0.105    96.484 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1/O
                         net (fo=1, routed)           0.000    96.484    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.255    98.962    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X34Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X34Y1          FDRE (Setup_fdre_C_D)        0.076    98.828    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]
  -------------------------------------------------------------------
                         required time                         98.828    
                         arrival time                         -96.484    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.078ns  (logic 1.794ns (25.347%)  route 5.284ns (74.653%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 89.399 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.356    89.399    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X8Y89          FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.433    89.832 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=2, routed)           0.612    90.444    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[2]
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.105    90.549 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7/O
                         net (fo=1, routed)           0.000    90.549    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    90.993 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    90.993    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.093 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           1.274    92.367    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.105    92.472 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          2.580    95.052    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X36Y1          LUT2 (Prop_lut2_I0_O)        0.123    95.175 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4/O
                         net (fo=1, routed)           0.260    95.435    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.274    95.709 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3/O
                         net (fo=1, routed)           0.220    95.928    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.105    96.033 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.338    96.372    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.105    96.477 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1/O
                         net (fo=1, routed)           0.000    96.477    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.255    98.962    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X34Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X34Y1          FDRE (Setup_fdre_C_D)        0.088    98.840    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.840    
                         arrival time                         -96.477    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.767ns  (logic 1.775ns (26.232%)  route 4.992ns (73.768%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 98.946 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 89.399 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.356    89.399    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X8Y89          FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.433    89.832 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=2, routed)           0.612    90.444    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[2]
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.105    90.549 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7/O
                         net (fo=1, routed)           0.000    90.549    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    90.993 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    90.993    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.093 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           1.274    92.367    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.105    92.472 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          1.483    93.955    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.110    94.065 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4__1/O
                         net (fo=1, routed)           0.237    94.302    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__1_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.268    94.570 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__1/O
                         net (fo=1, routed)           0.451    95.021    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__1_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I1_O)        0.105    95.126 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__1/O
                         net (fo=3, routed)           0.649    95.775    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.105    95.880 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1__1/O
                         net (fo=1, routed)           0.286    96.166    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1__1_n_0
    SLICE_X55Y71         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.238    98.946    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X55Y71         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/C
                         clock pessimism              0.264    99.210    
                         clock uncertainty           -0.474    98.735    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)       -0.027    98.708    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]
  -------------------------------------------------------------------
                         required time                         98.708    
                         arrival time                         -96.166    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.540ns  (logic 1.397ns (21.359%)  route 5.143ns (78.641%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 89.399 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.356    89.399    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X8Y89          FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.433    89.832 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=2, routed)           0.612    90.444    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[2]
    SLICE_X12Y89         LUT4 (Prop_lut4_I2_O)        0.105    90.549 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7/O
                         net (fo=1, routed)           0.000    90.549    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_7_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    90.993 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    90.993    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    91.093 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           1.274    92.367    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.105    92.472 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          2.416    94.888    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X35Y3          LUT6 (Prop_lut6_I2_O)        0.105    94.993 f  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt[7]_i_3/O
                         net (fo=1, routed)           0.346    95.339    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt[7]_i_3_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.105    95.444 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt[7]_i_1/O
                         net (fo=8, routed)           0.496    95.940    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt
    SLICE_X35Y0          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.255    98.962    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X35Y0          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt_reg[4]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X35Y0          FDRE (Setup_fdre_C_CE)      -0.168    98.584    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         98.584    
                         arrival time                         -95.939    
  -------------------------------------------------------------------
                         slack                                  2.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.421ns (42.011%)  route 0.581ns (57.989%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.563    -0.611    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/Clk
    SLICE_X10Y90         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.447 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[7]/Q
                         net (fo=2, routed)           0.581     0.134    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/SNR_Threshold[7]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.043     0.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry_i_1/O
                         net (fo=1, routed)           0.000     0.177    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.269 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry/CO[3]
                         net (fo=1, routed)           0.000     0.269    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.308    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry__0_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.347    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry__1_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     0.391 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000     0.391    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Relational_Operator_relop1
    SLICE_X11Y93         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.833    -0.847    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X11Y93         FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out1_reg/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.474     0.182    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.100     0.282    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_BUFFERS/write_enable_uart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.186ns (15.253%)  route 1.033ns (84.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.561    -0.613    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X28Y96         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.033     0.562    FIFO_BUFFERS/read_process[0]
    SLICE_X14Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.607 r  FIFO_BUFFERS/write_enable_uart_i_1/O
                         net (fo=1, routed)           0.000     0.607    FIFO_BUFFERS/write_enable_uart_i_1_n_0
    SLICE_X14Y53         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.833    -0.847    FIFO_BUFFERS/clk_read
    SLICE_X14Y53         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.474     0.182    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.121     0.303    FIFO_BUFFERS/write_enable_uart_reg
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ready_array_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.227ns (19.984%)  route 0.909ns (80.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.646    -0.528    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X22Y101        FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.400 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.909     0.509    set_process[1]
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.099     0.608 r  data_ready_array[0]_i_1/O
                         net (fo=1, routed)           0.000     0.608    data_ready_array[0]_i_1_n_0
    SLICE_X28Y91         FDRE                                         r  data_ready_array_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.830    -0.851    u_clk_10mhz
    SLICE_X28Y91         FDRE                                         r  data_ready_array_reg[0]/C
                         clock pessimism              0.555    -0.296    
                         clock uncertainty            0.474     0.178    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.091     0.269    data_ready_array_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.186ns (13.622%)  route 1.179ns (86.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.561    -0.613    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X28Y96         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.179     0.708    FIFO_BUFFERS/read_process[0]
    SLICE_X14Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.753 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000     0.753    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X14Y52         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.834    -0.846    FIFO_BUFFERS/clk_read
    SLICE_X14Y52         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.555    -0.291    
                         clock uncertainty            0.474     0.183    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.120     0.303    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.186ns (12.859%)  route 1.260ns (87.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.561    -0.613    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X28Y96         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.260     0.789    FIFO_BUFFERS/read_process[0]
    SLICE_X14Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.834 r  FIFO_BUFFERS/FSM_sequential_uart_progress[0]_i_1/O
                         net (fo=1, routed)           0.000     0.834    FIFO_BUFFERS/FSM_sequential_uart_progress[0]_i_1_n_0
    SLICE_X14Y52         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.834    -0.846    FIFO_BUFFERS/clk_read
    SLICE_X14Y52         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[0]/C
                         clock pessimism              0.555    -0.291    
                         clock uncertainty            0.474     0.183    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.121     0.304    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.350ns (26.500%)  route 0.971ns (73.500%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.563    -0.611    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X12Y90         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.447 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.314    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[7]
    SLICE_X12Y90         LUT4 (Prop_lut4_I1_O)        0.049    -0.265 r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.265    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.174 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           0.581     0.406    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.046     0.452 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_1/O
                         net (fo=1, routed)           0.258     0.710    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger
    SLICE_X12Y71         FDSE                                         r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.822    -0.859    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/clk
    SLICE_X12Y71         FDSE                                         r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.474     0.170    
    SLICE_X12Y71         FDSE (Hold_fdse_C_D)        -0.003     0.167    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_BUFFERS/ready_to_read_uart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.296ns (18.379%)  route 1.315ns (81.621%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.561    -0.613    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X28Y96         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.472 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.198     0.727    FIFO_BUFFERS/read_process[0]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.043     0.770 r  FIFO_BUFFERS/ready_to_read_uart_i_2/O
                         net (fo=1, routed)           0.116     0.886    FIFO_BUFFERS/ready_to_read_uart_i_2_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I3_O)        0.112     0.998 r  FIFO_BUFFERS/ready_to_read_uart_i_1/O
                         net (fo=1, routed)           0.000     0.998    FIFO_BUFFERS/ready_to_read_uart_i_1_n_0
    SLICE_X14Y53         FDRE                                         r  FIFO_BUFFERS/ready_to_read_uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.833    -0.847    FIFO_BUFFERS/clk_read
    SLICE_X14Y53         FDRE                                         r  FIFO_BUFFERS/ready_to_read_uart_reg/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.474     0.182    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.120     0.302    FIFO_BUFFERS/ready_to_read_uart_reg
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.394ns (22.875%)  route 1.328ns (77.125%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.563    -0.611    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X12Y90         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.447 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.314    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[7]
    SLICE_X12Y90         LUT4 (Prop_lut4_I1_O)        0.049    -0.265 r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.265    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.174 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           0.581     0.406    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.045     0.451 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          0.615     1.066    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X14Y40         LUT5 (Prop_lut5_I1_O)        0.045     1.111 r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[8]_i_1__2/O
                         net (fo=1, routed)           0.000     1.111    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[8]_i_1__2_n_0
    SLICE_X14Y40         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.835    -0.846    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X14Y40         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[8]/C
                         clock pessimism              0.555    -0.291    
                         clock uncertainty            0.474     0.183    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.121     0.304    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.394ns (22.268%)  route 1.375ns (77.732%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.563    -0.611    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X12Y90         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.447 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.314    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[7]
    SLICE_X12Y90         LUT4 (Prop_lut4_I1_O)        0.049    -0.265 r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.265    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.174 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           0.581     0.406    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.045     0.451 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          0.662     1.113    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X15Y39         LUT5 (Prop_lut5_I1_O)        0.045     1.158 r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[22]_i_1__2/O
                         net (fo=1, routed)           0.000     1.158    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[22]_i_1__2_n_0
    SLICE_X15Y39         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.834    -0.847    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X15Y39         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[22]/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.474     0.182    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.092     0.274    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.394ns (21.787%)  route 1.414ns (78.213%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.563    -0.611    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X12Y90         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.447 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[15]/Q
                         net (fo=2, routed)           0.133    -0.314    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[7]
    SLICE_X12Y90         LUT4 (Prop_lut4_I1_O)        0.049    -0.265 r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.265    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091    -0.174 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=8, routed)           0.581     0.406    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I2_O)        0.045     0.451 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=79, routed)          0.701     1.152    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X14Y40         LUT5 (Prop_lut5_I1_O)        0.045     1.197 r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[21]_i_1__2/O
                         net (fo=1, routed)           0.000     1.197    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[21]_i_1__2_n_0
    SLICE_X14Y40         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.835    -0.846    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X14Y40         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[21]/C
                         clock pessimism              0.555    -0.291    
                         clock uncertainty            0.474     0.183    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.120     0.303    PhaseHydrophones/u_FFTs/u_Subsystem/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.894    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       15.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.465ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@80.000ns)
  Data Path Delay:        3.898ns  (logic 1.078ns (27.652%)  route 2.820ns (72.348%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 79.453 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     80.000    80.000 r  
    H11                                               0.000    80.000 r  clk_in (IN)
                         net (fo=0)                   0.000    80.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    81.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    82.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    76.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    77.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.410    79.453    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y16         FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         FIFO18E1 (Prop_fifo18e1_WRCLK_FULL)
                                                      0.868    80.321 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/FULL
                         net (fo=2, routed)           1.973    82.294    FIFO_BUFFERS/u_full_3
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.105    82.399 f  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_2/O
                         net (fo=1, routed)           0.848    83.247    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I0_O)        0.105    83.352 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000    83.352    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X14Y52         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.248    98.956    FIFO_BUFFERS/clk_read
    SLICE_X14Y52         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.264    99.220    
                         clock uncertainty           -0.474    98.745    
    SLICE_X14Y52         FDRE (Setup_fdre_C_D)        0.072    98.817    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         98.817    
                         arrival time                         -83.352    
  -------------------------------------------------------------------
                         slack                                 15.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.356ns (26.458%)  route 0.990ns (73.542%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.603    -0.570    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X0Y16         FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         FIFO18E1 (Prop_fifo18e1_WRCLK_FULL)
                                                      0.266    -0.304 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/FULL
                         net (fo=2, routed)           0.637     0.333    FIFO_BUFFERS/u_full_4
    SLICE_X14Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.378 f  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_2/O
                         net (fo=1, routed)           0.353     0.730    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_2_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.775 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000     0.775    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X14Y52         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.834    -0.846    FIFO_BUFFERS/clk_read
    SLICE_X14Y52         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.555    -0.291    
                         clock uncertainty            0.474     0.183    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.120     0.303    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       98.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.048ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.348ns (38.621%)  route 0.553ns (61.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.522    -0.435    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X11Y107        FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDPE (Prop_fdpe_C_Q)         0.348    -0.087 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.553     0.466    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X10Y98         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.248    98.956    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X10Y98         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.342    99.298    
                         clock uncertainty           -0.354    98.943    
    SLICE_X10Y98         FDPE (Recov_fdpe_C_PRE)     -0.429    98.514    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.514    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                 98.048    

Slack (MET) :             98.407ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.348ns (44.345%)  route 0.437ns (55.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.975ns = ( 99.025 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.427    -0.530    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X62Y55         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDPE (Prop_fdpe_C_Q)         0.348    -0.182 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.437     0.255    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X63Y55         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.317    99.025    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y55         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.421    99.446    
                         clock uncertainty           -0.354    99.092    
    SLICE_X63Y55         FDPE (Recov_fdpe_C_PRE)     -0.429    98.663    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.663    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                 98.407    

Slack (MET) :             98.458ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.647%)  route 0.382ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.033ns = ( 98.966 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.369    -0.588    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X29Y45         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.348    -0.240 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.382     0.142    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X29Y44         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.259    98.966    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X29Y44         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.417    99.384    
                         clock uncertainty           -0.354    99.029    
    SLICE_X29Y44         FDPE (Recov_fdpe_C_PRE)     -0.429    98.600    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.600    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                 98.458    

Slack (MET) :             98.460ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.647%)  route 0.382ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.357    -0.600    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X15Y58         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDPE (Prop_fdpe_C_Q)         0.348    -0.252 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.382     0.131    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X15Y57         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       1.248    98.956    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X15Y57         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.418    99.374    
                         clock uncertainty           -0.354    99.020    
    SLICE_X15Y57         FDPE (Recov_fdpe_C_PRE)     -0.429    98.591    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.591    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                 98.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.154%)  route 0.258ns (66.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.645    -0.529    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X11Y107        FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.258    -0.142    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X10Y98         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.834    -0.846    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X10Y98         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.502    -0.344    
    SLICE_X10Y98         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.469    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.563    -0.611    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X15Y58         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDPE (Prop_fdpe_C_Q)         0.128    -0.483 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.174    -0.309    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X15Y57         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.832    -0.848    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X15Y57         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.254    -0.595    
    SLICE_X15Y57         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.744    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.563    -0.611    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X29Y45         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDPE (Prop_fdpe_C_Q)         0.128    -0.483 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.174    -0.309    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X29Y44         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.833    -0.848    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X29Y44         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.253    -0.595    
    SLICE_X29Y44         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.744    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.863%)  route 0.178ns (58.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.593    -0.581    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X62Y55         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.453 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.275    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X63Y55         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14407, routed)       0.863    -0.817    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X63Y55         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.250    -0.568    
    SLICE_X63Y55         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.717    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.442    





