`timescale 1ns / 1ps

module rising_edge_ff_tb;

    reg clk;
    reg data;
    wire q;

    // ÄÆ¡n vá»‹ cáº§n kiá»ƒm tra
    rising_edge_ff dut (
        .clk(clk),
        .data(data),
        .q(q)
    );

    // Clock 10ns
    always #5 clk = ~clk;

    // Task kiá»ƒm tra giÃ¡ trá»‹ q
    task check;
        input [0:0] expected;
        begin
            if (q !== expected)
                $display("âŒ [FAIL] Time %0t: data = %b, expected q = %b, got q = %b", $time, data, expected, q);
            else
                $display("âœ… [PASS] Time %0t: data = %b, q = %b", $time, data, q);
        end
    endtask

    initial begin
        $display("ğŸ” Báº¯t Ä‘áº§u mÃ´ phá»ng falling_edge_ff_tb...");
        clk = 1;
        data = 0;
        #3;

        // Testcase 1
        data = 1; #10;  // Cáº¡nh lÃªn xáº£y ra á»Ÿ Ä‘Ã¢y
        check(1);

        // Testcase 2
        data = 0; #10;
        check(0);

        // Testcase 3 - cá»‘ tÃ¬nh tháº¥t báº¡i
        data = 1; #10;
        check(0);  // âŒ cá»‘ tÃ¬nh sai: q = 1 nhÆ°ng mong Ä‘á»£i 0

        $display("âœ… MÃ´ phá»ng káº¿t thÃºc.");
        $finish;
    end

endmodule
