/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  reg [4:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [18:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [12:0] celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(in_data[15] & celloutsig_0_5z);
  assign celloutsig_0_11z = ~(celloutsig_0_0z & celloutsig_0_2z);
  assign celloutsig_0_18z = ~(celloutsig_0_8z & celloutsig_0_9z);
  assign celloutsig_1_8z = !(celloutsig_1_5z[6] ? celloutsig_1_5z[3] : celloutsig_1_4z[3]);
  assign celloutsig_0_9z = ~(celloutsig_0_8z | celloutsig_0_6z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | celloutsig_0_2z);
  assign celloutsig_0_5z = ~celloutsig_0_1z;
  assign celloutsig_0_17z = ~celloutsig_0_3z;
  assign celloutsig_0_7z = celloutsig_0_5z | celloutsig_0_0z;
  assign celloutsig_0_0z = in_data[63:60] && in_data[61:58];
  assign celloutsig_1_11z = celloutsig_1_3z[17:10] && in_data[127:120];
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_5z } && { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_1z = celloutsig_1_0z && in_data[167:165];
  assign celloutsig_0_4z = ! { in_data[77:28], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_12z = ! { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_32z = ! { celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_12z = celloutsig_1_1z & ~(celloutsig_1_11z);
  assign celloutsig_0_10z = celloutsig_0_5z & ~(celloutsig_0_7z);
  assign celloutsig_1_18z = celloutsig_1_5z[7:3] % { 1'h1, celloutsig_1_17z[0], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_1_0z = in_data[110:108] % { 1'h1, in_data[153:152] };
  assign celloutsig_1_4z = in_data[160:157] * { celloutsig_1_3z[3:2], celloutsig_1_3z[2], celloutsig_1_3z[2] };
  assign celloutsig_1_17z = { celloutsig_1_2z[9:8], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_14z } * { celloutsig_1_2z[4:2], celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_13z };
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z } * { in_data[31:22], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_19z = celloutsig_1_2z[5] ? { celloutsig_1_3z[18:14], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_11z } : { celloutsig_1_3z[8:6], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_1_7z = - { celloutsig_1_2z[6:5], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z } !== { celloutsig_0_13z[12:10], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[74:70] !== { in_data[51:48], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_20z[11:4], celloutsig_0_9z, celloutsig_0_1z } !== celloutsig_0_13z[16:7];
  assign celloutsig_1_9z = & { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_14z = & { celloutsig_1_8z, in_data[158:154] };
  assign celloutsig_1_6z = | { celloutsig_1_5z, in_data[159:151] };
  assign celloutsig_0_6z = | { celloutsig_0_5z, in_data[6:4] };
  assign celloutsig_1_10z = ^ celloutsig_1_2z[11:6];
  assign celloutsig_0_2z = ^ { in_data[90:85], celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_3z[16:7], celloutsig_1_11z } >>> { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_7z[7:6], celloutsig_1_8z } >>> { celloutsig_1_2z[4], celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_20z = { celloutsig_0_13z[12:2], celloutsig_0_1z } >>> { in_data[74:73], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_4z } - { celloutsig_1_3z[18:14], celloutsig_1_0z };
  assign celloutsig_1_16z = ~((celloutsig_1_0z[1] & celloutsig_1_13z[3]) | celloutsig_1_2z[12]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 13'h0000;
    else if (clkin_data[0]) celloutsig_1_2z = in_data[146:134];
  always_latch
    if (!clkin_data[32]) celloutsig_0_33z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_33z = { celloutsig_0_20z[7:5], celloutsig_0_15z, celloutsig_0_15z };
  assign { celloutsig_1_3z[2], celloutsig_1_3z[5:3], celloutsig_1_3z[20:6] } = ~ { celloutsig_1_1z, celloutsig_1_0z, in_data[142:128] };
  assign celloutsig_1_3z[1:0] = { celloutsig_1_3z[2], celloutsig_1_3z[2] };
  assign { out_data[132:128], out_data[103:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
