// Seed: 4026972823
module module_0 (
    input supply0 id_0,
    input tri0 id_1
);
  uwire id_3;
  initial begin
    id_3 = 1;
  end
  tri0 id_4 = 1;
endmodule
module module_1 (
    output tri id_0
    , id_3,
    input supply0 id_1
);
  wire id_4 = 1;
  wire id_5;
  module_0(
      id_1, id_1
  );
  always @(posedge 1, "");
  id_6(
      .id_0(id_3),
      .id_1(id_3),
      .id_2(~1),
      .id_3(1'b0),
      .id_4(1),
      .id_5(id_0),
      .id_6(1),
      .id_7(1),
      .id_8(1'h0),
      .id_9(1'b0),
      .id_10(1'h0),
      .id_11(1)
  );
  tri0 id_7 = 1;
  assign id_7 = 1;
endmodule
