Port
fan;2
sfp_1_tx_dis;2
sfp_1_tx_n;2
sfp_1_tx_p;2
txd;2
QR1_ref_clk_156_n;1
QR1_ref_clk_156_p;1
fpga_rst_n;1
i_clk_50;1
i_clk_100_n;1
i_clk_100_p;1
rxd;1
sfp_1_loss;1
sfp_1_rx_n;1
sfp_1_rx_p;1

Inst
BKCL_auto_0;gopBKCL
Pin

Inst
BKCL_auto_1;gopBKCL
Pin

Inst
BKCL_auto_2;gopBKCL
Pin

Inst
BKCL_auto_3;gopBKCL
Pin

Inst
Debug/u_buf1/opit_0;gopIBUFDSAM
Pin
O;2
OB;2
DIFFI_IN;1
DO;1
DO_NDRV;1
I;1
IN_DYN_EN;1

Inst
Debug/u_buf1/opit_1;gopIBUFDSBS
Pin
DIFFI_OUT;2
DO;1
DO_NDRV;1
I_B;1

Inst
Debug/u_buf1/opit_2;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
GRS_INST/grs_ccs;gopCCS
Pin
DRCFG_ERR;2
DRCFG_OVER;2
FUSE[0];2
FUSE[1];2
FUSE[2];2
FUSE[3];2
FUSE[4];2
FUSE[5];2
FUSE[6];2
FUSE[7];2
FUSE[8];2
FUSE[9];2
FUSE[10];2
FUSE[11];2
FUSE[12];2
FUSE[13];2
FUSE[14];2
FUSE[15];2
FUSE[16];2
FUSE[17];2
FUSE[18];2
FUSE[19];2
FUSE[20];2
FUSE[21];2
FUSE[22];2
FUSE[23];2
FUSE[24];2
FUSE[25];2
FUSE[26];2
FUSE[27];2
FUSE[28];2
FUSE[29];2
FUSE[30];2
FUSE[31];2
GOUTEN;2
GRS_N;2
GWEN;2
ISPAL_DOUT[0];2
ISPAL_DOUT[1];2
ISPAL_DOUT[2];2
ISPAL_DOUT[3];2
ISPAL_DOUT[4];2
ISPAL_DOUT[5];2
ISPAL_DOUT[6];2
ISPAL_DOUT[7];2
ISPAL_DOUT[8];2
ISPAL_DOUT[9];2
ISPAL_DOUT[10];2
ISPAL_DOUT[11];2
ISPAL_DOUT[12];2
ISPAL_DOUT[13];2
ISPAL_DOUT[14];2
ISPAL_DOUT[15];2
ISPAL_DOUT[16];2
ISPAL_DOUT[17];2
ISPAL_DOUT[18];2
ISPAL_DOUT[19];2
ISPAL_DOUT[20];2
ISPAL_DOUT[21];2
ISPAL_DOUT[22];2
ISPAL_DOUT[23];2
ISPAL_DOUT[24];2
ISPAL_DOUT[25];2
ISPAL_DOUT[26];2
ISPAL_DOUT[27];2
ISPAL_DOUT[28];2
ISPAL_DOUT[29];2
ISPAL_DOUT[30];2
ISPAL_DOUT[31];2
OSC_EN;2
PRCFG_ERR;2
PRCFG_OVER;2
RBCRC_ERR;2
RBCRC_VALID;2
SEU_COLUMN_ADDR[0];2
SEU_COLUMN_ADDR[1];2
SEU_COLUMN_ADDR[2];2
SEU_COLUMN_ADDR[3];2
SEU_COLUMN_ADDR[4];2
SEU_COLUMN_ADDR[5];2
SEU_COLUMN_ADDR[6];2
SEU_COLUMN_ADDR[7];2
SEU_COLUMN_NADDR[0];2
SEU_COLUMN_NADDR[1];2
SEU_COLUMN_NADDR[2];2
SEU_COLUMN_NADDR[3];2
SEU_COLUMN_NADDR[4];2
SEU_COLUMN_NADDR[5];2
SEU_COLUMN_NADDR[6];2
SEU_COLUMN_NADDR[7];2
SEU_DED;2
SEU_FRAME_ADDR[0];2
SEU_FRAME_ADDR[1];2
SEU_FRAME_ADDR[2];2
SEU_FRAME_ADDR[3];2
SEU_FRAME_ADDR[4];2
SEU_FRAME_ADDR[5];2
SEU_FRAME_ADDR[6];2
SEU_FRAME_ADDR[7];2
SEU_FRAME_NADDR[0];2
SEU_FRAME_NADDR[1];2
SEU_FRAME_NADDR[2];2
SEU_FRAME_NADDR[3];2
SEU_FRAME_NADDR[4];2
SEU_FRAME_NADDR[5];2
SEU_FRAME_NADDR[6];2
SEU_FRAME_NADDR[7];2
SEU_INDEX[0];2
SEU_INDEX[1];2
SEU_INDEX[2];2
SEU_INDEX[3];2
SEU_INDEX[4];2
SEU_INDEX[5];2
SEU_INDEX[6];2
SEU_INDEX[7];2
SEU_INDEX[8];2
SEU_INDEX[9];2
SEU_INDEX[10];2
SEU_INDEX[11];2
SEU_REGION_ADDR[0];2
SEU_REGION_ADDR[1];2
SEU_REGION_ADDR[2];2
SEU_REGION_ADDR[3];2
SEU_REGION_ADDR[4];2
SEU_REGION_NADDR[0];2
SEU_REGION_NADDR[1];2
SEU_REGION_NADDR[2];2
SEU_REGION_NADDR[3];2
SEU_REGION_NADDR[4];2
SEU_SEC;2
SEU_VALID;2
UID_DOUT;2
UTDO;2
WAKEUP_OVER_N;2
GOUTEN_I;1
GRS_N_I;1
GWEN_I;1
ISPAL_CLK;1
ISPAL_CS_N;1
ISPAL_DIN[0];1
ISPAL_DIN[1];1
ISPAL_DIN[2];1
ISPAL_DIN[3];1
ISPAL_DIN[4];1
ISPAL_DIN[5];1
ISPAL_DIN[6];1
ISPAL_DIN[7];1
ISPAL_DIN[8];1
ISPAL_DIN[9];1
ISPAL_DIN[10];1
ISPAL_DIN[11];1
ISPAL_DIN[12];1
ISPAL_DIN[13];1
ISPAL_DIN[14];1
ISPAL_DIN[15];1
ISPAL_DIN[16];1
ISPAL_DIN[17];1
ISPAL_DIN[18];1
ISPAL_DIN[19];1
ISPAL_DIN[20];1
ISPAL_DIN[21];1
ISPAL_DIN[22];1
ISPAL_DIN[23];1
ISPAL_DIN[24];1
ISPAL_DIN[25];1
ISPAL_DIN[26];1
ISPAL_DIN[27];1
ISPAL_DIN[28];1
ISPAL_DIN[29];1
ISPAL_DIN[30];1
ISPAL_DIN[31];1
ISPAL_RDWR_N;1
OSC_OFF;1
UCLK;1
UID_CLK;1
UID_DIN;1
UID_LOAD;1
UID_SE;1
UMCLK;1
UMCLK_EN_N;1
UTCK;1
UTDI;1
UTMS;1

Inst
LinkMain/CLKBUFG_u/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
LinkMain/CLKBUFX_rx/clkbufc_inst;gopCLKBUFX
Pin
CLKOUT;2
CLKIN;1

Inst
LinkMain/CLKBUFX_tx/clkbufc_inst;gopCLKBUFX
Pin
CLKOUT;2
CLKIN;1

Inst
LinkMain/MAC_10G/reset_pro_top/N0_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/reset_pro_top/N2_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d2/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d0/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d2/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d0/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d2/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N69_11_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N69_18_1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N69_19/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N82/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_7/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_13/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_20/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N92_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N107_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N150_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N234_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N289_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N300_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N311_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N322_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N333_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N344_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N355_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N377_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N388_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N399_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N410_pack/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N410_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N421_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_46/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_56/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_66/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_76/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_86/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_96/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_106/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_116/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_125/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_135/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_47_145/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[7]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[11]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[13]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_48[15]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[3]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[4]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[8]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[9]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[10]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[11]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[12]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[14]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_52[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_54[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_56[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_56[11]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_56[13]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_58[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[8]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[9]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[10]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[11]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[12]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_61[14]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_62_95/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_23/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_39/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_46/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_54/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_62/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_70/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_69_78/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[0]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[1]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[2]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[3]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[4]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[5]_muxf8_perm;gopLUT8L7BDL6ABCD
Pin
L6A;2
L6B;2
L6C;2
L6D;2
L7B;2
L7D;2
L8;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
C0;1
C1;1
C2;1
C3;1
C4;1
C5;1
D0;1
D1;1
D2;1
D3;1
D4;1
D5;1
M0;1
M1;1
M2;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_70[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_73[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_74[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_77[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_80[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[8]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[10]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_81[14]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[11]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/N534_82[15]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_fault_inhibit/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_rx_reset/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/cfg_tx_reset/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/fault_inhibit_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[18]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[32]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[33]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[34]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[35]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[36]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[37]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[38]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[39]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[40]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[41]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[42]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[43]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[44]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[45]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[46]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pause_mac[47]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[10]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[15]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[18]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[19]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[21]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[26]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[27]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[28]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[29]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[30]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/prdata[31]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[4]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr[5]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[5]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[7]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[9]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[11]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[13]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[15]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[17]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[19]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[21]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[23]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[25]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[27]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[29]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata[31]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/reg_wenb_ff1/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_en_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_packet_sta_clr_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_pfc_en_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/rx_reset_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_en_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_en_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_packet_sta_clr_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_en_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/tx_reset_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_cfg_reg/xon_reg/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N13_31/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_25/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_30/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N14_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_10/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_15/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_25/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N33_30/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_15/gateop_l6l5_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_11/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_12/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_13/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_14/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_15/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N83_mux6_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N99_ac2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N233/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N247/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N249_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N269/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N270/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N275/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/N275_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[0]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[1]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[2]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s0/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault[1]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault_toreg[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault_toreg[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/link_fault_toreg[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt[1]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[1]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[5]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[7]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[9]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[11]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[13]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[15]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[17]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[19]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[21]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[23]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[25]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[27]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[29]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type[31]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[0]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[1]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[2]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[3]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[4]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[5]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[6]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[7]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[8]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[9]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[10]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[11]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[12]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[13]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[14]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[15]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[16]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[17]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[18]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[19]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[20]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[21]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[22]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[23]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[24]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[25]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[26]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[27]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[28]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[29]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[30]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[31]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[32]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[33]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[34]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[35]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[36]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[37]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[38]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[39]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[40]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[41]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[42]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[43]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[44]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[45]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[46]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[47]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[48]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[49]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[50]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[51]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[52]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[53]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[54]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[55]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[56]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[57]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[58]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[59]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[60]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[61]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[62]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d[63]/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/N33/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_alarm_insert/xgmii_txd[3]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/N142_2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[10]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[12]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[14]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/MAC_10G/xge_mac_reg_union_inst/apb_prdata_4[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/N44_inv/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_coded[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/tx_seq_en/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txc_i[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_i[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u0_tx_encode/txd_o[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[42]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[44]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[46]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[48]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[50]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[52]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register[57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/sync_header[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/sync_header[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_scr[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/tx_seq_en_d1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_input[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[64]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u1_tx_scramble/txd_o[65]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm;gopAL6L5Q
Pin
CECO;2
COUT;2
L5Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[8]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N3[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N7_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N25_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N25_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[8]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N85[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N89_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_6/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N107_8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N174_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N226_mux9_7/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N226_mux9_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N25_ac3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N40_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N68_mux4_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N85_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/N91_inv/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[4]/opit_0_inv_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_en/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d2/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_group[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_h[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_h[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/tx_data_seq[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[64]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_data[65]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u2_tx_gearbox/wr_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N35/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N38_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N68_4/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N68_5_4/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N123/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N189_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N189_7/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N253_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N267_3_inv/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N295/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N298_14_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N331_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/N336_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/loopback_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/next_state[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/o_rxq_start_0_d/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_slip/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_vld_d/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_data[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_h[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/rx_syn_vld/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/state[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/state[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u3_rx_synchronization/syn_align/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/N0/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_data[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_h[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_descr_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[9]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[19]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[41]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[43]/opit_0_inv_L6Q_LUT6DQL5Q;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_h_mux[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_mux/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_mux_copy/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_input[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[21]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[22]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[23]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[24]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[26]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[35]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[37]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[39]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[48]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[50]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[51]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[52]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[53]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[55]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[57]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[60]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[62]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[64]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/rxd_o[65]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/sync_header[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/sync_header[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_41/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_46/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_51/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_56/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1064_61/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1571/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1575/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[0]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[2]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[3]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[4]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[6]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[7]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[8]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[10]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[11]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[12]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[14]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error_cnt[15]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/latch_y[64]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_5/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_5_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_7/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_14/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_15/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_18/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N15_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N24_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N48_5_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N60_3_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N86_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N86_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N112_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N112_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N125_5_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N138_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N138_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N149_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N162_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N190_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N215_0_and[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N229_13_1_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_7:0_4[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_3_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_9/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N232_39:32_1_or[5]_11/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N244/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N547/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N547_fastcpy/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N558/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N564/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N597_10_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N597_11_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N720_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N776/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N816_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N855_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N858_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N893_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N926_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N927/LUT6_inst_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N928/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N929_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/N929_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_dec[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxc_o[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[1]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[2]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[3]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[4]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[5]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[6]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[7]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[8]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[9]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[10]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[11]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[12]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[13]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[14]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[15]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[16]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[17]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[18]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[19]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[20]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[21]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[22]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[23]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[24]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[25]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[26]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[27]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[28]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[29]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[30]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[31]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[32]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[33]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[34]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[35]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[36]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[37]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[38]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[39]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[40]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[41]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[42]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[43]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[44]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[45]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[46]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[47]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[48]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[49]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[50]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[51]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[52]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[53]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[54]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[55]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[56]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[57]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[58]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[59]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[60]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[61]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[62]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec[63]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_dec_en/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_h[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_h[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[32]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[33]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[34]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[35]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[36]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[37]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[38]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[39]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[40]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[41]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[42]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[43]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[44]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[45]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[46]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[47]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[48]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[49]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[50]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[51]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[52]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[53]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[54]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[55]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[56]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[57]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[58]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[59]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[60]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[61]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[62]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_i[63]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[16]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[17]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[18]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[19]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[20]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[21]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[22]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[23]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[24]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[25]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[26]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[27]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[28]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[29]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[30]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[31]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[32]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[33]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[34]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[35]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[36]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[37]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[38]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[39]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[40]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[41]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[42]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[43]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[44]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[45]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[46]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[47]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[49]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[57]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[60]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[62]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_o[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u5_rx_decode/rxd_vld/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_41/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_46/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_51/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_56/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_61/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_65/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N22_71/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_21/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_26/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_31/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_36/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_41/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_46/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_51/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_56/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_61/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_66/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/N42_71/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/almost_full_r1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm;gopAL6L5Q
Pin
CECO;2
COUT;2
L5Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[8]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N3[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N7_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N43_2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N43_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N43_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[1]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[8]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N85[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N89_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_5/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_6/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N107_8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_0/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N226_mux5_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_1/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[0]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv;gopDRM
Pin
ALMOST_EMPTY[0];2
ALMOST_EMPTY[1];2
ALMOST_FULL[0];2
ALMOST_FULL[1];2
ECC_DBITERR;2
ECC_PARITY[0];2
ECC_PARITY[1];2
ECC_PARITY[2];2
ECC_PARITY[3];2
ECC_PARITY[4];2
ECC_PARITY[5];2
ECC_PARITY[6];2
ECC_PARITY[7];2
ECC_RDADDR[0];2
ECC_RDADDR[1];2
ECC_RDADDR[2];2
ECC_RDADDR[3];2
ECC_RDADDR[4];2
ECC_RDADDR[5];2
ECC_RDADDR[6];2
ECC_RDADDR[7];2
ECC_RDADDR[8];2
ECC_SBITERR;2
EMPTY[0];2
EMPTY[1];2
FULL[0];2
FULL[1];2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
TEST_SO;2
X1CASQO_A;2
X1CASQO_B;2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA0[13];1
ADA0[14];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA1[13];1
ADA1[14];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB0[13];1
ADB0[14];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB1[13];1
ADB1[14];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
BEA0[0];1
BEA0[1];1
BEA1[0];1
BEA1[1];1
BEB0[0];1
BEB0[1];1
BEB1[0];1
BEB1[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
ECC_INJ_DBITERR;1
ECC_INJ_SBITERR;1
MADF[0];1
MADF[1];1
MADF[2];1
MADF[3];1
MADF[4];1
MADF[5];1
MADF[6];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
TEST_MODE_N;1
TEST_RST_N;1
TEST_SE_N;1
TEST_SI;1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
X1CASQI_A;1
X1CASQI_B;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r1/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r3/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[11]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[13]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[15]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[17]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[20]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[22]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[24]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[26]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[33]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[36]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[38]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[40]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[42]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[43]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[45]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[47]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[49]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[52]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[54]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[56]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[58]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[59]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[61]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_data[63]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/rx_datak[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u6_rx_ctc/wr_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/N19/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N28_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N28_11_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N28_11_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N54_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N92_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_40[5]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_40[15]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[0]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[4]_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[8]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[9]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[11]_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48[13]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_48_20/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[2]/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[3]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[12]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[13]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62[14]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_62_8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_63[10]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_72[8]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N162_76[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N228_1_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N228_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/N228_1_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PCS_10G/u7_reg_management/aligned_sync/sig_async_ff/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/block_lock_sync/sig_synced/opit_0_L6QQ_perm;gopLUT6QQ
Pin
CECO;2
L6;2
L6Q;2
L6QQ;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pcs_loopback/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pcs_reset/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pma_loopback/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_pma_reset/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/cfg_prbs_rx_en/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/pcs_loopback_reg/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/pcs_reset_reg/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/pma_loopback_reg/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/pma_reset_reg/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prbs_rx_en_reg/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prbs_tx_en_reg/opit_0;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[2]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[3]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[4]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[5]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[6]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[7]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[8]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[9]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[10]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[11]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[12]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[13]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[14]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/prdata[15]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[0]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[1]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[2]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[3]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[4]/opit_0_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[5]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[6]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[7]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[8]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[9]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[10]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[11]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_waddr[14]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[4]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[5]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[14]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wdata[15]/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/reg_wenb_ff1/opit_0_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PCS_10G/u7_reg_management/rx_sigdet_sync/sig_async_ff/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/N114_inv/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane;gopHSSTHP_LANE
Pin
LANE_COUT_BUS_BACKWARD[0];2
LANE_COUT_BUS_BACKWARD[1];2
LANE_COUT_BUS_FORWARD[0];2
LANE_COUT_BUS_FORWARD[1];2
LANE_COUT_BUS_FORWARD[2];2
LANE_COUT_BUS_FORWARD[3];2
LANE_COUT_BUS_FORWARD[4];2
LANE_COUT_BUS_FORWARD[5];2
LANE_COUT_BUS_FORWARD[6];2
LANE_COUT_BUS_FORWARD[7];2
LANE_COUT_BUS_FORWARD[8];2
LANE_COUT_BUS_FORWARD[9];2
LANE_COUT_BUS_FORWARD[10];2
LANE_COUT_BUS_FORWARD[11];2
LANE_COUT_BUS_FORWARD[12];2
LANE_COUT_BUS_FORWARD[13];2
LANE_COUT_BUS_FORWARD[14];2
LANE_COUT_BUS_FORWARD[15];2
LANE_COUT_BUS_FORWARD[16];2
LANE_COUT_BUS_FORWARD[17];2
LANE_COUT_BUS_FORWARD[18];2
LANE_COUT_BUS_FORWARD[19];2
LANE_COUT_BUS_FORWARD[20];2
LANE_COUT_BUS_FORWARD[21];2
LANE_COUT_BUS_FORWARD[22];2
LANE_COUT_BUS_FORWARD[23];2
LANE_COUT_BUS_FORWARD[24];2
P_CA_ALIGN_RX;2
P_CA_ALIGN_TX;2
P_CFG_INT;2
P_CFG_RDATA[0];2
P_CFG_RDATA[1];2
P_CFG_RDATA[2];2
P_CFG_RDATA[3];2
P_CFG_RDATA[4];2
P_CFG_RDATA[5];2
P_CFG_RDATA[6];2
P_CFG_RDATA[7];2
P_CFG_READY;2
P_EM_ERROR_CNT[0];2
P_EM_ERROR_CNT[1];2
P_EM_ERROR_CNT[2];2
P_FOR_PMA_TEST_SO[0];2
P_FOR_PMA_TEST_SO[1];2
P_LPLL_READY;2
P_PCS_LSM_SYNCED;2
P_PCS_RX_MCB_STATUS;2
P_RCLK2FABRIC;2
P_RDATA[0];2
P_RDATA[1];2
P_RDATA[2];2
P_RDATA[3];2
P_RDATA[4];2
P_RDATA[5];2
P_RDATA[6];2
P_RDATA[7];2
P_RDATA[8];2
P_RDATA[9];2
P_RDATA[10];2
P_RDATA[11];2
P_RDATA[12];2
P_RDATA[13];2
P_RDATA[14];2
P_RDATA[15];2
P_RDATA[16];2
P_RDATA[17];2
P_RDATA[18];2
P_RDATA[19];2
P_RDATA[20];2
P_RDATA[21];2
P_RDATA[22];2
P_RDATA[23];2
P_RDATA[24];2
P_RDATA[25];2
P_RDATA[26];2
P_RDATA[27];2
P_RDATA[28];2
P_RDATA[29];2
P_RDATA[30];2
P_RDATA[31];2
P_RDATA[32];2
P_RDATA[33];2
P_RDATA[34];2
P_RDATA[35];2
P_RDATA[36];2
P_RDATA[37];2
P_RDATA[38];2
P_RDATA[39];2
P_RDATA[40];2
P_RDATA[41];2
P_RDATA[42];2
P_RDATA[43];2
P_RDATA[44];2
P_RDATA[45];2
P_RDATA[46];2
P_RDATA[47];2
P_RDATA[48];2
P_RDATA[49];2
P_RDATA[50];2
P_RDATA[51];2
P_RDATA[52];2
P_RDATA[53];2
P_RDATA[54];2
P_RDATA[55];2
P_RDATA[56];2
P_RDATA[57];2
P_RDATA[58];2
P_RDATA[59];2
P_RDATA[60];2
P_RDATA[61];2
P_RDATA[62];2
P_RDATA[63];2
P_RDATA[64];2
P_RDATA[65];2
P_RDATA[66];2
P_RDATA[67];2
P_RDATA[68];2
P_RDATA[69];2
P_RDATA[70];2
P_RDATA[71];2
P_RDATA[72];2
P_RDATA[73];2
P_RDATA[74];2
P_RDATA[75];2
P_RDATA[76];2
P_RDATA[77];2
P_RDATA[78];2
P_RDATA[79];2
P_RDATA[80];2
P_RDATA[81];2
P_RDATA[82];2
P_RDATA[83];2
P_RDATA[84];2
P_RDATA[85];2
P_RDATA[86];2
P_RDATA[87];2
P_RXDVLD;2
P_RXDVLD_H;2
P_RXSTATUS[0];2
P_RXSTATUS[1];2
P_RXSTATUS[2];2
P_RXSTATUS[3];2
P_RXSTATUS[4];2
P_RXSTATUS[5];2
P_RX_LS_DATA;2
P_RX_PRBS_ERROR;2
P_RX_READY;2
P_RX_SATA_COMINIT;2
P_RX_SATA_COMWAKE;2
P_RX_SIGDET_STATUS;2
P_TCLK2FABRIC;2
P_TEST_SO0;2
P_TEST_SO1;2
P_TEST_SO2;2
P_TEST_SO3;2
P_TEST_SO4;2
P_TEST_STATUS[0];2
P_TEST_STATUS[1];2
P_TEST_STATUS[2];2
P_TEST_STATUS[3];2
P_TEST_STATUS[4];2
P_TEST_STATUS[5];2
P_TEST_STATUS[6];2
P_TEST_STATUS[7];2
P_TEST_STATUS[8];2
P_TEST_STATUS[9];2
P_TEST_STATUS[10];2
P_TEST_STATUS[11];2
P_TEST_STATUS[12];2
P_TEST_STATUS[13];2
P_TEST_STATUS[14];2
P_TEST_STATUS[15];2
P_TEST_STATUS[16];2
P_TEST_STATUS[17];2
P_TEST_STATUS[18];2
P_TEST_STATUS[19];2
P_TX_RXDET_STATUS;2
P_TX_SDN;2
P_TX_SDP;2
HSST_RST;1
LANE_CIN_BUS_BACKWARD[0];1
LANE_CIN_BUS_BACKWARD[1];1
LANE_CIN_BUS_FORWARD[0];1
LANE_CIN_BUS_FORWARD[1];1
LANE_CIN_BUS_FORWARD[2];1
LANE_CIN_BUS_FORWARD[3];1
LANE_CIN_BUS_FORWARD[4];1
LANE_CIN_BUS_FORWARD[5];1
LANE_CIN_BUS_FORWARD[6];1
LANE_CIN_BUS_FORWARD[7];1
LANE_CIN_BUS_FORWARD[8];1
LANE_CIN_BUS_FORWARD[9];1
LANE_CIN_BUS_FORWARD[10];1
LANE_CIN_BUS_FORWARD[11];1
LANE_CIN_BUS_FORWARD[12];1
LANE_CIN_BUS_FORWARD[13];1
LANE_CIN_BUS_FORWARD[14];1
LANE_CIN_BUS_FORWARD[15];1
LANE_CIN_BUS_FORWARD[16];1
LANE_CIN_BUS_FORWARD[17];1
LANE_CIN_BUS_FORWARD[18];1
LANE_CIN_BUS_FORWARD[19];1
LANE_CIN_BUS_FORWARD[20];1
LANE_CIN_BUS_FORWARD[21];1
LANE_CIN_BUS_FORWARD[22];1
LANE_CIN_BUS_FORWARD[23];1
LANE_CIN_BUS_FORWARD[24];1
PMA_HPLL_CK0;1
PMA_HPLL_CK90;1
PMA_HPLL_CK180;1
PMA_HPLL_CK270;1
PMA_HPLL_READY_IN;1
PMA_HPLL_REFCLK_IN;1
PMA_TX_SYNC_HPLL_IN;1
P_ALIGN_MODE_RX[0];1
P_ALIGN_MODE_RX[1];1
P_ALIGN_MODE_TX[0];1
P_ALIGN_MODE_TX[1];1
P_ALIGN_MODE_TX[2];1
P_ALIGN_MODE_VALID_RX;1
P_ALIGN_MODE_VALID_TX;1
P_BLK_ALIGN_CTRL;1
P_CFG_ADDR[0];1
P_CFG_ADDR[1];1
P_CFG_ADDR[2];1
P_CFG_ADDR[3];1
P_CFG_ADDR[4];1
P_CFG_ADDR[5];1
P_CFG_ADDR[6];1
P_CFG_ADDR[7];1
P_CFG_ADDR[8];1
P_CFG_ADDR[9];1
P_CFG_ADDR[10];1
P_CFG_ADDR[11];1
P_CFG_CLK;1
P_CFG_ENABLE;1
P_CFG_PSEL;1
P_CFG_RST;1
P_CFG_WDATA[0];1
P_CFG_WDATA[1];1
P_CFG_WDATA[2];1
P_CFG_WDATA[3];1
P_CFG_WDATA[4];1
P_CFG_WDATA[5];1
P_CFG_WDATA[6];1
P_CFG_WDATA[7];1
P_CFG_WRITE;1
P_CIM_CLK_ALIGNER_RX[0];1
P_CIM_CLK_ALIGNER_RX[1];1
P_CIM_CLK_ALIGNER_RX[2];1
P_CIM_CLK_ALIGNER_RX[3];1
P_CIM_CLK_ALIGNER_RX[4];1
P_CIM_CLK_ALIGNER_RX[5];1
P_CIM_CLK_ALIGNER_RX[6];1
P_CIM_CLK_ALIGNER_RX[7];1
P_CIM_CLK_ALIGNER_TX[0];1
P_CIM_CLK_ALIGNER_TX[1];1
P_CIM_CLK_ALIGNER_TX[2];1
P_CIM_CLK_ALIGNER_TX[3];1
P_CIM_CLK_ALIGNER_TX[4];1
P_CIM_CLK_ALIGNER_TX[5];1
P_CIM_CLK_ALIGNER_TX[6];1
P_CIM_CLK_ALIGNER_TX[7];1
P_EM_MODE_CTRL[0];1
P_EM_MODE_CTRL[1];1
P_EM_RD_TRIGGER;1
P_EXT_BRIDGE_PCS_RST;1
P_FOR_PMA_TEST_CLK[0];1
P_FOR_PMA_TEST_CLK[1];1
P_FOR_PMA_TEST_MODE_N;1
P_FOR_PMA_TEST_RSTN[0];1
P_FOR_PMA_TEST_RSTN[1];1
P_FOR_PMA_TEST_SE_N[0];1
P_FOR_PMA_TEST_SE_N[1];1
P_FOR_PMA_TEST_SI[0];1
P_FOR_PMA_TEST_SI[1];1
P_LANE_POWERDOWN;1
P_LANE_RST;1
P_LPLL_LOCKDET_RST;1
P_LPLL_POWERDOWN;1
P_LPLL_REFCLK_IN;1
P_LPLL_RST;1
P_PCIE_EI_H;1
P_PCIE_EI_L;1
P_PCS_BIT_SLIP;1
P_PCS_FAREND_LOOP;1
P_PCS_MCB_EXT_EN;1
P_PCS_NEAREND_LOOP;1
P_PCS_PRBS_EN;1
P_PCS_RX_RST;1
P_PCS_TX_RST;1
P_PCS_WORD_ALIGN_EN;1
P_PMA_FAREND_PLOOP;1
P_PMA_NEAREND_PLOOP;1
P_PMA_NEAREND_SLOOP;1
P_RCLK2_FR_CORE;1
P_RX_BUSWIDTH[0];1
P_RX_BUSWIDTH[1];1
P_RX_BUSWIDTH[2];1
P_RX_CDRX_EN;1
P_RX_CDR_RST;1
P_RX_CLKPATH_RST;1
P_RX_CLK_FR_CORE;1
P_RX_CTLE_DCCAL_EN;1
P_RX_CTLE_DCCAL_RST;1
P_RX_DEC_TYPE;1
P_RX_DFE_EN;1
P_RX_DFE_RST;1
P_RX_EYE_EN;1
P_RX_EYE_RST;1
P_RX_EYE_TAP[0];1
P_RX_EYE_TAP[1];1
P_RX_EYE_TAP[2];1
P_RX_EYE_TAP[3];1
P_RX_EYE_TAP[4];1
P_RX_EYE_TAP[5];1
P_RX_EYE_TAP[6];1
P_RX_EYE_TAP[7];1
P_RX_HIGHZ;1
P_RX_LANE_POWERDOWN;1
P_RX_LEQ_RST;1
P_RX_PIC_EYE[0];1
P_RX_PIC_EYE[1];1
P_RX_PIC_EYE[2];1
P_RX_PIC_EYE[3];1
P_RX_PIC_EYE[4];1
P_RX_PIC_EYE[5];1
P_RX_PIC_EYE[6];1
P_RX_PIC_EYE[7];1
P_RX_PIC_FASTLOCK[0];1
P_RX_PIC_FASTLOCK[1];1
P_RX_PIC_FASTLOCK[2];1
P_RX_PIC_FASTLOCK[3];1
P_RX_PIC_FASTLOCK[4];1
P_RX_PIC_FASTLOCK[5];1
P_RX_PIC_FASTLOCK[6];1
P_RX_PIC_FASTLOCK[7];1
P_RX_PIC_FASTLOCK_STROBE;1
P_RX_PMA_RST;1
P_RX_POLARITY_INVERT;1
P_RX_RATE[0];1
P_RX_RATE[1];1
P_RX_SDN;1
P_RX_SDP;1
P_RX_SLICER_DCCAL_EN;1
P_RX_SLICER_DCCAL_RST;1
P_RX_SLIDING_EN;1
P_RX_SLIDING_RST;1
P_RX_SLIP_EN;1
P_RX_SLIP_RST;1
P_RX_T1_DFE_EN;1
P_RX_T1_EN;1
P_RX_T2_DFE_EN;1
P_RX_T3_DFE_EN;1
P_RX_T4_DFE_EN;1
P_RX_T5_DFE_EN;1
P_RX_T6_DFE_EN;1
P_TCLK2_FR_CORE;1
P_TDATA[0];1
P_TDATA[1];1
P_TDATA[2];1
P_TDATA[3];1
P_TDATA[4];1
P_TDATA[5];1
P_TDATA[6];1
P_TDATA[7];1
P_TDATA[8];1
P_TDATA[9];1
P_TDATA[10];1
P_TDATA[11];1
P_TDATA[12];1
P_TDATA[13];1
P_TDATA[14];1
P_TDATA[15];1
P_TDATA[16];1
P_TDATA[17];1
P_TDATA[18];1
P_TDATA[19];1
P_TDATA[20];1
P_TDATA[21];1
P_TDATA[22];1
P_TDATA[23];1
P_TDATA[24];1
P_TDATA[25];1
P_TDATA[26];1
P_TDATA[27];1
P_TDATA[28];1
P_TDATA[29];1
P_TDATA[30];1
P_TDATA[31];1
P_TDATA[32];1
P_TDATA[33];1
P_TDATA[34];1
P_TDATA[35];1
P_TDATA[36];1
P_TDATA[37];1
P_TDATA[38];1
P_TDATA[39];1
P_TDATA[40];1
P_TDATA[41];1
P_TDATA[42];1
P_TDATA[43];1
P_TDATA[44];1
P_TDATA[45];1
P_TDATA[46];1
P_TDATA[47];1
P_TDATA[48];1
P_TDATA[49];1
P_TDATA[50];1
P_TDATA[51];1
P_TDATA[52];1
P_TDATA[53];1
P_TDATA[54];1
P_TDATA[55];1
P_TDATA[56];1
P_TDATA[57];1
P_TDATA[58];1
P_TDATA[59];1
P_TDATA[60];1
P_TDATA[61];1
P_TDATA[62];1
P_TDATA[63];1
P_TDATA[64];1
P_TDATA[65];1
P_TDATA[66];1
P_TDATA[67];1
P_TDATA[68];1
P_TDATA[69];1
P_TDATA[70];1
P_TDATA[71];1
P_TDATA[72];1
P_TDATA[73];1
P_TDATA[74];1
P_TDATA[75];1
P_TDATA[76];1
P_TDATA[77];1
P_TDATA[78];1
P_TDATA[79];1
P_TDATA[80];1
P_TDATA[81];1
P_TDATA[82];1
P_TDATA[83];1
P_TDATA[84];1
P_TDATA[85];1
P_TDATA[86];1
P_TDATA[87];1
P_TEST_MODE_N;1
P_TEST_RSTN;1
P_TEST_SE_N;1
P_TEST_SI0;1
P_TEST_SI1;1
P_TEST_SI2;1
P_TEST_SI3;1
P_TEST_SI4;1
P_TX_BEACON_EN;1
P_TX_BUSWIDTH[0];1
P_TX_BUSWIDTH[1];1
P_TX_BUSWIDTH[2];1
P_TX_CLK_FR_CORE;1
P_TX_DEEMP[0];1
P_TX_DEEMP[1];1
P_TX_DEEMP[2];1
P_TX_DEEMP[3];1
P_TX_DEEMP[4];1
P_TX_DEEMP[5];1
P_TX_DEEMP[6];1
P_TX_DEEMP[7];1
P_TX_DEEMP[8];1
P_TX_DEEMP[9];1
P_TX_DEEMP[10];1
P_TX_DEEMP[11];1
P_TX_DEEMP[12];1
P_TX_DEEMP[13];1
P_TX_DEEMP[14];1
P_TX_DEEMP[15];1
P_TX_DEEMP_POST_SEL[0];1
P_TX_DEEMP_POST_SEL[1];1
P_TX_ENC_TYPE;1
P_TX_FREERUN_BUSWIDTH[0];1
P_TX_FREERUN_BUSWIDTH[1];1
P_TX_FREERUN_BUSWIDTH[2];1
P_TX_LANE_POWERDOWN;1
P_TX_LS_DATA;1
P_TX_MARGIN[0];1
P_TX_MARGIN[1];1
P_TX_MARGIN[2];1
P_TX_PIC_EN;1
P_TX_PMA_RST;1
P_TX_RATE[0];1
P_TX_RATE[1];1
P_TX_RATE_CHANGE_ON_0;1
P_TX_RATE_CHANGE_ON_1;1
P_TX_RXDET_REQ;1
P_TX_SWING;1
P_TX_SYNC;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N160_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N271_1_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N334_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N336_muxf7_perm;gopLUT7L6AB
Pin
L6A;2
L6B;2
L7;2
A0;1
A1;1
A2;1
A3;1
A4;1
A5;1
B0;1
B1;1
B2;1
B3;1
B4;1
B5;1
M;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N338/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[0]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[2]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[6]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N340[7]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[1]/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[7]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[9]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N342[11]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N365_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N375_3/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N412/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL/gatehsst_hpll;gopHSSTHP_HPLL
Pin
DIV_SYNC_REFSYNC_O;2
PMA_HPLL_CK0;2
PMA_HPLL_CK90;2
PMA_HPLL_CK180;2
PMA_HPLL_CK270;2
PMA_HPLL_READY_O;2
PMA_HPLL_REFCLK_O;2
PMA_TX_SYNC_HPLL_O;2
P_CFG_INT_HPLL;2
P_CFG_RDATA_HPLL[0];2
P_CFG_RDATA_HPLL[1];2
P_CFG_RDATA_HPLL[2];2
P_CFG_RDATA_HPLL[3];2
P_CFG_RDATA_HPLL[4];2
P_CFG_RDATA_HPLL[5];2
P_CFG_RDATA_HPLL[6];2
P_CFG_RDATA_HPLL[7];2
P_CFG_READY_HPLL;2
P_FOR_PMA_TEST_SO;2
P_HPLL_READY;2
P_RES_CAL_CODE_FABRIC[0];2
P_RES_CAL_CODE_FABRIC[1];2
P_RES_CAL_CODE_FABRIC[2];2
P_RES_CAL_CODE_FABRIC[3];2
P_RES_CAL_CODE_FABRIC[4];2
P_RES_CAL_CODE_FABRIC[5];2
P_TEST_SO0;2
P_TEST_SO1;2
REFCLK_SYNC_REFSYNC_O;2
TX_SYNC_REFSYNC_O;2
ANA_HPLL_DIV_SYNC_I;1
ANA_HPLL_REFCLK_SYNC_I;1
ANA_TX_SYNC_I;1
P_CFG_ADDR_HPLL[0];1
P_CFG_ADDR_HPLL[1];1
P_CFG_ADDR_HPLL[2];1
P_CFG_ADDR_HPLL[3];1
P_CFG_ADDR_HPLL[4];1
P_CFG_ADDR_HPLL[5];1
P_CFG_ADDR_HPLL[6];1
P_CFG_ADDR_HPLL[7];1
P_CFG_ADDR_HPLL[8];1
P_CFG_ADDR_HPLL[9];1
P_CFG_ADDR_HPLL[10];1
P_CFG_ADDR_HPLL[11];1
P_CFG_CLK_HPLL;1
P_CFG_ENABLE_HPLL;1
P_CFG_PSEL_HPLL;1
P_CFG_RST_HPLL;1
P_CFG_WDATA_HPLL[0];1
P_CFG_WDATA_HPLL[1];1
P_CFG_WDATA_HPLL[2];1
P_CFG_WDATA_HPLL[3];1
P_CFG_WDATA_HPLL[4];1
P_CFG_WDATA_HPLL[5];1
P_CFG_WDATA_HPLL[6];1
P_CFG_WDATA_HPLL[7];1
P_CFG_WRITE_HPLL;1
P_FOR_PMA_TEST_CLK;1
P_FOR_PMA_TEST_MODE_N;1
P_FOR_PMA_TEST_RSTN;1
P_FOR_PMA_TEST_SE_N;1
P_FOR_PMA_TEST_SI;1
P_HPLL_DIV_CHANGE;1
P_HPLL_DIV_SYNC;1
P_HPLL_LOCKDET_RST;1
P_HPLL_POWERDOWN;1
P_HPLL_REFCLK_I;1
P_HPLL_RST;1
P_HPLL_VCO_CALIB_EN;1
P_PLL_REFCLK6_I;1
P_REFCLK_DIV_SYNC;1
P_RESCAL_I_CODE_I[0];1
P_RESCAL_I_CODE_I[1];1
P_RESCAL_I_CODE_I[2];1
P_RESCAL_I_CODE_I[3];1
P_RESCAL_I_CODE_I[4];1
P_RESCAL_I_CODE_I[5];1
P_RES_CAL_RST;1
P_TEST_MODE_N;1
P_TEST_RSTN;1
P_TEST_SE_N;1
P_TEST_SI0;1
P_TEST_SI1;1
P_TX_SYNC;1
REFCLK_TO_DIV_SYNC_I;1
REFCLK_TO_REFCLK_SYNC_I;1
REFCLK_TO_TX_SYNC_I;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_13_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_fsm[2:0]_45_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[5]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg[7]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/err_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/paddr_31[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/paddr_31[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/res_cal_rst/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt[1]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_bufds;gopHSSTHP_BUFDS
Pin
PMA_REFCLK_TO_FABRIC;2
REFCLK_OUTP;2
COM_POWERDOWN;1
PAD_REFCLKN;1
PAD_REFCLKP;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadn;gopSPAD
Pin
PAD;3
SPAD;2

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadp;gopSPAD
Pin
PAD;3
SPAD;2

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N17_6/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/N18_8/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/P_CFG_ENABLE_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/P_CFG_PSEL_1_1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/U_APB_BRIDGE/P_CFG_WRITE_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux8_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_10/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_17_18/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_22_4/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_24_2/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N195_mux26_25/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N330_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N335_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/PMA_RX_PD/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/P_PCS_RX_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/RX_PMA_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[18]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[19]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[20]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[21]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[22]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[23]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[24]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[25]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[26]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr[27]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/o_rxlane_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_next_4_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[3]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[4]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_5/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_6/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_7/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_8/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_9/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_10/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N36_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N36_21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N37_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N38_2[10]_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[10]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_ff/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_neg/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_deb_pre/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_1/gateop_1_perm;gopAL6L5
Pin
COUT;2
L5;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N36_17/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N36_24/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[2]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_ff/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_deb_pre/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N58_15_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N58_15_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N58_15_16/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/PCS_TX_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/TX_LANE_POWERDOWN/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/TX_PMA_RST/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[16]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr[17]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/o_txlane_done/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg[1]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll0_lock_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_42[0]_4/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_42[0]_5_1/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_43[1]_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N198_53/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N252_3/gateop_LUT6DL5;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N252_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_POWERDOWN/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_RST/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_VCO_CALIB_EN/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/P_HPLL_VCO_CALIB_EN_0_5/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[1]/opit_0_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[2]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[3]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[4]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[5]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[6]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[7]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[8]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[9]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[10]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr[11]/opit_0_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_fsm[2:0]_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg[0]/opit_0_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg[1]/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/o_hpll_done/opit_0_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/o_hpll_done_5_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/o_hpll_done_ce_mux_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rstn_sync/sig_async_ff/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/RegCONFIG/N20[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N20[5]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N20[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[0]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[1]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[2]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[3]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[4]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[5]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[6]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/N25_2[7]/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/RegCONFIG/core_enable_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/RegCONFIG/core_pready/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/Reg_bridge/N27/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/Reg_bridge/mac_enable_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/Reg_bridge/mac_enable_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/Reg_bridge/mac_pready/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/N5_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/N8_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/N21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_rx_rst_inst/cfg_rst_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_rx_rst_inst/rst_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/N5_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/N8_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/N21/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pcs_tx_rst_inst/cfg_rst_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pcs_tx_rst_inst/rst_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/N5_mux6_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pma_hsst_rst_inst/N8_ac4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/pma_hsst_rst_inst/cfg_rst_d0/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_cnt[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/pma_hsst_rst_inst/rst_done/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/N32_5/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N32_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/N32_12/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[5]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/rise_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
LinkMain/rst_debounce_inst/signal_deb_pre/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
Pll_50mhz/u_gpll/gpll_inst;gopGPLL
Pin
APB_RDATA[0];2
APB_RDATA[1];2
APB_RDATA[2];2
APB_RDATA[3];2
APB_RDATA[4];2
APB_RDATA[5];2
APB_RDATA[6];2
APB_RDATA[7];2
APB_RDATA[8];2
APB_RDATA[9];2
APB_RDATA[10];2
APB_RDATA[11];2
APB_RDATA[12];2
APB_RDATA[13];2
APB_RDATA[14];2
APB_RDATA[15];2
APB_READY;2
CLKOUT0;2
CLKOUT0N;2
CLKOUT1;2
CLKOUT1N;2
CLKOUT2;2
CLKOUT2N;2
CLKOUT3;2
CLKOUT3N;2
CLKOUT4;2
CLKOUT5;2
CLKOUT6;2
CLKOUTF;2
CLKOUTFN;2
DPS_DONE;2
LOCK;2
APB_ADDR[0];1
APB_ADDR[1];1
APB_ADDR[2];1
APB_ADDR[3];1
APB_ADDR[4];1
APB_CLK;1
APB_EN;1
APB_RST_N;1
APB_SEL;1
APB_WDATA[0];1
APB_WDATA[1];1
APB_WDATA[2];1
APB_WDATA[3];1
APB_WDATA[4];1
APB_WDATA[5];1
APB_WDATA[6];1
APB_WDATA[7];1
APB_WDATA[8];1
APB_WDATA[9];1
APB_WDATA[10];1
APB_WDATA[11];1
APB_WDATA[12];1
APB_WDATA[13];1
APB_WDATA[14];1
APB_WDATA[15];1
APB_WRITE;1
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CLKOUT6_SYN;1
CLKOUTF_SYN;1
DPS_CLK;1
DPS_DIR;1
DPS_EN;1
PLL_PWD;1
RST;1

Inst
clkbufg_0/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
fan_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
fan_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
fpga_rst_n_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
fpga_rst_n_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
i_clk_50_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
i_clk_50_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
it_55_2/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_55_3/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_55_4/gateop_perm;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_56_1_1/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_57/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
it_58/LUT6D_inst_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
rxd_ibuf/opit_0;gopIBUF
Pin
ADC_IN;3
O;2
DO;1
DO_NDRV;1
I;1
INBUF_DYN_DIS_N;1

Inst
rxd_ibuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
sfp_1_tx_dis_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
sfp_1_tx_dis_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
txd_obuf/opit_0;gopOBUF
Pin
O;2
I;1
T;1

Inst
txd_obuf/opit_1;gopIOL
Pin
DATA_IN_TO_DDR;2
DI_TO_CLK;2
DI_TO_CLKB;2
DO_CAS_OUT;2
DO_N;2
DO_P;2
IDLY_TO_CLK;2
INBUF_DYN_DIS_N_O;2
ISHIFTOUT0;2
ISHIFTOUT1;2
MIPI_OUT;2
MIPI_SW_DYN_O;2
MIPI_TO_CLK;2
ODDR_TO_CLK;2
ODLY_TO_CLK;2
OFB;2
OSHIFTOUT0;2
OSHIFTOUT1;2
RSTN_OUT;2
RX_DATA[0];2
RX_DATA[1];2
RX_DATA[2];2
RX_DATA[3];2
RX_DATA[4];2
RX_DATA[5];2
RX_DATA[6];2
RX_DATA[7];2
TERM_CAS_OUT;2
TO_CAS_OUT;2
ZHOLDB_TO_CLK;2
ZHOLD_TO_CLK;2
BITSLIP;1
DESCLK;1
DI;1
DI_FROM_SRB;1
DI_MIPI;1
DI_N;1
DO_CAS_IN;1
DYN_CLKDIVPOL;1
DYN_CLKPOL;1
ICE0;1
ICE1;1
ICLK;1
ICLKB;1
ICLKDIV;1
IDLY_DYN_SET[0];1
IDLY_DYN_SET[1];1
IDLY_DYN_SET[2];1
IDLY_DYN_SET[3];1
IDLY_DYN_SET[4];1
IDLY_DYN_SET[5];1
IDLY_DYN_SET[6];1
IDLY_DYN_SET[7];1
IDLY_SEL;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
INBUF_DYN_DIS_N_I;1
ISHIFTIN0;1
ISHIFTIN1;1
ISR_IOLHR;1
MIPI_IN;1
MIPI_SW_DYN_I;1
OCE;1
OCLK;1
OCLKB;1
OCLKDIV;1
OCLKDIVB;1
ODLY_DYN_SET[0];1
ODLY_DYN_SET[1];1
ODLY_DYN_SET[2];1
ODLY_DYN_SET[3];1
ODLY_DYN_SET[4];1
ODLY_DYN_SET[5];1
ODLY_DYN_SET[6];1
ODLY_DYN_SET[7];1
ODLY_SEL;1
OSHIFTIN0;1
OSHIFTIN1;1
OSR_IOLHR;1
SERCLK;1
SERCLKB;1
TCE;1
TDLY_DYN_SET[0];1
TDLY_DYN_SET[1];1
TDLY_DYN_SET[2];1
TDLY_DYN_SET[3];1
TDLY_DYN_SET[4];1
TDLY_DYN_SET[5];1
TDLY_DYN_SET[6];1
TDLY_DYN_SET[7];1
TDLY_LTH_EN_B;1
TDLY_SEL;1
TERM_BYTEIN;1
TERM_CAS_IN;1
TO_CAS_IN;1
TS_CTRL[0];1
TS_CTRL[1];1
TS_CTRL[2];1
TS_CTRL[3];1
TS_CTRL[4];1
TS_CTRL[5];1
TS_CTRL[6];1
TS_CTRL[7];1
TX_DATA[0];1
TX_DATA[1];1
TX_DATA[2];1
TX_DATA[3];1
TX_DATA[4];1
TX_DATA[5];1
TX_DATA[6];1
TX_DATA[7];1
T_BYTEIN;1
UPD0_SHIFT;1
UPD1_SHIFT;1

Inst
uart_ctrl_inst/u_rstn_sync/rst_n_ff1/opit_0_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[0]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[2]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[4]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[6]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/N31_7[7]/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_0/gateop;gopA
Pin
COUT;2
Y;2
CIN;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N136_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N136_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N198_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data_req/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[1]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt_start1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[1]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_addr[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_sel/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[8]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[9]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[10]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[11]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[12]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[13]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[14]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[15]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[16]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[17]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[18]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[19]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[20]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[21]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[22]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[23]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[24]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[25]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[26]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[27]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[28]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[29]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[30]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_wdata[31]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/p_we/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[13]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[15]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[24]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[25]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[26]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[27]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[28]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[29]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[30]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata[31]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/time_out/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/tx_enable/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N8/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N129_1_1_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N129_1_1_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N129_1_1_9/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N313/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N317/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N321/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N325/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_14/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N374_15/gateop_LUT6DL5_perm;gopLUT6L5
Pin
L5;2
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N383_5_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b0[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/apb_fifo_data_req/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[5]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_61_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_fsm[4:0]_102_5/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[0]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[5]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[9]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[10]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[11]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[12]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[13]/opit_0_inv_L6Q_LUT6DQL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg[14]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b0[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b1[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b2[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[3]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[4]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[5]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[6]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/data_b3[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[2]/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[6]/opit_0_inv_L5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[7]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N45/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq0_1_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq0_2/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq1_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq2_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N241_3/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N357_5_4/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cmd_done/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/fifo_data_req/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/fsm_sta/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/mdc/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/rdata_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st[0]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st[1]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N25_6/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N25_11/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/clk_en/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[1]/opit_0_inv_AL6QL5_perm;gopAL6QL5
Pin
CECO;2
COUT;2
L5;2
Q;2
RSCO;2
Y;2
CE;1
CECI;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1
RSCI;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[2]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[3]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[4]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[5]/opit_0_inv_AQ;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[6]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[7]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[8]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[9]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[10]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[11]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[12]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[13]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[14]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt[15]/opit_0_inv_AQ_perm;gopAL6Q
Pin
CECO;2
COUT;2
Q;2
RSCO;2
Y;2
CE;1
CIN;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N155_1_1/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/in_cyc/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[4]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[6]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_data[8]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_req/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_sample/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r1/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r2/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp[0]/opit_0_inv_srl;gopSRL2
Pin
CECO;2
CR0;2
Q0;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp[2]/opit_0_inv;gopQ
Pin
CECO;2
Q;2
RSCO;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[1]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[2]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[5]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[6]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[7]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg[8]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_req/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/valid_temp/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/fifo_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N16_eq2_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36_3_1_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36_3_1_3/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6QL5_perm;gopLUT6QL5
Pin
CECO;2
L5;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[5]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/N15/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/fifo_vld/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/ipm_distributed_sdpram_pgr_prefetch_fifo/mem_0_x2x4/ram32x2D;gopRAM32X2S
Pin
DOH;2
DOL;2
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36_3_2/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N36_3_4/LUT6_inst_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.raddr_msb/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[0]/opit_0_inv_L6Q_perm;gopLUT6Q
Pin
CECO;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm;gopLUT6QL5Q
Pin
CECO;2
L5Q;2
L6;2
L6Q;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4:0]_3_inv_shiftout/gateop_perm;gopLUT6
Pin
L6;2
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_L6Q_LUT6DL5Q_perm;gopLUT6L5Q
Pin
CECO;2
L5Q;2
L6;2
RSCO;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
I4;1
I5;1
RS;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[1]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[3]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[5]/opit_0_inv_32X2SL6QL5Q;gopRAM32X2SL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_data_ff1[7]/opit_0_inv_32X2DL6QL5Q;gopRAM32X2DL6QL5Q
Pin
CECO;2
DOH;2
DOHQ;2
DOLQ;2
RSCO;2
CE;1
CECI;1
CLK;1
DIH;1
DIL;1
RADDR[0];1
RADDR[1];1
RADDR[2];1
RADDR[3];1
RADDR[4];1
RADDR[5];1
RS;1
RSCI;1
WADDR[0];1
WADDR[1];1
WADDR[2];1
WADDR[3];1
WADDR[4];1
WADDR[5];1
WE;1

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
GND_15;gopGND
Pin
Z;2

Inst
GND_16;gopGND
Pin
Z;2

Inst
GND_17;gopGND
Pin
Z;2

Inst
GND_18;gopGND
Pin
Z;2

Inst
GND_19;gopGND
Pin
Z;2

Inst
GND_20;gopGND
Pin
Z;2

Inst
GND_21;gopGND
Pin
Z;2

Inst
GND_22;gopGND
Pin
Z;2

Inst
GND_23;gopGND
Pin
Z;2

Inst
GND_24;gopGND
Pin
Z;2

Inst
GND_25;gopGND
Pin
Z;2

Inst
GND_26;gopGND
Pin
Z;2

Inst
GND_27;gopGND
Pin
Z;2

Inst
GND_28;gopGND
Pin
Z;2

Inst
GND_29;gopGND
Pin
Z;2

Inst
GND_30;gopGND
Pin
Z;2

Inst
GND_31;gopGND
Pin
Z;2

Inst
GND_32;gopGND
Pin
Z;2

Inst
GND_33;gopGND
Pin
Z;2

Inst
GND_34;gopGND
Pin
Z;2

Inst
GND_35;gopGND
Pin
Z;2

Inst
GND_36;gopGND
Pin
Z;2

Inst
GND_37;gopGND
Pin
Z;2

Inst
GND_38;gopGND
Pin
Z;2

Inst
GND_39;gopGND
Pin
Z;2

Inst
GND_40;gopGND
Pin
Z;2

Inst
GND_41;gopGND
Pin
Z;2

Inst
GND_42;gopGND
Pin
Z;2

Inst
GND_43;gopGND
Pin
Z;2

Inst
GND_44;gopGND
Pin
Z;2

Inst
GND_45;gopGND
Pin
Z;2

Inst
GND_46;gopGND
Pin
Z;2

Inst
GND_47;gopGND
Pin
Z;2

Inst
GND_48;gopGND
Pin
Z;2

Inst
GND_49;gopGND
Pin
Z;2

Inst
GND_50;gopGND
Pin
Z;2

Inst
GND_51;gopGND
Pin
Z;2

Inst
GND_52;gopGND
Pin
Z;2

Inst
GND_53;gopGND
Pin
Z;2

Inst
GND_54;gopGND
Pin
Z;2

Inst
GND_55;gopGND
Pin
Z;2

Inst
GND_56;gopGND
Pin
Z;2

Inst
GND_57;gopGND
Pin
Z;2

Inst
GND_58;gopGND
Pin
Z;2

Inst
GND_59;gopGND
Pin
Z;2

Inst
GND_60;gopGND
Pin
Z;2

Inst
GND_61;gopGND
Pin
Z;2

Inst
GND_62;gopGND
Pin
Z;2

Inst
GND_63;gopGND
Pin
Z;2

Inst
GND_64;gopGND
Pin
Z;2

Inst
GND_65;gopGND
Pin
Z;2

Inst
GND_66;gopGND
Pin
Z;2

Inst
GND_67;gopGND
Pin
Z;2

Inst
GND_68;gopGND
Pin
Z;2

Inst
GND_69;gopGND
Pin
Z;2

Inst
GND_70;gopGND
Pin
Z;2

Inst
GND_71;gopGND
Pin
Z;2

Inst
GND_72;gopGND
Pin
Z;2

Inst
GND_73;gopGND
Pin
Z;2

Inst
GND_74;gopGND
Pin
Z;2

Inst
GND_75;gopGND
Pin
Z;2

Inst
GND_76;gopGND
Pin
Z;2

Inst
GND_77;gopGND
Pin
Z;2

Inst
GND_78;gopGND
Pin
Z;2

Inst
GND_79;gopGND
Pin
Z;2

Inst
GND_80;gopGND
Pin
Z;2

Inst
GND_81;gopGND
Pin
Z;2

Inst
GND_82;gopGND
Pin
Z;2

Inst
GND_83;gopGND
Pin
Z;2

Inst
GND_84;gopGND
Pin
Z;2

Inst
GND_85;gopGND
Pin
Z;2

Inst
GND_86;gopGND
Pin
Z;2

Inst
GND_87;gopGND
Pin
Z;2

Inst
GND_88;gopGND
Pin
Z;2

Inst
GND_89;gopGND
Pin
Z;2

Inst
GND_90;gopGND
Pin
Z;2

Inst
GND_91;gopGND
Pin
Z;2

Inst
GND_92;gopGND
Pin
Z;2

Inst
GND_93;gopGND
Pin
Z;2

Inst
GND_94;gopGND
Pin
Z;2

Inst
GND_95;gopGND
Pin
Z;2

Inst
GND_96;gopGND
Pin
Z;2

Inst
GND_97;gopGND
Pin
Z;2

Inst
GND_98;gopGND
Pin
Z;2

Inst
GND_99;gopGND
Pin
Z;2

Inst
GND_100;gopGND
Pin
Z;2

Inst
GND_101;gopGND
Pin
Z;2

Inst
GND_102;gopGND
Pin
Z;2

Inst
GND_103;gopGND
Pin
Z;2

Inst
GND_104;gopGND
Pin
Z;2

Inst
GND_105;gopGND
Pin
Z;2

Inst
GND_106;gopGND
Pin
Z;2

Inst
GND_107;gopGND
Pin
Z;2

Inst
GND_108;gopGND
Pin
Z;2

Inst
GND_109;gopGND
Pin
Z;2

Inst
GND_110;gopGND
Pin
Z;2

Inst
GND_111;gopGND
Pin
Z;2

Inst
GND_112;gopGND
Pin
Z;2

Inst
GND_113;gopGND
Pin
Z;2

Inst
GND_114;gopGND
Pin
Z;2

Inst
GND_115;gopGND
Pin
Z;2

Inst
GND_116;gopGND
Pin
Z;2

Inst
GND_117;gopGND
Pin
Z;2

Inst
GND_118;gopGND
Pin
Z;2

Inst
GND_119;gopGND
Pin
Z;2

Inst
GND_120;gopGND
Pin
Z;2

Inst
GND_121;gopGND
Pin
Z;2

Inst
GND_122;gopGND
Pin
Z;2

Inst
GND_123;gopGND
Pin
Z;2

Inst
GND_124;gopGND
Pin
Z;2

Inst
GND_125;gopGND
Pin
Z;2

Inst
GND_126;gopGND
Pin
Z;2

Inst
GND_127;gopGND
Pin
Z;2

Inst
GND_128;gopGND
Pin
Z;2

Inst
GND_129;gopGND
Pin
Z;2

Inst
GND_130;gopGND
Pin
Z;2

Inst
GND_131;gopGND
Pin
Z;2

Inst
GND_132;gopGND
Pin
Z;2

Inst
GND_133;gopGND
Pin
Z;2

Inst
GND_134;gopGND
Pin
Z;2

Inst
GND_135;gopGND
Pin
Z;2

Inst
GND_136;gopGND
Pin
Z;2

Inst
GND_137;gopGND
Pin
Z;2

Inst
GND_138;gopGND
Pin
Z;2

Inst
GND_139;gopGND
Pin
Z;2

Inst
GND_140;gopGND
Pin
Z;2

Inst
GND_141;gopGND
Pin
Z;2

Inst
GND_142;gopGND
Pin
Z;2

Inst
GND_143;gopGND
Pin
Z;2

Inst
GND_144;gopGND
Pin
Z;2

Inst
GND_145;gopGND
Pin
Z;2

Inst
GND_146;gopGND
Pin
Z;2

Inst
GND_147;gopGND
Pin
Z;2

Inst
GND_148;gopGND
Pin
Z;2

Inst
GND_149;gopGND
Pin
Z;2

Inst
GND_150;gopGND
Pin
Z;2

Inst
GND_151;gopGND
Pin
Z;2

Inst
GND_152;gopGND
Pin
Z;2

Inst
GND_153;gopGND
Pin
Z;2

Inst
GND_154;gopGND
Pin
Z;2

Inst
GND_155;gopGND
Pin
Z;2

Inst
GND_156;gopGND
Pin
Z;2

Inst
GND_157;gopGND
Pin
Z;2

Inst
GND_158;gopGND
Pin
Z;2

Inst
GND_159;gopGND
Pin
Z;2

Inst
GND_160;gopGND
Pin
Z;2

Inst
GND_161;gopGND
Pin
Z;2

Inst
GND_162;gopGND
Pin
Z;2

Inst
GND_163;gopGND
Pin
Z;2

Inst
GND_164;gopGND
Pin
Z;2

Inst
GND_165;gopGND
Pin
Z;2

Inst
GND_166;gopGND
Pin
Z;2

Inst
GND_167;gopGND
Pin
Z;2

Inst
GND_168;gopGND
Pin
Z;2

Inst
GND_169;gopGND
Pin
Z;2

Inst
GND_170;gopGND
Pin
Z;2

Inst
GND_171;gopGND
Pin
Z;2

Inst
GND_172;gopGND
Pin
Z;2

Inst
GND_173;gopGND
Pin
Z;2

Inst
GND_174;gopGND
Pin
Z;2

Inst
GND_175;gopGND
Pin
Z;2

Inst
GND_176;gopGND
Pin
Z;2

Inst
GND_177;gopGND
Pin
Z;2

Inst
GND_178;gopGND
Pin
Z;2

Inst
GND_179;gopGND
Pin
Z;2

Inst
GND_180;gopGND
Pin
Z;2

Inst
GND_181;gopGND
Pin
Z;2

Inst
GND_182;gopGND
Pin
Z;2

Inst
GND_183;gopGND
Pin
Z;2

Inst
GND_184;gopGND
Pin
Z;2

Inst
GND_185;gopGND
Pin
Z;2

Inst
GND_186;gopGND
Pin
Z;2

Inst
GND_187;gopGND
Pin
Z;2

Inst
GND_188;gopGND
Pin
Z;2

Inst
GND_189;gopGND
Pin
Z;2

Inst
GND_190;gopGND
Pin
Z;2

Inst
GND_191;gopGND
Pin
Z;2

Inst
GND_192;gopGND
Pin
Z;2

Inst
GND_193;gopGND
Pin
Z;2

Inst
GND_194;gopGND
Pin
Z;2

Inst
GND_195;gopGND
Pin
Z;2

Inst
GND_196;gopGND
Pin
Z;2

Inst
GND_197;gopGND
Pin
Z;2

Inst
GND_198;gopGND
Pin
Z;2

Inst
GND_199;gopGND
Pin
Z;2

Inst
GND_200;gopGND
Pin
Z;2

Inst
GND_201;gopGND
Pin
Z;2

Inst
GND_202;gopGND
Pin
Z;2

Inst
GND_203;gopGND
Pin
Z;2

Inst
GND_204;gopGND
Pin
Z;2

Inst
GND_205;gopGND
Pin
Z;2

Inst
GND_206;gopGND
Pin
Z;2

Inst
GND_207;gopGND
Pin
Z;2

Inst
GND_208;gopGND
Pin
Z;2

Inst
GND_209;gopGND
Pin
Z;2

Inst
GND_210;gopGND
Pin
Z;2

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
VCC_14;gopVCC
Pin
Z;2

Inst
VCC_15;gopVCC
Pin
Z;2

Inst
VCC_16;gopVCC
Pin
Z;2

Inst
VCC_17;gopVCC
Pin
Z;2

Inst
VCC_18;gopVCC
Pin
Z;2

Inst
VCC_19;gopVCC
Pin
Z;2

Inst
VCC_20;gopVCC
Pin
Z;2

Inst
VCC_21;gopVCC
Pin
Z;2

Inst
VCC_22;gopVCC
Pin
Z;2

Inst
VCC_23;gopVCC
Pin
Z;2

Inst
VCC_24;gopVCC
Pin
Z;2

Inst
VCC_25;gopVCC
Pin
Z;2

Inst
VCC_26;gopVCC
Pin
Z;2

Inst
VCC_27;gopVCC
Pin
Z;2

Inst
VCC_28;gopVCC
Pin
Z;2

Inst
VCC_29;gopVCC
Pin
Z;2

Inst
VCC_30;gopVCC
Pin
Z;2

Inst
VCC_31;gopVCC
Pin
Z;2

Inst
VCC_32;gopVCC
Pin
Z;2

Inst
VCC_33;gopVCC
Pin
Z;2

Inst
VCC_34;gopVCC
Pin
Z;2

Inst
VCC_35;gopVCC
Pin
Z;2

Inst
VCC_36;gopVCC
Pin
Z;2

Inst
VCC_37;gopVCC
Pin
Z;2

Inst
VCC_38;gopVCC
Pin
Z;2

Inst
VCC_39;gopVCC
Pin
Z;2

Inst
VCC_40;gopVCC
Pin
Z;2

Inst
VCC_41;gopVCC
Pin
Z;2

Inst
VCC_42;gopVCC
Pin
Z;2

Inst
VCC_43;gopVCC
Pin
Z;2

Inst
VCC_44;gopVCC
Pin
Z;2

Inst
VCC_45;gopVCC
Pin
Z;2

Inst
VCC_46;gopVCC
Pin
Z;2

Inst
VCC_47;gopVCC
Pin
Z;2

Inst
VCC_48;gopVCC
Pin
Z;2

Inst
VCC_49;gopVCC
Pin
Z;2

Inst
VCC_50;gopVCC
Pin
Z;2

Inst
VCC_51;gopVCC
Pin
Z;2

Inst
VCC_52;gopVCC
Pin
Z;2

Inst
VCC_53;gopVCC
Pin
Z;2

Inst
VCC_54;gopVCC
Pin
Z;2

Inst
VCC_55;gopVCC
Pin
Z;2

Inst
VCC_56;gopVCC
Pin
Z;2

Inst
VCC_57;gopVCC
Pin
Z;2

Inst
VCC_58;gopVCC
Pin
Z;2

Inst
VCC_59;gopVCC
Pin
Z;2

Inst
VCC_60;gopVCC
Pin
Z;2

Inst
VCC_61;gopVCC
Pin
Z;2

Inst
VCC_62;gopVCC
Pin
Z;2

Inst
VCC_63;gopVCC
Pin
Z;2

Inst
VCC_64;gopVCC
Pin
Z;2

Inst
VCC_65;gopVCC
Pin
Z;2

Inst
VCC_66;gopVCC
Pin
Z;2

Inst
VCC_67;gopVCC
Pin
Z;2

Inst
VCC_68;gopVCC
Pin
Z;2

Inst
VCC_69;gopVCC
Pin
Z;2

Inst
VCC_70;gopVCC
Pin
Z;2

Inst
VCC_71;gopVCC
Pin
Z;2

Inst
VCC_72;gopVCC
Pin
Z;2

Inst
VCC_73;gopVCC
Pin
Z;2

Inst
VCC_74;gopVCC
Pin
Z;2

Inst
VCC_75;gopVCC
Pin
Z;2

Inst
VCC_76;gopVCC
Pin
Z;2

Inst
VCC_77;gopVCC
Pin
Z;2

Inst
VCC_78;gopVCC
Pin
Z;2

Inst
VCC_79;gopVCC
Pin
Z;2

Inst
VCC_80;gopVCC
Pin
Z;2

Inst
VCC_81;gopVCC
Pin
Z;2

Inst
VCC_82;gopVCC
Pin
Z;2

Inst
VCC_83;gopVCC
Pin
Z;2

Inst
VCC_84;gopVCC
Pin
Z;2

Inst
VCC_85;gopVCC
Pin
Z;2

Inst
VCC_86;gopVCC
Pin
Z;2

Inst
VCC_87;gopVCC
Pin
Z;2

Inst
VCC_88;gopVCC
Pin
Z;2

Inst
VCC_89;gopVCC
Pin
Z;2

Inst
VCC_90;gopVCC
Pin
Z;2

Inst
VCC_91;gopVCC
Pin
Z;2

Inst
VCC_92;gopVCC
Pin
Z;2

Inst
VCC_93;gopVCC
Pin
Z;2

Inst
VCC_94;gopVCC
Pin
Z;2

Inst
VCC_95;gopVCC
Pin
Z;2

Inst
VCC_96;gopVCC
Pin
Z;2

Inst
VCC_97;gopVCC
Pin
Z;2

Inst
VCC_98;gopVCC
Pin
Z;2

Inst
VCC_99;gopVCC
Pin
Z;2

Inst
VCC_100;gopVCC
Pin
Z;2

Inst
VCC_101;gopVCC
Pin
Z;2

Inst
VCC_102;gopVCC
Pin
Z;2

Inst
VCC_103;gopVCC
Pin
Z;2

Inst
VCC_104;gopVCC
Pin
Z;2

Inst
VCC_105;gopVCC
Pin
Z;2

Inst
VCC_106;gopVCC
Pin
Z;2

Inst
VCC_107;gopVCC
Pin
Z;2

Inst
VCC_108;gopVCC
Pin
Z;2

Inst
VCC_109;gopVCC
Pin
Z;2

Inst
VCC_110;gopVCC
Pin
Z;2

Inst
VCC_111;gopVCC
Pin
Z;2

Inst
VCC_112;gopVCC
Pin
Z;2

Inst
VCC_113;gopVCC
Pin
Z;2

Inst
VCC_114;gopVCC
Pin
Z;2

Inst
VCC_115;gopVCC
Pin
Z;2

Inst
VCC_116;gopVCC
Pin
Z;2

Inst
VCC_117;gopVCC
Pin
Z;2

Inst
VCC_118;gopVCC
Pin
Z;2

Inst
VCC_119;gopVCC
Pin
Z;2

Inst
VCC_120;gopVCC
Pin
Z;2

Inst
VCC_121;gopVCC
Pin
Z;2

Inst
VCC_122;gopVCC
Pin
Z;2

Inst
VCC_123;gopVCC
Pin
Z;2

Inst
VCC_124;gopVCC
Pin
Z;2

Inst
VCC_125;gopVCC
Pin
Z;2

Inst
VCC_126;gopVCC
Pin
Z;2

Inst
VCC_127;gopVCC
Pin
Z;2

Inst
VCC_128;gopVCC
Pin
Z;2

Inst
VCC_129;gopVCC
Pin
Z;2

Inst
VCC_130;gopVCC
Pin
Z;2

Inst
VCC_131;gopVCC
Pin
Z;2

Inst
VCC_132;gopVCC
Pin
Z;2

Inst
VCC_133;gopVCC
Pin
Z;2

Inst
VCC_134;gopVCC
Pin
Z;2

Inst
VCC_135;gopVCC
Pin
Z;2

Inst
VCC_136;gopVCC
Pin
Z;2

Inst
VCC_137;gopVCC
Pin
Z;2

Inst
VCC_138;gopVCC
Pin
Z;2

Inst
VCC_139;gopVCC
Pin
Z;2

Inst
VCC_140;gopVCC
Pin
Z;2

Inst
VCC_141;gopVCC
Pin
Z;2

Inst
VCC_142;gopVCC
Pin
Z;2

Inst
VCC_143;gopVCC
Pin
Z;2

Inst
VCC_144;gopVCC
Pin
Z;2

Inst
VCC_145;gopVCC
Pin
Z;2

Inst
VCC_146;gopVCC
Pin
Z;2

Inst
VCC_147;gopVCC
Pin
Z;2

Inst
VCC_148;gopVCC
Pin
Z;2

Inst
VCC_149;gopVCC
Pin
Z;2

Inst
VCC_150;gopVCC
Pin
Z;2

Inst
VCC_151;gopVCC
Pin
Z;2

Inst
VCC_152;gopVCC
Pin
Z;2

Inst
VCC_153;gopVCC
Pin
Z;2

Inst
VCC_154;gopVCC
Pin
Z;2

Inst
VCC_155;gopVCC
Pin
Z;2

Inst
VCC_156;gopVCC
Pin
Z;2

Inst
VCC_157;gopVCC
Pin
Z;2

Inst
VCC_158;gopVCC
Pin
Z;2

Inst
VCC_159;gopVCC
Pin
Z;2

Inst
VCC_160;gopVCC
Pin
Z;2

Inst
VCC_161;gopVCC
Pin
Z;2

Inst
VCC_162;gopVCC
Pin
Z;2

Inst
VCC_163;gopVCC
Pin
Z;2

Inst
VCC_164;gopVCC
Pin
Z;2

Inst
VCC_165;gopVCC
Pin
Z;2

Inst
VCC_166;gopVCC
Pin
Z;2

Inst
VCC_167;gopVCC
Pin
Z;2

Inst
VCC_168;gopVCC
Pin
Z;2

Inst
VCC_169;gopVCC
Pin
Z;2

Inst
VCC_170;gopVCC
Pin
Z;2

Inst
VCC_171;gopVCC
Pin
Z;2

Inst
VCC_172;gopVCC
Pin
Z;2

Inst
VCC_173;gopVCC
Pin
Z;2

Inst
VCC_174;gopVCC
Pin
Z;2

Inst
VCC_175;gopVCC
Pin
Z;2

Inst
VCC_176;gopVCC
Pin
Z;2

Inst
VCC_177;gopVCC
Pin
Z;2

Inst
VCC_178;gopVCC
Pin
Z;2

Inst
VCC_179;gopVCC
Pin
Z;2

Inst
VCC_180;gopVCC
Pin
Z;2

Inst
VCC_181;gopVCC
Pin
Z;2

Inst
VCC_182;gopVCC
Pin
Z;2

Inst
VCC_183;gopVCC
Pin
Z;2

Inst
VCC_184;gopVCC
Pin
Z;2

Inst
VCC_185;gopVCC
Pin
Z;2

Inst
VCC_186;gopVCC
Pin
Z;2

Inst
VCC_187;gopVCC
Pin
Z;2

Inst
VCC_188;gopVCC
Pin
Z;2

Inst
VCC_189;gopVCC
Pin
Z;2

Inst
VCC_190;gopVCC
Pin
Z;2

Inst
VCC_191;gopVCC
Pin
Z;2

Inst
VCC_192;gopVCC
Pin
Z;2

Inst
VCC_193;gopVCC
Pin
Z;2

Inst
VCC_194;gopVCC
Pin
Z;2

Inst
VCC_195;gopVCC
Pin
Z;2

Inst
VCC_196;gopVCC
Pin
Z;2

Inst
VCC_197;gopVCC
Pin
Z;2

Inst
VCC_198;gopVCC
Pin
Z;2

Inst
VCC_199;gopVCC
Pin
Z;2

Inst
VCC_200;gopVCC
Pin
Z;2

Inst
VCC_201;gopVCC
Pin
Z;2

Inst
VCC_202;gopVCC
Pin
Z;2

Inst
VCC_203;gopVCC
Pin
Z;2

Inst
VCC_204;gopVCC
Pin
Z;2

Inst
VCC_205;gopVCC
Pin
Z;2

Inst
VCC_206;gopVCC
Pin
Z;2

Inst
VCC_207;gopVCC
Pin
Z;2

Inst
VCC_208;gopVCC
Pin
Z;2

Inst
VCC_209;gopVCC
Pin
Z;2

Inst
VCC_210;gopVCC
Pin
Z;2

Inst
VCC_211;gopVCC
Pin
Z;2

Inst
VCC_212;gopVCC
Pin
Z;2

Inst
VCC_213;gopVCC
Pin
Z;2

Inst
VCC_214;gopVCC
Pin
Z;2

Inst
VCC_215;gopVCC
Pin
Z;2

Inst
VCC_216;gopVCC
Pin
Z;2

Inst
VCC_217;gopVCC
Pin
Z;2

Inst
VCC_218;gopVCC
Pin
Z;2

Inst
VCC_219;gopVCC
Pin
Z;2

Inst
VCC_220;gopVCC
Pin
Z;2

Inst
VCC_221;gopVCC
Pin
Z;2

Inst
VCC_222;gopVCC
Pin
Z;2

Inst
VCC_223;gopVCC
Pin
Z;2

Inst
VCC_224;gopVCC
Pin
Z;2

Inst
VCC_225;gopVCC
Pin
Z;2

Inst
VCC_226;gopVCC
Pin
Z;2

Inst
VCC_227;gopVCC
Pin
Z;2

Inst
VCC_228;gopVCC
Pin
Z;2

Inst
VCC_229;gopVCC
Pin
Z;2

Inst
VCC_230;gopVCC
Pin
Z;2

Inst
VCC_231;gopVCC
Pin
Z;2

Inst
VCC_232;gopVCC
Pin
Z;2

Inst
VCC_233;gopVCC
Pin
Z;2

Inst
VCC_234;gopVCC
Pin
Z;2

Inst
VCC_235;gopVCC
Pin
Z;2

Inst
VCC_236;gopVCC
Pin
Z;2

Inst
VCC_237;gopVCC
Pin
Z;2

Inst
VCC_238;gopVCC
Pin
Z;2

Inst
VCC_239;gopVCC
Pin
Z;2

Inst
VCC_240;gopVCC
Pin
Z;2

Inst
VCC_241;gopVCC
Pin
Z;2

Inst
VCC_242;gopVCC
Pin
Z;2

Inst
VCC_243;gopVCC
Pin
Z;2

Inst
VCC_244;gopVCC
Pin
Z;2

Inst
VCC_245;gopVCC
Pin
Z;2

Inst
VCC_246;gopVCC
Pin
Z;2

Inst
VCC_247;gopVCC
Pin
Z;2

Inst
VCC_248;gopVCC
Pin
Z;2

Inst
VCC_249;gopVCC
Pin
Z;2

Inst
VCC_250;gopVCC
Pin
Z;2

Inst
VCC_251;gopVCC
Pin
Z;2

Inst
VCC_252;gopVCC
Pin
Z;2

Inst
VCC_253;gopVCC
Pin
Z;2

Inst
VCC_254;gopVCC
Pin
Z;2

Inst
VCC_255;gopVCC
Pin
Z;2

Inst
VCC_256;gopVCC
Pin
Z;2

Inst
VCC_257;gopVCC
Pin
Z;2

Inst
VCC_258;gopVCC
Pin
Z;2

Inst
VCC_259;gopVCC
Pin
Z;2

Inst
VCC_260;gopVCC
Pin
Z;2

Inst
VCC_261;gopVCC
Pin
Z;2

Inst
CLKROUTE_0;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_1;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_2;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_3;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_4;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_5;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_6;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_7;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_8;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_9;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_10;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_11;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_12;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_13;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_14;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_15;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_16;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_17;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_18;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_19;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_20;gopCLKROUTE
Pin
CR;2
M;1

Inst
CLKROUTE_21;gopCLKROUTE
Pin
CR;2
M;1

Inst
HCKBROUTE_0;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Inst
HCKBROUTE_1;gopHCKBRoute
Pin
CLKOUT;2
CLKIN;1

Net
Debug/u_buf1/ntD;
Debug/u_buf1/ntDIFFIN;
Debug/u_buf1/ntDO;
Debug/u_buf1/ntDO_N;
L5GND0;
L5GND1;
L5GND2;
L5GND3;
L5GND4;
L5GND5;
L5GND6;
L5GND7;
L5GND8;
L5GND9;
L5GND10;
L5GND11;
L5GND12;
L5GND13;
L5GND14;
L5GND15;
L5GND16;
LinkMain/MAC_10G/apb_clk_rst;
LinkMain/MAC_10G/cfg_fault_inhibit;
LinkMain/MAC_10G/cfg_rx_reset;
LinkMain/MAC_10G/cfg_tx_reset;
LinkMain/MAC_10G/reset_pro_top/N0;
LinkMain/MAC_10G/reset_pro_top/N2;
LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d1;
LinkMain/MAC_10G/reset_pro_top/rx_rst_syn/rst_d1;
LinkMain/MAC_10G/reset_pro_top/tx_rst_syn/rst_d1;
LinkMain/MAC_10G/xge_cfg_reg/N92;
LinkMain/MAC_10G/xge_cfg_reg/N107;
LinkMain/MAC_10G/xge_cfg_reg/N150;
LinkMain/MAC_10G/xge_cfg_reg/N181;
LinkMain/MAC_10G/xge_cfg_reg/N204;
LinkMain/MAC_10G/xge_cfg_reg/N234;
LinkMain/MAC_10G/xge_cfg_reg/N245;
LinkMain/MAC_10G/xge_cfg_reg/N256;
LinkMain/MAC_10G/xge_cfg_reg/N267;
LinkMain/MAC_10G/xge_cfg_reg/N278;
LinkMain/MAC_10G/xge_cfg_reg/N289;
LinkMain/MAC_10G/xge_cfg_reg/N300;
LinkMain/MAC_10G/xge_cfg_reg/N311;
LinkMain/MAC_10G/xge_cfg_reg/N322;
LinkMain/MAC_10G/xge_cfg_reg/N333;
LinkMain/MAC_10G/xge_cfg_reg/N344;
LinkMain/MAC_10G/xge_cfg_reg/N355;
LinkMain/MAC_10G/xge_cfg_reg/N366;
LinkMain/MAC_10G/xge_cfg_reg/N377;
LinkMain/MAC_10G/xge_cfg_reg/N388;
LinkMain/MAC_10G/xge_cfg_reg/N399;
LinkMain/MAC_10G/xge_cfg_reg/N410;
LinkMain/MAC_10G/xge_cfg_reg/N421;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_3;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_9;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_14;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_22;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_32;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_42;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_52;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_62;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_72;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_82;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_92;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_102;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_112;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_121;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_131;
LinkMain/MAC_10G/xge_cfg_reg/N534_47_141;
LinkMain/MAC_10G/xge_cfg_reg/N534_62_92;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_8;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_12;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_20;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_28;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_36;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_43;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_51;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_59;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_67;
LinkMain/MAC_10G/xge_cfg_reg/N534_69_75;
LinkMain/MAC_10G/xge_cfg_reg/_N3883;
LinkMain/MAC_10G/xge_cfg_reg/_N3884;
LinkMain/MAC_10G/xge_cfg_reg/_N3885;
LinkMain/MAC_10G/xge_cfg_reg/_N3886;
LinkMain/MAC_10G/xge_cfg_reg/_N3887;
LinkMain/MAC_10G/xge_cfg_reg/_N3888;
LinkMain/MAC_10G/xge_cfg_reg/_N3889;
LinkMain/MAC_10G/xge_cfg_reg/_N3890;
LinkMain/MAC_10G/xge_cfg_reg/_N3891;
LinkMain/MAC_10G/xge_cfg_reg/_N3892;
LinkMain/MAC_10G/xge_cfg_reg/_N3893;
LinkMain/MAC_10G/xge_cfg_reg/_N3894;
LinkMain/MAC_10G/xge_cfg_reg/_N3895;
LinkMain/MAC_10G/xge_cfg_reg/_N3896;
LinkMain/MAC_10G/xge_cfg_reg/_N3897;
LinkMain/MAC_10G/xge_cfg_reg/_N3898;
LinkMain/MAC_10G/xge_cfg_reg/_N4011;
LinkMain/MAC_10G/xge_cfg_reg/_N4012;
LinkMain/MAC_10G/xge_cfg_reg/_N4013;
LinkMain/MAC_10G/xge_cfg_reg/_N4014;
LinkMain/MAC_10G/xge_cfg_reg/_N4015;
LinkMain/MAC_10G/xge_cfg_reg/_N4016;
LinkMain/MAC_10G/xge_cfg_reg/_N4017;
LinkMain/MAC_10G/xge_cfg_reg/_N4018;
LinkMain/MAC_10G/xge_cfg_reg/_N4019;
LinkMain/MAC_10G/xge_cfg_reg/_N4020;
LinkMain/MAC_10G/xge_cfg_reg/_N4021;
LinkMain/MAC_10G/xge_cfg_reg/_N4022;
LinkMain/MAC_10G/xge_cfg_reg/_N4023;
LinkMain/MAC_10G/xge_cfg_reg/_N4024;
LinkMain/MAC_10G/xge_cfg_reg/_N4025;
LinkMain/MAC_10G/xge_cfg_reg/_N4026;
LinkMain/MAC_10G/xge_cfg_reg/_N4075;
LinkMain/MAC_10G/xge_cfg_reg/_N4076;
LinkMain/MAC_10G/xge_cfg_reg/_N4077;
LinkMain/MAC_10G/xge_cfg_reg/_N4078;
LinkMain/MAC_10G/xge_cfg_reg/_N4079;
LinkMain/MAC_10G/xge_cfg_reg/_N4080;
LinkMain/MAC_10G/xge_cfg_reg/_N4081;
LinkMain/MAC_10G/xge_cfg_reg/_N4082;
LinkMain/MAC_10G/xge_cfg_reg/_N4083;
LinkMain/MAC_10G/xge_cfg_reg/_N4084;
LinkMain/MAC_10G/xge_cfg_reg/_N4085;
LinkMain/MAC_10G/xge_cfg_reg/_N4086;
LinkMain/MAC_10G/xge_cfg_reg/_N4087;
LinkMain/MAC_10G/xge_cfg_reg/_N4088;
LinkMain/MAC_10G/xge_cfg_reg/_N4089;
LinkMain/MAC_10G/xge_cfg_reg/_N4090;
LinkMain/MAC_10G/xge_cfg_reg/_N4147;
LinkMain/MAC_10G/xge_cfg_reg/_N4148;
LinkMain/MAC_10G/xge_cfg_reg/_N4149;
LinkMain/MAC_10G/xge_cfg_reg/_N4150;
LinkMain/MAC_10G/xge_cfg_reg/_N4151;
LinkMain/MAC_10G/xge_cfg_reg/_N4152;
LinkMain/MAC_10G/xge_cfg_reg/_N4153;
LinkMain/MAC_10G/xge_cfg_reg/_N4209;
LinkMain/MAC_10G/xge_cfg_reg/_N4210;
LinkMain/MAC_10G/xge_cfg_reg/_N4305;
LinkMain/MAC_10G/xge_cfg_reg/_N4306;
LinkMain/MAC_10G/xge_cfg_reg/_N4307;
LinkMain/MAC_10G/xge_cfg_reg/_N4308;
LinkMain/MAC_10G/xge_cfg_reg/_N4309;
LinkMain/MAC_10G/xge_cfg_reg/_N4310;
LinkMain/MAC_10G/xge_cfg_reg/_N4311;
LinkMain/MAC_10G/xge_cfg_reg/_N4312;
LinkMain/MAC_10G/xge_cfg_reg/_N4313;
LinkMain/MAC_10G/xge_cfg_reg/_N4587;
LinkMain/MAC_10G/xge_cfg_reg/_N4588;
LinkMain/MAC_10G/xge_cfg_reg/_N4589;
LinkMain/MAC_10G/xge_cfg_reg/_N4590;
LinkMain/MAC_10G/xge_cfg_reg/_N4591;
LinkMain/MAC_10G/xge_cfg_reg/_N4592;
LinkMain/MAC_10G/xge_cfg_reg/_N4593;
LinkMain/MAC_10G/xge_cfg_reg/_N4594;
LinkMain/MAC_10G/xge_cfg_reg/_N4595;
LinkMain/MAC_10G/xge_cfg_reg/_N4596;
LinkMain/MAC_10G/xge_cfg_reg/_N4597;
LinkMain/MAC_10G/xge_cfg_reg/_N4598;
LinkMain/MAC_10G/xge_cfg_reg/_N4599;
LinkMain/MAC_10G/xge_cfg_reg/_N4600;
LinkMain/MAC_10G/xge_cfg_reg/_N4601;
LinkMain/MAC_10G/xge_cfg_reg/_N4602;
LinkMain/MAC_10G/xge_cfg_reg/_N4683;
LinkMain/MAC_10G/xge_cfg_reg/_N4730;
LinkMain/MAC_10G/xge_cfg_reg/_N4811;
LinkMain/MAC_10G/xge_cfg_reg/_N4907;
LinkMain/MAC_10G/xge_cfg_reg/_N4940;
LinkMain/MAC_10G/xge_cfg_reg/_N4941;
LinkMain/MAC_10G/xge_cfg_reg/_N4942;
LinkMain/MAC_10G/xge_cfg_reg/_N4943;
LinkMain/MAC_10G/xge_cfg_reg/_N4944;
LinkMain/MAC_10G/xge_cfg_reg/_N4945;
LinkMain/MAC_10G/xge_cfg_reg/_N4946;
LinkMain/MAC_10G/xge_cfg_reg/_N4947;
LinkMain/MAC_10G/xge_cfg_reg/_N4948;
LinkMain/MAC_10G/xge_cfg_reg/_N4949;
LinkMain/MAC_10G/xge_cfg_reg/_N4950;
LinkMain/MAC_10G/xge_cfg_reg/_N4951;
LinkMain/MAC_10G/xge_cfg_reg/_N4952;
LinkMain/MAC_10G/xge_cfg_reg/_N4953;
LinkMain/MAC_10G/xge_cfg_reg/_N4971;
LinkMain/MAC_10G/xge_cfg_reg/_N4972;
LinkMain/MAC_10G/xge_cfg_reg/_N4973;
LinkMain/MAC_10G/xge_cfg_reg/_N4974;
LinkMain/MAC_10G/xge_cfg_reg/_N4975;
LinkMain/MAC_10G/xge_cfg_reg/_N4976;
LinkMain/MAC_10G/xge_cfg_reg/_N4977;
LinkMain/MAC_10G/xge_cfg_reg/_N4978;
LinkMain/MAC_10G/xge_cfg_reg/_N4979;
LinkMain/MAC_10G/xge_cfg_reg/_N4980;
LinkMain/MAC_10G/xge_cfg_reg/_N4981;
LinkMain/MAC_10G/xge_cfg_reg/_N4982;
LinkMain/MAC_10G/xge_cfg_reg/_N4983;
LinkMain/MAC_10G/xge_cfg_reg/_N4984;
LinkMain/MAC_10G/xge_cfg_reg/_N4985;
LinkMain/MAC_10G/xge_cfg_reg/_N4986;
LinkMain/MAC_10G/xge_cfg_reg/_N13780;
LinkMain/MAC_10G/xge_cfg_reg/_N13788;
LinkMain/MAC_10G/xge_cfg_reg/_N13795;
LinkMain/MAC_10G/xge_cfg_reg/_N13802;
LinkMain/MAC_10G/xge_cfg_reg/_N13807;
LinkMain/MAC_10G/xge_cfg_reg/_N13813;
LinkMain/MAC_10G/xge_cfg_reg/_N13816;
LinkMain/MAC_10G/xge_cfg_reg/_N13819;
LinkMain/MAC_10G/xge_cfg_reg/_N13820;
LinkMain/MAC_10G/xge_cfg_reg/_N16666;
LinkMain/MAC_10G/xge_cfg_reg/_N16667;
LinkMain/MAC_10G/xge_cfg_reg/_N16668;
LinkMain/MAC_10G/xge_cfg_reg/_N16669;
LinkMain/MAC_10G/xge_cfg_reg/fault_inhibit_reg;
LinkMain/MAC_10G/xge_cfg_reg/reg_renb_dly;
LinkMain/MAC_10G/xge_cfg_reg/reg_renb_vld;
LinkMain/MAC_10G/xge_cfg_reg/reg_wenb_ff1;
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/rx_packet_sta_clr_reg;
LinkMain/MAC_10G/xge_cfg_reg/rx_pfc_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/rx_reset_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_packet_sta_clr_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_en_reg;
LinkMain/MAC_10G/xge_cfg_reg/tx_reset_reg;
LinkMain/MAC_10G/xge_cfg_reg/xon_reg;
LinkMain/MAC_10G/xge_mac_alarm_detect/N225;
LinkMain/MAC_10G/xge_mac_alarm_detect/N227;
LinkMain/MAC_10G/xge_mac_alarm_detect/N228;
LinkMain/MAC_10G/xge_mac_alarm_detect/N232;
LinkMain/MAC_10G/xge_mac_alarm_detect/N233;
LinkMain/MAC_10G/xge_mac_alarm_detect/N234;
LinkMain/MAC_10G/xge_mac_alarm_detect/N247;
LinkMain/MAC_10G/xge_mac_alarm_detect/N269;
LinkMain/MAC_10G/xge_mac_alarm_detect/N270;
LinkMain/MAC_10G/xge_mac_alarm_detect/N275;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N722;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N2937;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N13463;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N13497;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N13553;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15555;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15556;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15599;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15604;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15609;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15614;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15619;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15620;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15628;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15633;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15638;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15643;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15648;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N15653;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N16242;
LinkMain/MAC_10G/xge_mac_alarm_detect/_N16244;
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s0;
LinkMain/MAC_10G/xge_mac_alarm_detect/fault_seq_s4;
LinkMain/MAC_10G/xge_mac_alarm_insert/N33;
LinkMain/MAC_10G/xge_mac_reg_union_inst/N142_4;
LinkMain/MAC_10G/xgmii_clk_rx_rst;
LinkMain/MAC_10G/xgmii_clk_tx_rst;
LinkMain/N44_inv;
LinkMain/PCS_10G/_N1355;
LinkMain/PCS_10G/cfg_prbs_rx_en;
LinkMain/PCS_10G/rx_descr_vld;
LinkMain/PCS_10G/rx_syn_vld;
LinkMain/PCS_10G/rxd_dec_en;
LinkMain/PCS_10G/tx_seq_en_d;
LinkMain/PCS_10G/u0_tx_encode/tx_seq_en0;
LinkMain/PCS_10G/u1_tx_scramble/tx_seq_en_d0;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N226_co;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2653;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2654;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2655;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2656;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2657;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2658;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2659;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2660;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2661;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2664;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2665;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2666;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2667;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2668;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2669;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2670;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2671;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N2672;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/_N15902;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rempty;
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wfull;
LinkMain/PCS_10G/u2_tx_gearbox/N91_inv;
LinkMain/PCS_10G/u2_tx_gearbox/N98;
LinkMain/PCS_10G/u2_tx_gearbox/_N1316;
LinkMain/PCS_10G/u2_tx_gearbox/_N1340;
LinkMain/PCS_10G/u2_tx_gearbox/_N15562;
LinkMain/PCS_10G/u2_tx_gearbox/_N15895;
LinkMain/PCS_10G/u2_tx_gearbox/rd_en;
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d1;
LinkMain/PCS_10G/u2_tx_gearbox/rd_en_d2;
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst;
LinkMain/PCS_10G/u2_tx_gearbox/rd_rst_d1;
LinkMain/PCS_10G/u2_tx_gearbox/wr_en;
LinkMain/PCS_10G/u3_rx_synchronization/N35;
LinkMain/PCS_10G/u3_rx_synchronization/N103;
LinkMain/PCS_10G/u3_rx_synchronization/N123;
LinkMain/PCS_10G/u3_rx_synchronization/N189;
LinkMain/PCS_10G/u3_rx_synchronization/N267;
LinkMain/PCS_10G/u3_rx_synchronization/N295;
LinkMain/PCS_10G/u3_rx_synchronization/N327;
LinkMain/PCS_10G/u3_rx_synchronization/_N1429;
LinkMain/PCS_10G/u3_rx_synchronization/_N1469;
LinkMain/PCS_10G/u3_rx_synchronization/_N2871;
LinkMain/PCS_10G/u3_rx_synchronization/_N2873;
LinkMain/PCS_10G/u3_rx_synchronization/_N14026;
LinkMain/PCS_10G/u3_rx_synchronization/_N14029;
LinkMain/PCS_10G/u3_rx_synchronization/_N14473;
LinkMain/PCS_10G/u3_rx_synchronization/_N15416;
LinkMain/PCS_10G/u3_rx_synchronization/_N15926;
LinkMain/PCS_10G/u3_rx_synchronization/_N16672;
LinkMain/PCS_10G/u3_rx_synchronization/data_h_vld;
LinkMain/PCS_10G/u3_rx_synchronization/loopback_d1;
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_vld_d;
LinkMain/PCS_10G/u3_rx_synchronization/syn_align;
LinkMain/PCS_10G/u3_rx_synchronization/test_sh_d;
LinkMain/PCS_10G/u4_rx_descramble/N0;
LinkMain/PCS_10G/u4_rx_descramble/N410;
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_d;
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_vld_mux;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1388;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1571;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1575;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2675;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2676;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2677;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2678;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2679;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2680;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2681;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2682;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2683;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2684;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2685;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2686;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2687;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2688;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N2689;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15262;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15267;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15331;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15336;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15341;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15346;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15351;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15356;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15361;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15366;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15371;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15376;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15381;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/_N15386;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/clk_en_mux;
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/error;
LinkMain/PCS_10G/u5_rx_decode/N15;
LinkMain/PCS_10G/u5_rx_decode/N24;
LinkMain/PCS_10G/u5_rx_decode/N37;
LinkMain/PCS_10G/u5_rx_decode/N48;
LinkMain/PCS_10G/u5_rx_decode/N48_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N60;
LinkMain/PCS_10G/u5_rx_decode/N60_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N73;
LinkMain/PCS_10G/u5_rx_decode/N86;
LinkMain/PCS_10G/u5_rx_decode/N99;
LinkMain/PCS_10G/u5_rx_decode/N112;
LinkMain/PCS_10G/u5_rx_decode/N125;
LinkMain/PCS_10G/u5_rx_decode/N125_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N138;
LinkMain/PCS_10G/u5_rx_decode/N149;
LinkMain/PCS_10G/u5_rx_decode/N162;
LinkMain/PCS_10G/u5_rx_decode/N190;
LinkMain/PCS_10G/u5_rx_decode/N221_and_4;
LinkMain/PCS_10G/u5_rx_decode/N244;
LinkMain/PCS_10G/u5_rx_decode/N547;
LinkMain/PCS_10G/u5_rx_decode/N547_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N557;
LinkMain/PCS_10G/u5_rx_decode/N557_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/N558;
LinkMain/PCS_10G/u5_rx_decode/N564;
LinkMain/PCS_10G/u5_rx_decode/N580;
LinkMain/PCS_10G/u5_rx_decode/N720;
LinkMain/PCS_10G/u5_rx_decode/N776;
LinkMain/PCS_10G/u5_rx_decode/N816;
LinkMain/PCS_10G/u5_rx_decode/N855;
LinkMain/PCS_10G/u5_rx_decode/N858;
LinkMain/PCS_10G/u5_rx_decode/N893;
LinkMain/PCS_10G/u5_rx_decode/N919;
LinkMain/PCS_10G/u5_rx_decode/N925;
LinkMain/PCS_10G/u5_rx_decode/N926;
LinkMain/PCS_10G/u5_rx_decode/N927;
LinkMain/PCS_10G/u5_rx_decode/N928;
LinkMain/PCS_10G/u5_rx_decode/N929;
LinkMain/PCS_10G/u5_rx_decode/N929_co;
LinkMain/PCS_10G/u5_rx_decode/_N3158;
LinkMain/PCS_10G/u5_rx_decode/_N5103;
LinkMain/PCS_10G/u5_rx_decode/_N5150;
LinkMain/PCS_10G/u5_rx_decode/_N5181;
LinkMain/PCS_10G/u5_rx_decode/_N5182;
LinkMain/PCS_10G/u5_rx_decode/_N5183;
LinkMain/PCS_10G/u5_rx_decode/_N5184;
LinkMain/PCS_10G/u5_rx_decode/_N5185;
LinkMain/PCS_10G/u5_rx_decode/_N5188;
LinkMain/PCS_10G/u5_rx_decode/_N13824;
LinkMain/PCS_10G/u5_rx_decode/_N13832;
LinkMain/PCS_10G/u5_rx_decode/_N13889;
LinkMain/PCS_10G/u5_rx_decode/_N13890;
LinkMain/PCS_10G/u5_rx_decode/_N13891;
LinkMain/PCS_10G/u5_rx_decode/_N13891_fastcpy;
LinkMain/PCS_10G/u5_rx_decode/_N13893;
LinkMain/PCS_10G/u5_rx_decode/_N13899;
LinkMain/PCS_10G/u5_rx_decode/_N13900;
LinkMain/PCS_10G/u5_rx_decode/_N13901;
LinkMain/PCS_10G/u5_rx_decode/_N13904;
LinkMain/PCS_10G/u5_rx_decode/_N13957;
LinkMain/PCS_10G/u5_rx_decode/_N13958;
LinkMain/PCS_10G/u5_rx_decode/_N15974;
LinkMain/PCS_10G/u5_rx_decode/_N15988;
LinkMain/PCS_10G/u5_rx_decode/_N16011;
LinkMain/PCS_10G/u5_rx_decode/_N16015;
LinkMain/PCS_10G/u5_rx_decode/_N16019;
LinkMain/PCS_10G/u5_rx_decode/_N16140;
LinkMain/PCS_10G/u5_rx_decode/_N16170;
LinkMain/PCS_10G/u5_rx_decode/rxd_vld;
LinkMain/PCS_10G/u5_rx_decode/rxd_vld_d;
LinkMain/PCS_10G/u6_rx_ctc/_N15424;
LinkMain/PCS_10G/u6_rx_ctc/_N15428;
LinkMain/PCS_10G/u6_rx_ctc/_N15434;
LinkMain/PCS_10G/u6_rx_ctc/_N15439;
LinkMain/PCS_10G/u6_rx_ctc/_N15444;
LinkMain/PCS_10G/u6_rx_ctc/_N15449;
LinkMain/PCS_10G/u6_rx_ctc/_N15454;
LinkMain/PCS_10G/u6_rx_ctc/_N15459;
LinkMain/PCS_10G/u6_rx_ctc/_N15464;
LinkMain/PCS_10G/u6_rx_ctc/_N15469;
LinkMain/PCS_10G/u6_rx_ctc/_N15474;
LinkMain/PCS_10G/u6_rx_ctc/_N15479;
LinkMain/PCS_10G/u6_rx_ctc/_N15483;
LinkMain/PCS_10G/u6_rx_ctc/_N15489;
LinkMain/PCS_10G/u6_rx_ctc/_N15706;
LinkMain/PCS_10G/u6_rx_ctc/_N15711;
LinkMain/PCS_10G/u6_rx_ctc/_N15716;
LinkMain/PCS_10G/u6_rx_ctc/_N15721;
LinkMain/PCS_10G/u6_rx_ctc/_N15726;
LinkMain/PCS_10G/u6_rx_ctc/_N15731;
LinkMain/PCS_10G/u6_rx_ctc/_N15736;
LinkMain/PCS_10G/u6_rx_ctc/_N15741;
LinkMain/PCS_10G/u6_rx_ctc/_N15746;
LinkMain/PCS_10G/u6_rx_ctc/_N15751;
LinkMain/PCS_10G/u6_rx_ctc/_N15756;
LinkMain/PCS_10G/u6_rx_ctc/_N15761;
LinkMain/PCS_10G/u6_rx_ctc/_N15766;
LinkMain/PCS_10G/u6_rx_ctc/_N15771;
LinkMain/PCS_10G/u6_rx_ctc/almost_empty_r1;
LinkMain/PCS_10G/u6_rx_ctc/almost_full_r1;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N1060;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2593;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2594;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2595;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2596;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2597;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2598;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2599;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2600;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2601;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2604;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2605;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2606;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2607;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2608;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2609;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2610;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2611;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/_N2612;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rempty;
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wfull;
LinkMain/PCS_10G/u6_rx_ctc/rd_en;
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_d1;
LinkMain/PCS_10G/u6_rx_ctc/rd_rst_n;
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r2;
LinkMain/PCS_10G/u6_rx_ctc/rd_start_flag_r3;
LinkMain/PCS_10G/u6_rx_ctc/wr_en;
LinkMain/PCS_10G/u7_reg_management/N28;
LinkMain/PCS_10G/u7_reg_management/N54;
LinkMain/PCS_10G/u7_reg_management/N92;
LinkMain/PCS_10G/u7_reg_management/N162_48_17;
LinkMain/PCS_10G/u7_reg_management/N228;
LinkMain/PCS_10G/u7_reg_management/_N3310;
LinkMain/PCS_10G/u7_reg_management/_N3320;
LinkMain/PCS_10G/u7_reg_management/_N3432;
LinkMain/PCS_10G/u7_reg_management/_N3433;
LinkMain/PCS_10G/u7_reg_management/_N3434;
LinkMain/PCS_10G/u7_reg_management/_N3435;
LinkMain/PCS_10G/u7_reg_management/_N3436;
LinkMain/PCS_10G/u7_reg_management/_N3437;
LinkMain/PCS_10G/u7_reg_management/_N3439;
LinkMain/PCS_10G/u7_reg_management/_N3440;
LinkMain/PCS_10G/u7_reg_management/_N3441;
LinkMain/PCS_10G/u7_reg_management/_N3442;
LinkMain/PCS_10G/u7_reg_management/_N3444;
LinkMain/PCS_10G/u7_reg_management/_N3446;
LinkMain/PCS_10G/u7_reg_management/_N3537;
LinkMain/PCS_10G/u7_reg_management/_N3625;
LinkMain/PCS_10G/u7_reg_management/_N3657;
LinkMain/PCS_10G/u7_reg_management/_N3658;
LinkMain/PCS_10G/u7_reg_management/_N3659;
LinkMain/PCS_10G/u7_reg_management/_N3660;
LinkMain/PCS_10G/u7_reg_management/_N3663;
LinkMain/PCS_10G/u7_reg_management/_N3664;
LinkMain/PCS_10G/u7_reg_management/_N3669;
LinkMain/PCS_10G/u7_reg_management/_N3670;
LinkMain/PCS_10G/u7_reg_management/_N3672;
LinkMain/PCS_10G/u7_reg_management/_N3683;
LinkMain/PCS_10G/u7_reg_management/_N13800;
LinkMain/PCS_10G/u7_reg_management/_N14032;
LinkMain/PCS_10G/u7_reg_management/_N15525;
LinkMain/PCS_10G/u7_reg_management/_N15530;
LinkMain/PCS_10G/u7_reg_management/_N15948;
LinkMain/PCS_10G/u7_reg_management/_N15949;
LinkMain/PCS_10G/u7_reg_management/aligned_reg;
LinkMain/PCS_10G/u7_reg_management/block_lock_reg;
LinkMain/PCS_10G/u7_reg_management/pcs_loopback_reg;
LinkMain/PCS_10G/u7_reg_management/pcs_reset_reg;
LinkMain/PCS_10G/u7_reg_management/pma_loopback_reg;
LinkMain/PCS_10G/u7_reg_management/pma_reset_reg;
LinkMain/PCS_10G/u7_reg_management/prbs_rx_en_reg;
LinkMain/PCS_10G/u7_reg_management/prbs_tx_en_reg;
LinkMain/PCS_10G/u7_reg_management/reg_renb_dly;
LinkMain/PCS_10G/u7_reg_management/reg_renb_vld;
LinkMain/PCS_10G/u7_reg_management/reg_wenb_ff1;
LinkMain/PCS_10G/u7_reg_management/signal_ok;
LinkMain/PHY_10G/N114_inv;
LinkMain/PHY_10G/P_HPLL_POWERDOWN;
LinkMain/PHY_10G/P_HPLL_RST;
LinkMain/PHY_10G/P_HPLL_VCO_CALIB_EN;
LinkMain/PHY_10G/P_PCS_RX_RST_0;
LinkMain/PHY_10G/P_PCS_TX_RST_0;
LinkMain/PHY_10G/P_RX_LANE_POWERDOWN_0;
LinkMain/PHY_10G/P_RX_PMA_RST_0;
LinkMain/PHY_10G/P_TX_LANE_POWERDOWN_0;
LinkMain/PHY_10G/P_TX_PMA_RST_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N143_inv;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N160;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N271;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N394;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N412;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2718;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2719;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2720;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2721;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2722;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2723;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2724;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2725;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2728;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2729;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2730;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2731;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2732;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2733;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2734;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2735;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N2994_inv;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N3017;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N3018;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N13543;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N13858;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N13860;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N14486;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N15967;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/_N16066;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_calib_done;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_enable;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_psel;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_write;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/pwrite;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/res_cal_rst;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/rstn;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK0_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK90_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK180_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_CK270_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_READY_IN_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_HPLL_REFCLK_IN_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/PMA_TX_SYNC_HPLL_IN_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_ENABLE_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_PSEL_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_READY_HPLL;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_WRITE_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_LPLL_REFCLK_IN_0;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/ntREFCLKN;
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/ntREFCLKP;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N311;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N327;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N363_inv;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N1012;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2565;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2566;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2567;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2568;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2569;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2570;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2571;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2572;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2573;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2574;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2575;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2576;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2577;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2578;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2579;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2580;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2581;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2582;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2583;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2584;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2585;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2586;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2587;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2588;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2589;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N2590;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N13924;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N13925;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N13929;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N13932;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15577;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15582;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15588;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15589;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15939;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N15955;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N16037;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N16041;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N16074;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/_N16665;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N37;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2553;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2554;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2555;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2556;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2557;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2558;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2559;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2560;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2561;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N2562;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N15501;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N15505;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/_N16673;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_ff;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/signal_b_neg;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N37;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N45;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2615;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2616;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2617;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2618;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2619;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2620;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2621;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2622;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2623;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N2624;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N15114;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N15780;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/_N16671;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_ff;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/signal_b_neg;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N276;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N38;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2535;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2536;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2537;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2538;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2539;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2540;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2541;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2542;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2543;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2544;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2545;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2546;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2547;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2548;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2549;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N2550;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N15536;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N15541;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/_N15874;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N0_inv;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N221;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N252;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N253;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N4;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2495;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2496;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2497;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2498;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2499;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2500;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2501;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2502;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2503;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N2504;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N5248;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N13885;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N13986;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N13987;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N13991;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N14952;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N15857;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N15970;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N16029;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N16030;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N16057;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N16122;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/_N16664;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N31;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2643;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2644;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2645;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2646;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2647;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2648;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2649;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2650;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2692;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2693;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2694;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2695;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2696;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2697;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2698;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/_N2699;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/s_hpll_rstn;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/s_pll_lock;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/wtchdg_rstn;
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/o_hpll_done;
LinkMain/PHY_10G/o_p_hpll_lock;
LinkMain/RegCONFIG/core_pready;
LinkMain/Reg_bridge/mac_pready;
LinkMain/cfg_pcs_loopback_0;
LinkMain/cfg_pcs_reset;
LinkMain/cfg_pma_reset;
LinkMain/hsst_pready;
LinkMain/hsst_rst_done;
LinkMain/hsst_rxlane_done_0;
LinkMain/hsst_txlane_done_0;
LinkMain/o_p_clk2core_rx_0;
LinkMain/o_p_clk2core_tx_0;
LinkMain/o_p_lx_cdr_align_0;
LinkMain/o_p_refck2core_0;
LinkMain/o_p_rx_sigdet_sta_0;
LinkMain/o_rxq_start_0;
LinkMain/o_usclk;
LinkMain/p_pma_nearend_ploop;
LinkMain/pcs_paddr_14;
LinkMain/pcs_rx_rst_inst/N21;
LinkMain/pcs_rx_rst_inst/_N1287;
LinkMain/pcs_rx_rst_inst/_N15888;
LinkMain/pcs_rx_rst_inst/cfg_rst_d1;
LinkMain/pcs_tx_rst_inst/N21;
LinkMain/pcs_tx_rst_inst/_N852;
LinkMain/pcs_tx_rst_inst/_N15841;
LinkMain/pcs_tx_rst_inst/cfg_rst_d1;
LinkMain/pma_hsst_rst_inst/N21;
LinkMain/pma_hsst_rst_inst/_N786;
LinkMain/pma_hsst_rst_inst/_N15870;
LinkMain/pma_hsst_rst_inst/cfg_rst_d1;
LinkMain/rst_debounce_inst/N32;
LinkMain/rst_debounce_inst/_N2507;
LinkMain/rst_debounce_inst/_N2508;
LinkMain/rst_debounce_inst/_N2509;
LinkMain/rst_debounce_inst/_N2510;
LinkMain/rst_debounce_inst/_N2511;
LinkMain/rst_debounce_inst/_N2512;
LinkMain/rst_debounce_inst/_N2513;
LinkMain/rst_debounce_inst/_N2514;
LinkMain/rst_debounce_inst/_N2515;
LinkMain/rst_debounce_inst/_N2516;
LinkMain/rst_debounce_inst/_N15664;
LinkMain/rst_debounce_inst/_N15670;
LinkMain/rx_data_slip_0;
LinkMain/rx_data_vld_0;
LinkMain/rxclk;
LinkMain/rxlane_done;
LinkMain/slow_rst_done;
LinkMain/txclk;
LinkMain/txlane_done;
QR1_ref_clk_156_n;
QR1_ref_clk_156_p;
_N0;
_N2914;
_N3182;
_N5297;
_N5334;
_N13699;
_N13778;
_N13827;
_N13857;
_N13959;
_N14272;
_N14272_co;
_N15075;
apb_penable;
apb_pready;
apb_psel;
apb_pwrite;
clk_50;
fan;
fan_obuf/ntO;
fan_obuf/ntT;
fpga_rst_n;
fpga_rst_n_ibuf/ntD;
fpga_rst_n_ibuf/ntDO;
fpga_rst_n_ibuf/ntDO_N;
i_clk_50;
i_clk_50_ibuf/ntD;
i_clk_50_ibuf/ntDO;
i_clk_50_ibuf/ntDO_N;
i_clk_100_n;
i_clk_100_p;
nt_fpga_rst_n;
nt_i_clk_50;
nt_rxd;
nt_txd;
ntclkbufg_0;
rxd;
rxd_ibuf/ntD;
rxd_ibuf/ntDO;
rxd_ibuf/ntDO_N;
sfp_1_rx_n;
sfp_1_rx_p;
sfp_1_tx_dis;
sfp_1_tx_dis_obuf/ntO;
sfp_1_tx_dis_obuf/ntT;
sfp_1_tx_n;
sfp_1_tx_p;
txd;
txd_obuf/ntO;
txd_obuf/ntT;
uart_ctrl_inst/rx_fifo_rd_data_valid;
uart_ctrl_inst/sync_rst_n;
uart_ctrl_inst/tx_fifo_wr_data_req;
uart_ctrl_inst/u_uart_ctrl/apb_cmd_done;
uart_ctrl_inst/u_uart_ctrl/apb_cmd_en;
uart_ctrl_inst/u_uart_ctrl/mdio_cmd_done;
uart_ctrl_inst/u_uart_ctrl/mdio_cmd_en;
uart_ctrl_inst/u_uart_ctrl/mdio_tx_fifo_wr_data_req;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N41;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N136;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N143;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N198;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N210;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N226;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N234;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2701;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2702;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2703;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2704;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2705;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2706;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2707;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2708;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2709;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2710;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2711;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2712;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2713;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2714;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N2715;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N14034;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N14037;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N15676;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/_N15681;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data_req;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt_start1;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata_valid;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/time_out;
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/tx_enable;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N188[0]_inv;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N294;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N299;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N304;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N313;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N317;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N321;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N325;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N405_inv_inv;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N77;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N128;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N153;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2519;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2520;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2521;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2522;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2523;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2524;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2525;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2526;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2527;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2528;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2529;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2530;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2531;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N2532;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N13615;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N13978;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N15791;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N15796;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N15799;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N15800;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N16105;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N16108;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N16110;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/_N16670;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/apb_fifo_data_req;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cmd_en;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_r_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_r_addr_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_r_addr_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_addr_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_addr_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/in_st_w_data_b3;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_r_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_r_addr_b1;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_r_addr_b2;
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/st_w_addr_b0;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N107_eq1_3;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/N353;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N22;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N23;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N28;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N34;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N2743;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N2744;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N13663;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N13776;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N14036;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N16068;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/_N16132;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/fsm_sta;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/mdc;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/mdc_pos;
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/rdata_en;
uart_ctrl_inst/u_uart_ctrl/we;
uart_ctrl_inst/u_uart_top/clk_en;
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data_req;
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data_valid;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2627;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2628;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2629;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2630;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2631;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2632;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2633;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2634;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2635;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2636;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2637;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2638;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2639;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N2640;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N15811;
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/_N15816;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N155;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/N164;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_down;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/in_cyc;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_req;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_sample;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r1;
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_r2;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/clken;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_over;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_req;
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/valid_temp;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/empty;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/full;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N958;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N1249;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N15962;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N16071;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N16098;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N16099;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/rd_en;
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/wr_en;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/empty;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/full;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N1123;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N1136;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N1140;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N13935;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N16115;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/_N16674;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/rd_en;
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/wr_en;
LinkMain/MAC_10G/cfg_paddr [0];
LinkMain/MAC_10G/cfg_paddr [1];
LinkMain/MAC_10G/cfg_paddr [2];
LinkMain/MAC_10G/cfg_paddr [3];
LinkMain/MAC_10G/cfg_paddr [4];
LinkMain/MAC_10G/cfg_paddr [5];
LinkMain/MAC_10G/cfg_prdata [0];
LinkMain/MAC_10G/cfg_prdata [1];
LinkMain/MAC_10G/cfg_prdata [2];
LinkMain/MAC_10G/cfg_prdata [3];
LinkMain/MAC_10G/cfg_prdata [4];
LinkMain/MAC_10G/cfg_prdata [5];
LinkMain/MAC_10G/cfg_prdata [6];
LinkMain/MAC_10G/cfg_prdata [7];
LinkMain/MAC_10G/cfg_prdata [8];
LinkMain/MAC_10G/cfg_prdata [9];
LinkMain/MAC_10G/cfg_prdata [10];
LinkMain/MAC_10G/cfg_prdata [11];
LinkMain/MAC_10G/cfg_prdata [12];
LinkMain/MAC_10G/cfg_prdata [13];
LinkMain/MAC_10G/cfg_prdata [14];
LinkMain/MAC_10G/cfg_prdata [15];
LinkMain/MAC_10G/cfg_prdata [16];
LinkMain/MAC_10G/cfg_prdata [17];
LinkMain/MAC_10G/cfg_prdata [18];
LinkMain/MAC_10G/cfg_prdata [19];
LinkMain/MAC_10G/cfg_prdata [20];
LinkMain/MAC_10G/cfg_prdata [21];
LinkMain/MAC_10G/cfg_prdata [22];
LinkMain/MAC_10G/cfg_prdata [23];
LinkMain/MAC_10G/cfg_prdata [24];
LinkMain/MAC_10G/cfg_prdata [25];
LinkMain/MAC_10G/cfg_prdata [26];
LinkMain/MAC_10G/cfg_prdata [27];
LinkMain/MAC_10G/cfg_prdata [28];
LinkMain/MAC_10G/cfg_prdata [29];
LinkMain/MAC_10G/cfg_prdata [30];
LinkMain/MAC_10G/cfg_prdata [31];
LinkMain/MAC_10G/link_fault [0];
LinkMain/MAC_10G/link_fault [1];
LinkMain/MAC_10G/link_fault [2];
LinkMain/MAC_10G/link_fault_toreg [0];
LinkMain/MAC_10G/link_fault_toreg [1];
LinkMain/MAC_10G/link_fault_toreg [2];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [0];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [1];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [2];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [3];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [4];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [5];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [6];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [7];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [8];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [9];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [10];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [11];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [12];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [13];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [14];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [15];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [16];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [17];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [18];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [19];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [20];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [21];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [22];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [23];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [24];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [25];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [26];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [27];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [28];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [29];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [30];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [31];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [32];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [33];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [34];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [35];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [36];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [37];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [38];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [39];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [40];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [41];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [42];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [43];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [44];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [45];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [46];
LinkMain/MAC_10G/xge_cfg_reg/pause_mac [47];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc0_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc1_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc2_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc3_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc4_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc5_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc6_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_pause_req_time_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/pfc7_send_interval_reg [15];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/pfc_pri_req_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [0];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [1];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [2];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [3];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [4];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [5];
LinkMain/MAC_10G/xge_cfg_reg/reg_waddr [6];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [0];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [1];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [2];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [3];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [4];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [5];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [6];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [7];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [8];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [9];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [10];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [11];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [12];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [13];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [14];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [15];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [16];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [17];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [18];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [19];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [20];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [21];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [22];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [23];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [24];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [25];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [26];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [27];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [28];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [29];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [30];
LinkMain/MAC_10G/xge_cfg_reg/reg_wdata [31];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/rx_mtu_size_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/tx_ipg_value_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [7];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [8];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [9];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [10];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [11];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [12];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [13];
LinkMain/MAC_10G/xge_cfg_reg/tx_mtu_size_reg [14];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [0];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [1];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [2];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [3];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [4];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [5];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [6];
LinkMain/MAC_10G/xge_cfg_reg/tx_pfc_pri_en_reg [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/N54.co [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/N55.co [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/N68.co [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [3];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [5];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/col_cnt [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/nb1 [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_cnt [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [3];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [5];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [9];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [11];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [13];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [15];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [17];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [19];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [21];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [23];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [25];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [27];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [29];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [30];
LinkMain/MAC_10G/xge_mac_alarm_detect/seq_type [31];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [0];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [1];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [2];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [3];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [4];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [5];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [6];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [7];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [8];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [9];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [10];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [11];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [12];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [13];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [14];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [15];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [16];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [17];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [18];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [19];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [20];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [21];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [22];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [23];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [24];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [25];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [26];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [27];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [28];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [29];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [30];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [31];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [32];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [33];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [34];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [35];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [36];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [37];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [38];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [39];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [40];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [41];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [42];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [43];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [44];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [45];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [46];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [47];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [48];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [49];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [50];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [51];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [52];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [53];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [54];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [55];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [56];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [57];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [58];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [59];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [60];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [61];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [62];
LinkMain/MAC_10G/xge_mac_alarm_detect/xgmii_rxd_d [63];
LinkMain/PCS_10G/pattern_err_count [0];
LinkMain/PCS_10G/pattern_err_count [1];
LinkMain/PCS_10G/pattern_err_count [2];
LinkMain/PCS_10G/pattern_err_count [3];
LinkMain/PCS_10G/pattern_err_count [4];
LinkMain/PCS_10G/pattern_err_count [5];
LinkMain/PCS_10G/pattern_err_count [6];
LinkMain/PCS_10G/pattern_err_count [7];
LinkMain/PCS_10G/pattern_err_count [8];
LinkMain/PCS_10G/pattern_err_count [9];
LinkMain/PCS_10G/pattern_err_count [10];
LinkMain/PCS_10G/pattern_err_count [11];
LinkMain/PCS_10G/pattern_err_count [12];
LinkMain/PCS_10G/pattern_err_count [13];
LinkMain/PCS_10G/pattern_err_count [14];
LinkMain/PCS_10G/pattern_err_count [15];
LinkMain/PCS_10G/rx_descr_data [0];
LinkMain/PCS_10G/rx_descr_data [1];
LinkMain/PCS_10G/rx_descr_data [2];
LinkMain/PCS_10G/rx_descr_data [3];
LinkMain/PCS_10G/rx_descr_data [4];
LinkMain/PCS_10G/rx_descr_data [5];
LinkMain/PCS_10G/rx_descr_data [6];
LinkMain/PCS_10G/rx_descr_data [7];
LinkMain/PCS_10G/rx_descr_data [8];
LinkMain/PCS_10G/rx_descr_data [9];
LinkMain/PCS_10G/rx_descr_data [10];
LinkMain/PCS_10G/rx_descr_data [11];
LinkMain/PCS_10G/rx_descr_data [12];
LinkMain/PCS_10G/rx_descr_data [13];
LinkMain/PCS_10G/rx_descr_data [14];
LinkMain/PCS_10G/rx_descr_data [15];
LinkMain/PCS_10G/rx_descr_data [16];
LinkMain/PCS_10G/rx_descr_data [17];
LinkMain/PCS_10G/rx_descr_data [18];
LinkMain/PCS_10G/rx_descr_data [19];
LinkMain/PCS_10G/rx_descr_data [20];
LinkMain/PCS_10G/rx_descr_data [21];
LinkMain/PCS_10G/rx_descr_data [22];
LinkMain/PCS_10G/rx_descr_data [23];
LinkMain/PCS_10G/rx_descr_data [24];
LinkMain/PCS_10G/rx_descr_data [25];
LinkMain/PCS_10G/rx_descr_data [26];
LinkMain/PCS_10G/rx_descr_data [27];
LinkMain/PCS_10G/rx_descr_data [28];
LinkMain/PCS_10G/rx_descr_data [29];
LinkMain/PCS_10G/rx_descr_data [30];
LinkMain/PCS_10G/rx_descr_data [31];
LinkMain/PCS_10G/rx_descr_data [32];
LinkMain/PCS_10G/rx_descr_data [33];
LinkMain/PCS_10G/rx_descr_data [34];
LinkMain/PCS_10G/rx_descr_data [35];
LinkMain/PCS_10G/rx_descr_data [36];
LinkMain/PCS_10G/rx_descr_data [37];
LinkMain/PCS_10G/rx_descr_data [38];
LinkMain/PCS_10G/rx_descr_data [39];
LinkMain/PCS_10G/rx_descr_data [40];
LinkMain/PCS_10G/rx_descr_data [41];
LinkMain/PCS_10G/rx_descr_data [42];
LinkMain/PCS_10G/rx_descr_data [43];
LinkMain/PCS_10G/rx_descr_data [44];
LinkMain/PCS_10G/rx_descr_data [45];
LinkMain/PCS_10G/rx_descr_data [46];
LinkMain/PCS_10G/rx_descr_data [47];
LinkMain/PCS_10G/rx_descr_data [48];
LinkMain/PCS_10G/rx_descr_data [49];
LinkMain/PCS_10G/rx_descr_data [50];
LinkMain/PCS_10G/rx_descr_data [51];
LinkMain/PCS_10G/rx_descr_data [52];
LinkMain/PCS_10G/rx_descr_data [53];
LinkMain/PCS_10G/rx_descr_data [54];
LinkMain/PCS_10G/rx_descr_data [55];
LinkMain/PCS_10G/rx_descr_data [56];
LinkMain/PCS_10G/rx_descr_data [57];
LinkMain/PCS_10G/rx_descr_data [58];
LinkMain/PCS_10G/rx_descr_data [59];
LinkMain/PCS_10G/rx_descr_data [60];
LinkMain/PCS_10G/rx_descr_data [61];
LinkMain/PCS_10G/rx_descr_data [62];
LinkMain/PCS_10G/rx_descr_data [63];
LinkMain/PCS_10G/rx_descr_h [0];
LinkMain/PCS_10G/rx_descr_h [1];
LinkMain/PCS_10G/rx_syn_data [0];
LinkMain/PCS_10G/rx_syn_data [1];
LinkMain/PCS_10G/rx_syn_data [2];
LinkMain/PCS_10G/rx_syn_data [3];
LinkMain/PCS_10G/rx_syn_data [4];
LinkMain/PCS_10G/rx_syn_data [5];
LinkMain/PCS_10G/rx_syn_data [6];
LinkMain/PCS_10G/rx_syn_data [7];
LinkMain/PCS_10G/rx_syn_data [8];
LinkMain/PCS_10G/rx_syn_data [9];
LinkMain/PCS_10G/rx_syn_data [10];
LinkMain/PCS_10G/rx_syn_data [11];
LinkMain/PCS_10G/rx_syn_data [12];
LinkMain/PCS_10G/rx_syn_data [13];
LinkMain/PCS_10G/rx_syn_data [14];
LinkMain/PCS_10G/rx_syn_data [15];
LinkMain/PCS_10G/rx_syn_data [16];
LinkMain/PCS_10G/rx_syn_data [17];
LinkMain/PCS_10G/rx_syn_data [18];
LinkMain/PCS_10G/rx_syn_data [19];
LinkMain/PCS_10G/rx_syn_data [20];
LinkMain/PCS_10G/rx_syn_data [21];
LinkMain/PCS_10G/rx_syn_data [22];
LinkMain/PCS_10G/rx_syn_data [23];
LinkMain/PCS_10G/rx_syn_data [24];
LinkMain/PCS_10G/rx_syn_data [25];
LinkMain/PCS_10G/rx_syn_data [26];
LinkMain/PCS_10G/rx_syn_data [27];
LinkMain/PCS_10G/rx_syn_data [28];
LinkMain/PCS_10G/rx_syn_data [29];
LinkMain/PCS_10G/rx_syn_data [30];
LinkMain/PCS_10G/rx_syn_data [31];
LinkMain/PCS_10G/rx_syn_data [32];
LinkMain/PCS_10G/rx_syn_data [33];
LinkMain/PCS_10G/rx_syn_data [34];
LinkMain/PCS_10G/rx_syn_data [35];
LinkMain/PCS_10G/rx_syn_data [36];
LinkMain/PCS_10G/rx_syn_data [37];
LinkMain/PCS_10G/rx_syn_data [38];
LinkMain/PCS_10G/rx_syn_data [39];
LinkMain/PCS_10G/rx_syn_data [40];
LinkMain/PCS_10G/rx_syn_data [41];
LinkMain/PCS_10G/rx_syn_data [42];
LinkMain/PCS_10G/rx_syn_data [43];
LinkMain/PCS_10G/rx_syn_data [44];
LinkMain/PCS_10G/rx_syn_data [45];
LinkMain/PCS_10G/rx_syn_data [46];
LinkMain/PCS_10G/rx_syn_data [47];
LinkMain/PCS_10G/rx_syn_data [48];
LinkMain/PCS_10G/rx_syn_data [49];
LinkMain/PCS_10G/rx_syn_data [50];
LinkMain/PCS_10G/rx_syn_data [51];
LinkMain/PCS_10G/rx_syn_data [52];
LinkMain/PCS_10G/rx_syn_data [53];
LinkMain/PCS_10G/rx_syn_data [54];
LinkMain/PCS_10G/rx_syn_data [55];
LinkMain/PCS_10G/rx_syn_data [56];
LinkMain/PCS_10G/rx_syn_data [57];
LinkMain/PCS_10G/rx_syn_data [58];
LinkMain/PCS_10G/rx_syn_data [59];
LinkMain/PCS_10G/rx_syn_data [60];
LinkMain/PCS_10G/rx_syn_data [61];
LinkMain/PCS_10G/rx_syn_data [62];
LinkMain/PCS_10G/rx_syn_data [63];
LinkMain/PCS_10G/rx_syn_h [0];
LinkMain/PCS_10G/rx_syn_h [1];
LinkMain/PCS_10G/rxc_dec [0];
LinkMain/PCS_10G/rxc_dec [1];
LinkMain/PCS_10G/rxc_dec [2];
LinkMain/PCS_10G/rxc_dec [3];
LinkMain/PCS_10G/rxc_dec [4];
LinkMain/PCS_10G/rxc_dec [5];
LinkMain/PCS_10G/rxc_dec [6];
LinkMain/PCS_10G/rxc_dec [7];
LinkMain/PCS_10G/rxd_dec [0];
LinkMain/PCS_10G/rxd_dec [1];
LinkMain/PCS_10G/rxd_dec [2];
LinkMain/PCS_10G/rxd_dec [3];
LinkMain/PCS_10G/rxd_dec [4];
LinkMain/PCS_10G/rxd_dec [5];
LinkMain/PCS_10G/rxd_dec [6];
LinkMain/PCS_10G/rxd_dec [7];
LinkMain/PCS_10G/rxd_dec [8];
LinkMain/PCS_10G/rxd_dec [9];
LinkMain/PCS_10G/rxd_dec [10];
LinkMain/PCS_10G/rxd_dec [11];
LinkMain/PCS_10G/rxd_dec [12];
LinkMain/PCS_10G/rxd_dec [13];
LinkMain/PCS_10G/rxd_dec [14];
LinkMain/PCS_10G/rxd_dec [15];
LinkMain/PCS_10G/rxd_dec [16];
LinkMain/PCS_10G/rxd_dec [17];
LinkMain/PCS_10G/rxd_dec [18];
LinkMain/PCS_10G/rxd_dec [19];
LinkMain/PCS_10G/rxd_dec [20];
LinkMain/PCS_10G/rxd_dec [21];
LinkMain/PCS_10G/rxd_dec [22];
LinkMain/PCS_10G/rxd_dec [23];
LinkMain/PCS_10G/rxd_dec [24];
LinkMain/PCS_10G/rxd_dec [25];
LinkMain/PCS_10G/rxd_dec [26];
LinkMain/PCS_10G/rxd_dec [27];
LinkMain/PCS_10G/rxd_dec [28];
LinkMain/PCS_10G/rxd_dec [29];
LinkMain/PCS_10G/rxd_dec [30];
LinkMain/PCS_10G/rxd_dec [31];
LinkMain/PCS_10G/rxd_dec [32];
LinkMain/PCS_10G/rxd_dec [33];
LinkMain/PCS_10G/rxd_dec [34];
LinkMain/PCS_10G/rxd_dec [35];
LinkMain/PCS_10G/rxd_dec [36];
LinkMain/PCS_10G/rxd_dec [37];
LinkMain/PCS_10G/rxd_dec [38];
LinkMain/PCS_10G/rxd_dec [39];
LinkMain/PCS_10G/rxd_dec [40];
LinkMain/PCS_10G/rxd_dec [41];
LinkMain/PCS_10G/rxd_dec [42];
LinkMain/PCS_10G/rxd_dec [43];
LinkMain/PCS_10G/rxd_dec [44];
LinkMain/PCS_10G/rxd_dec [45];
LinkMain/PCS_10G/rxd_dec [46];
LinkMain/PCS_10G/rxd_dec [47];
LinkMain/PCS_10G/rxd_dec [48];
LinkMain/PCS_10G/rxd_dec [49];
LinkMain/PCS_10G/rxd_dec [50];
LinkMain/PCS_10G/rxd_dec [51];
LinkMain/PCS_10G/rxd_dec [52];
LinkMain/PCS_10G/rxd_dec [53];
LinkMain/PCS_10G/rxd_dec [54];
LinkMain/PCS_10G/rxd_dec [55];
LinkMain/PCS_10G/rxd_dec [56];
LinkMain/PCS_10G/rxd_dec [57];
LinkMain/PCS_10G/rxd_dec [58];
LinkMain/PCS_10G/rxd_dec [59];
LinkMain/PCS_10G/rxd_dec [60];
LinkMain/PCS_10G/rxd_dec [61];
LinkMain/PCS_10G/rxd_dec [62];
LinkMain/PCS_10G/rxd_dec [63];
LinkMain/PCS_10G/tx_scr [64];
LinkMain/PCS_10G/tx_scr [65];
LinkMain/PCS_10G/u0_tx_encode/txc_i [1];
LinkMain/PCS_10G/u0_tx_encode/txd_i [3];
LinkMain/PCS_10G/u0_tx_encode/txd_o [2];
LinkMain/PCS_10G/u0_tx_encode/txd_o [3];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [62];
LinkMain/PCS_10G/u1_tx_scramble/scr_wire [63];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [0];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [1];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [2];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [3];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [4];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [5];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [6];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [7];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [8];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [9];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [10];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [11];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [12];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [13];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [14];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [15];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [16];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [17];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [18];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [19];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [20];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [21];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [22];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [23];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [24];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [25];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [26];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [27];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [28];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [29];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [30];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [31];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [32];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [33];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [34];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [35];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [36];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [37];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [38];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [39];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [40];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [41];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [42];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [43];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [44];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [45];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [46];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [47];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [48];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [49];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [50];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [51];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [52];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [53];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [54];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [55];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [56];
LinkMain/PCS_10G/u1_tx_scramble/scrambler_register [57];
LinkMain/PCS_10G/u1_tx_scramble/sync_header [0];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [2];
LinkMain/PCS_10G/u1_tx_scramble/txd_in [3];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [0];
LinkMain/PCS_10G/u1_tx_scramble/txd_input [1];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [0];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [1];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [2];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [3];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [4];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [5];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [6];
LinkMain/PCS_10G/u1_tx_scramble/txd_o [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.co [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.co [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rbin [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rd_water_level [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rgnext [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rptr [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rrptr [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr1 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/rwptr2 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wbin [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wgnext [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wptr [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wr_water_level [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr1 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wrptr2 [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/wwptr [9];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/rd_addr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [0];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [1];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [4];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [5];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [6];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [7];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/wr_addr [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [2];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [3];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [8];
LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/wr_water_level [9];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [0];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [1];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [2];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [3];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [4];
LinkMain/PCS_10G/u2_tx_gearbox/dly_cnt [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [0];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [1];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [2];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [3];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt [6];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d0 [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [0];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [1];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [2];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [3];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_cnt_d1 [6];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [0];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [1];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [2];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [3];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [4];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [5];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [6];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [7];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [8];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [9];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [10];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [11];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [12];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [13];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [14];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [15];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [16];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [17];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [18];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [19];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [20];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [21];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [22];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [23];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [24];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [25];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [26];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [27];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [28];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [29];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [30];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [31];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [32];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [33];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [34];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [35];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [36];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [37];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [38];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [39];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [40];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [41];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [42];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [43];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [44];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [45];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [46];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [47];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [48];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [49];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [50];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [51];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [52];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [53];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [54];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [55];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [56];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [57];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [58];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [59];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [60];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [61];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [62];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [63];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [64];
LinkMain/PCS_10G/u2_tx_gearbox/rd_data [65];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [0];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [1];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [2];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [3];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [4];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [5];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [6];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [7];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [8];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [9];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [10];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [11];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [12];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [13];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [14];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [15];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [16];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [17];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [18];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [19];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [20];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [21];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [22];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [23];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [24];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [25];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [26];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [27];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [28];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [29];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [30];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [31];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [32];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [33];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [34];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [35];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [36];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [37];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [38];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [39];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [40];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [41];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [42];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [43];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [44];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [45];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [46];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [47];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [48];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [49];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [50];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [51];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [52];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [53];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [54];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [55];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [56];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [57];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [58];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [59];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [60];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [61];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [62];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [63];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [64];
LinkMain/PCS_10G/u2_tx_gearbox/wr_data [65];
LinkMain/PCS_10G/u3_rx_synchronization/next_state [0];
LinkMain/PCS_10G/u3_rx_synchronization/next_state [1];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [0];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [1];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [2];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [3];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [4];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [5];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [6];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [7];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [8];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [9];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [10];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [11];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [12];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [13];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [14];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [15];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [16];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [17];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [18];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [19];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [20];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [21];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [22];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [23];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [24];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [25];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [26];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [27];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [28];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [29];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [30];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [31];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [32];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [33];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [34];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [35];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [36];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [37];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [38];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [39];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [40];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [41];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [42];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [43];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [44];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [45];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [46];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [47];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [48];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [49];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [50];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [51];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [52];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [53];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [54];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [55];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [56];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [57];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [58];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [59];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [60];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [61];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [62];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_group_d [63];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d [0];
LinkMain/PCS_10G/u3_rx_synchronization/rx_data_h_d [1];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [0];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [1];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [2];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [3];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [4];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [5];
LinkMain/PCS_10G/u3_rx_synchronization/sh_cnt [6];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [0];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [1];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [2];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [3];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [4];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [5];
LinkMain/PCS_10G/u3_rx_synchronization/sh_invalid_cnt [6];
LinkMain/PCS_10G/u3_rx_synchronization/state [0];
LinkMain/PCS_10G/u3_rx_synchronization/state [1];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [0];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [1];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [2];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [3];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [4];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [5];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [6];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [7];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [8];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [9];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [10];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [11];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [12];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [13];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [14];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [15];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [16];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [17];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [18];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [19];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [20];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [21];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [22];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [23];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [24];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [25];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [26];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [27];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [28];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [29];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [30];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [31];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [32];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [33];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [34];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [35];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [36];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [37];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [38];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [39];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [40];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [41];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [42];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [43];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [44];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [45];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [46];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [47];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [48];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [49];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [50];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [51];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [52];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [53];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [54];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [55];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [56];
LinkMain/PCS_10G/u4_rx_descramble/descrambler_register [57];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [0];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [1];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [2];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [3];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [4];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [5];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [6];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [7];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [8];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [9];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [10];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [11];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [12];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [13];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [14];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [15];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [16];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [17];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [18];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [19];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [20];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [21];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [22];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [23];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [24];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [25];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [26];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [27];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [28];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [29];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [30];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [31];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [32];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [33];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [34];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [35];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [36];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [37];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [38];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [39];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [40];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [41];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [42];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [43];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [44];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [45];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [46];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [47];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [48];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [49];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [50];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [51];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [52];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [53];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [54];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [55];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [56];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [57];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [58];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [59];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [60];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [61];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [62];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_data_mux [63];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_h_mux [0];
LinkMain/PCS_10G/u4_rx_descramble/rx_syn_h_mux [1];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [0];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [1];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [2];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [3];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [4];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [5];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [6];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [7];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [8];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [9];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [10];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [11];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [12];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [13];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [14];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [15];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [16];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [17];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [18];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [19];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [20];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [21];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [22];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [23];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [24];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [25];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [26];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [27];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [28];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [29];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [30];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [31];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [32];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [33];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [34];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [35];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [36];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [37];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [38];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [39];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [40];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [41];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [42];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [43];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [44];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [45];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [46];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [47];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [48];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [49];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [50];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [51];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [52];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [53];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [54];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [55];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [56];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [57];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [58];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [59];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [60];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [61];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [62];
LinkMain/PCS_10G/u4_rx_descramble/rxd_input [63];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [0];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [1];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [2];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [3];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [4];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [5];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [6];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [7];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [8];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [9];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [10];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [11];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [12];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [13];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [14];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [15];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [16];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [17];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [18];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [19];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [20];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [21];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [22];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [23];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [24];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [25];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [26];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [27];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [28];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [29];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [30];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [31];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [32];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [33];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [34];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [35];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [36];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [37];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [38];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [39];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [40];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [41];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [42];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [43];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [44];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [45];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [46];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [47];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [48];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [49];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [50];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [51];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [52];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [53];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [54];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [55];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [56];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [57];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [58];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [59];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [60];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [61];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [62];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [63];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [64];
LinkMain/PCS_10G/u4_rx_descramble/rxd_o [65];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/X [64];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [0];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [1];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [2];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/cnt_clk_en [3];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [1];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [2];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [3];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [4];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [5];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [6];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [7];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [8];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [9];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [10];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [11];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [12];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [13];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [14];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [15];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [16];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [17];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [18];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [19];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [20];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [21];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [22];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [23];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [24];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [25];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [26];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [27];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [28];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [29];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [30];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [31];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [32];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [33];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [34];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [35];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [36];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [37];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [38];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [39];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [40];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [41];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [42];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [43];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [44];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [45];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [46];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [47];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [48];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [49];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [50];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [51];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [52];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [53];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [54];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [55];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [56];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [57];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [58];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [59];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [60];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [61];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [62];
LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/dout [63];
LinkMain/PCS_10G/u5_rx_decode/N221 [6];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [0];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [1];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [2];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [3];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [4];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [5];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [6];
LinkMain/PCS_10G/u5_rx_decode/rxc_o [7];
LinkMain/PCS_10G/u5_rx_decode/rxd_h [0];
LinkMain/PCS_10G/u5_rx_decode/rxd_h [1];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [0];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [1];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [2];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [3];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [4];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [5];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [6];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [7];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [8];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [9];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [10];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [11];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [12];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [13];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [14];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [15];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [16];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [17];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [18];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [19];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [20];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [21];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [22];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [23];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [24];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [25];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [26];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [27];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [28];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [29];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [30];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [31];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [32];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [33];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [34];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [35];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [36];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [37];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [38];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [39];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [40];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [41];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [42];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [43];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [44];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [45];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [46];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [47];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [48];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [49];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [50];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [51];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [52];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [53];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [54];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [55];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [56];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [57];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [58];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [59];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [60];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [61];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [62];
LinkMain/PCS_10G/u5_rx_decode/rxd_i [63];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [0];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [1];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [2];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [3];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [4];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [5];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [6];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [7];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [8];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [9];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [10];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [11];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [12];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [13];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [14];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [15];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [16];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [17];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [18];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [19];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [20];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [21];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [22];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [23];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [24];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [25];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [26];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [27];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [28];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [29];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [30];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [31];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [32];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [33];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [34];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [35];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [36];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [37];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [38];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [39];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [40];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [41];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [42];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [43];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [44];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [45];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [46];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [47];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [48];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [49];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [50];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [51];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [52];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [53];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [54];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [55];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [56];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [57];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [58];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [59];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [60];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [61];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [62];
LinkMain/PCS_10G/u5_rx_decode/rxd_o [63];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.co [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.co [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rbin [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rd_water_level [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rgnext [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rrptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr1 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/rwptr2 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wbin [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wgnext [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wr_water_level [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr1 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wrptr2 [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/wwptr [9];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/rd_addr [8];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [0];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [1];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [2];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [3];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [4];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [5];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [6];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [7];
LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/wr_addr [8];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [0];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [1];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [2];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [3];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [4];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [5];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [6];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [7];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [8];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [9];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [10];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [11];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [12];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [13];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [14];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [15];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [16];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [17];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [18];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [19];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [20];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [21];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [22];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [23];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [24];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [25];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [26];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [27];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [28];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [29];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [30];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [31];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [32];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [33];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [34];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [35];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [36];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [37];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [38];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [39];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [40];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [41];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [42];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [43];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [44];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [45];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [46];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [47];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [48];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [49];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [50];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [51];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [52];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [53];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [54];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [55];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [56];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [57];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [58];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [59];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [60];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [61];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [62];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [63];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [64];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [65];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [66];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [67];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [68];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [69];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [70];
LinkMain/PCS_10G/u6_rx_ctc/rd_data [71];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [0];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [1];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [2];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [3];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [4];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [5];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [6];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [7];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [8];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [9];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [10];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [11];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [12];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [13];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [14];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [15];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [16];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [17];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [18];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [19];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [20];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [21];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [22];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [23];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [24];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [25];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [26];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [27];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [28];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [29];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [30];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [31];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [32];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [33];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [34];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [35];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [36];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [37];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [38];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [39];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [40];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [41];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [42];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [43];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [44];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [45];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [46];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [47];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [48];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [49];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [50];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [51];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [52];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [53];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [54];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [55];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [56];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [57];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [58];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [59];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [60];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [61];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [62];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [63];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [64];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [65];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [66];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [67];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [68];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [69];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [70];
LinkMain/PCS_10G/u6_rx_ctc/wr_data [71];
LinkMain/PCS_10G/u6_rx_ctc/wr_water_level [5];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [0];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [1];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [2];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [3];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [4];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [5];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [6];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [7];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [8];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [9];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [10];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [11];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [12];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [13];
LinkMain/PCS_10G/u7_reg_management/reg_waddr [14];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [0];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [4];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [5];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [14];
LinkMain/PCS_10G/u7_reg_management/reg_wdata [15];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N446 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N446 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N446 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/calib_cnt [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cfg_refclk [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/cur_st_reg [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/det_cnt [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/err_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/err_cnt [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [8];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [9];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [10];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_addr [11];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/p_wdata [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [8];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt1 [9];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [8];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wait_cnt2 [9];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/wr_cnt [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_0 [7];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [0];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [1];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [2];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [3];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [4];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [5];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [6];
LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/P_CFG_RDATA_HPLL [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N417 [12];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [12];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [13];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [14];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [15];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [16];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [17];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [18];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [19];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [20];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [21];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [22];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [23];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [24];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [25];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [26];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/cntr [27];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/rxlane_rst_fsm_reg [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13 [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/rise_cnt [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/rise_cnt [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_CDR_ALIGN [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_CDR_ALIGN_deb [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_SIGDET_STA [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/s_LX_SIGDET_STA_deb [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [12];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [13];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [14];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [15];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [16];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/cntr [17];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/txlane_rst_fsm_reg [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [10];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/cntr [11];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/hpll_fsm_reg [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_1 [9];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [0];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [1];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [2];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [3];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [4];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [5];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [6];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [7];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [8];
LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/cnt_2 [9];
LinkMain/RegCONFIG/core_enable_cnt [0];
LinkMain/RegCONFIG/core_enable_cnt [1];
LinkMain/Reg_bridge/mac_enable_cnt [0];
LinkMain/Reg_bridge/mac_enable_cnt [1];
LinkMain/core_paddr [0];
LinkMain/core_paddr [1];
LinkMain/core_paddr [2];
LinkMain/core_paddr [4];
LinkMain/core_prdata [0];
LinkMain/core_prdata [1];
LinkMain/core_prdata [2];
LinkMain/core_prdata [3];
LinkMain/core_prdata [4];
LinkMain/core_prdata [5];
LinkMain/core_prdata [6];
LinkMain/core_prdata [7];
LinkMain/core_prdata [8];
LinkMain/core_prdata [9];
LinkMain/core_prdata [10];
LinkMain/core_prdata [11];
LinkMain/core_prdata [12];
LinkMain/core_prdata [13];
LinkMain/core_prdata [14];
LinkMain/core_prdata [15];
LinkMain/hsst_paddr [0];
LinkMain/hsst_paddr [1];
LinkMain/hsst_paddr [2];
LinkMain/hsst_paddr [3];
LinkMain/hsst_paddr [4];
LinkMain/hsst_paddr [5];
LinkMain/hsst_paddr [6];
LinkMain/hsst_paddr [7];
LinkMain/hsst_paddr [8];
LinkMain/hsst_paddr [9];
LinkMain/hsst_paddr [10];
LinkMain/hsst_paddr [11];
LinkMain/hsst_paddr [14];
LinkMain/hsst_pwdata [0];
LinkMain/hsst_pwdata [1];
LinkMain/hsst_pwdata [2];
LinkMain/hsst_pwdata [3];
LinkMain/hsst_pwdata [4];
LinkMain/hsst_pwdata [5];
LinkMain/hsst_pwdata [6];
LinkMain/hsst_pwdata [7];
LinkMain/mac_prdata [8];
LinkMain/mac_prdata [9];
LinkMain/mac_prdata [10];
LinkMain/mac_prdata [11];
LinkMain/mac_prdata [12];
LinkMain/mac_prdata [13];
LinkMain/mac_prdata [14];
LinkMain/mac_prdata [15];
LinkMain/pcs_paddr [16];
LinkMain/pcs_paddr [18];
LinkMain/pcs_rx_rst_inst/rst_cnt [0];
LinkMain/pcs_rx_rst_inst/rst_cnt [1];
LinkMain/pcs_rx_rst_inst/rst_cnt [2];
LinkMain/pcs_rx_rst_inst/rst_cnt [3];
LinkMain/pcs_rx_rst_inst/rst_cnt [4];
LinkMain/pcs_rx_rst_inst/rst_cnt [5];
LinkMain/pcs_rx_rst_inst/rst_cnt [6];
LinkMain/pcs_rx_rst_inst/rst_cnt [7];
LinkMain/pcs_rx_rst_inst/rst_cnt [8];
LinkMain/pcs_tx_rst_inst/rst_cnt [0];
LinkMain/pcs_tx_rst_inst/rst_cnt [1];
LinkMain/pcs_tx_rst_inst/rst_cnt [2];
LinkMain/pcs_tx_rst_inst/rst_cnt [3];
LinkMain/pcs_tx_rst_inst/rst_cnt [4];
LinkMain/pcs_tx_rst_inst/rst_cnt [5];
LinkMain/pcs_tx_rst_inst/rst_cnt [6];
LinkMain/pcs_tx_rst_inst/rst_cnt [7];
LinkMain/pcs_tx_rst_inst/rst_cnt [8];
LinkMain/pma_hsst_rst_inst/rst_cnt [0];
LinkMain/pma_hsst_rst_inst/rst_cnt [1];
LinkMain/pma_hsst_rst_inst/rst_cnt [2];
LinkMain/pma_hsst_rst_inst/rst_cnt [3];
LinkMain/pma_hsst_rst_inst/rst_cnt [4];
LinkMain/pma_hsst_rst_inst/rst_cnt [5];
LinkMain/pma_hsst_rst_inst/rst_cnt [6];
LinkMain/pma_hsst_rst_inst/rst_cnt [7];
LinkMain/pma_hsst_rst_inst/rst_cnt [8];
LinkMain/rst_debounce_inst/rise_cnt [0];
LinkMain/rst_debounce_inst/rise_cnt [1];
LinkMain/rst_debounce_inst/rise_cnt [2];
LinkMain/rst_debounce_inst/rise_cnt [3];
LinkMain/rst_debounce_inst/rise_cnt [4];
LinkMain/rst_debounce_inst/rise_cnt [5];
LinkMain/rst_debounce_inst/rise_cnt [6];
LinkMain/rst_debounce_inst/rise_cnt [7];
LinkMain/rst_debounce_inst/rise_cnt [8];
LinkMain/rst_debounce_inst/rise_cnt [9];
LinkMain/rst_debounce_inst/rise_cnt [10];
LinkMain/rst_debounce_inst/rise_cnt [11];
LinkMain/rx_data_group_0 [0];
LinkMain/rx_data_group_0 [1];
LinkMain/rx_data_group_0 [2];
LinkMain/rx_data_group_0 [3];
LinkMain/rx_data_group_0 [4];
LinkMain/rx_data_group_0 [5];
LinkMain/rx_data_group_0 [6];
LinkMain/rx_data_group_0 [7];
LinkMain/rx_data_group_0 [8];
LinkMain/rx_data_group_0 [9];
LinkMain/rx_data_group_0 [10];
LinkMain/rx_data_group_0 [11];
LinkMain/rx_data_group_0 [12];
LinkMain/rx_data_group_0 [13];
LinkMain/rx_data_group_0 [14];
LinkMain/rx_data_group_0 [15];
LinkMain/rx_data_group_0 [16];
LinkMain/rx_data_group_0 [17];
LinkMain/rx_data_group_0 [18];
LinkMain/rx_data_group_0 [19];
LinkMain/rx_data_group_0 [20];
LinkMain/rx_data_group_0 [21];
LinkMain/rx_data_group_0 [22];
LinkMain/rx_data_group_0 [23];
LinkMain/rx_data_group_0 [24];
LinkMain/rx_data_group_0 [25];
LinkMain/rx_data_group_0 [26];
LinkMain/rx_data_group_0 [27];
LinkMain/rx_data_group_0 [28];
LinkMain/rx_data_group_0 [29];
LinkMain/rx_data_group_0 [30];
LinkMain/rx_data_group_0 [31];
LinkMain/rx_data_group_0 [32];
LinkMain/rx_data_group_0 [33];
LinkMain/rx_data_group_0 [34];
LinkMain/rx_data_group_0 [35];
LinkMain/rx_data_group_0 [36];
LinkMain/rx_data_group_0 [37];
LinkMain/rx_data_group_0 [38];
LinkMain/rx_data_group_0 [39];
LinkMain/rx_data_group_0 [40];
LinkMain/rx_data_group_0 [41];
LinkMain/rx_data_group_0 [42];
LinkMain/rx_data_group_0 [43];
LinkMain/rx_data_group_0 [44];
LinkMain/rx_data_group_0 [45];
LinkMain/rx_data_group_0 [46];
LinkMain/rx_data_group_0 [47];
LinkMain/rx_data_group_0 [48];
LinkMain/rx_data_group_0 [49];
LinkMain/rx_data_group_0 [50];
LinkMain/rx_data_group_0 [51];
LinkMain/rx_data_group_0 [52];
LinkMain/rx_data_group_0 [53];
LinkMain/rx_data_group_0 [54];
LinkMain/rx_data_group_0 [55];
LinkMain/rx_data_group_0 [56];
LinkMain/rx_data_group_0 [57];
LinkMain/rx_data_group_0 [58];
LinkMain/rx_data_group_0 [59];
LinkMain/rx_data_group_0 [60];
LinkMain/rx_data_group_0 [61];
LinkMain/rx_data_group_0 [62];
LinkMain/rx_data_group_0 [63];
LinkMain/rx_data_h_0 [0];
LinkMain/rx_data_h_0 [1];
LinkMain/tx_data_group_0 [0];
LinkMain/tx_data_group_0 [1];
LinkMain/tx_data_group_0 [2];
LinkMain/tx_data_group_0 [3];
LinkMain/tx_data_group_0 [4];
LinkMain/tx_data_group_0 [5];
LinkMain/tx_data_group_0 [6];
LinkMain/tx_data_group_0 [7];
LinkMain/tx_data_group_0 [8];
LinkMain/tx_data_group_0 [9];
LinkMain/tx_data_group_0 [10];
LinkMain/tx_data_group_0 [11];
LinkMain/tx_data_group_0 [12];
LinkMain/tx_data_group_0 [13];
LinkMain/tx_data_group_0 [14];
LinkMain/tx_data_group_0 [15];
LinkMain/tx_data_group_0 [16];
LinkMain/tx_data_group_0 [17];
LinkMain/tx_data_group_0 [18];
LinkMain/tx_data_group_0 [19];
LinkMain/tx_data_group_0 [20];
LinkMain/tx_data_group_0 [21];
LinkMain/tx_data_group_0 [22];
LinkMain/tx_data_group_0 [23];
LinkMain/tx_data_group_0 [24];
LinkMain/tx_data_group_0 [25];
LinkMain/tx_data_group_0 [26];
LinkMain/tx_data_group_0 [27];
LinkMain/tx_data_group_0 [28];
LinkMain/tx_data_group_0 [29];
LinkMain/tx_data_group_0 [30];
LinkMain/tx_data_group_0 [31];
LinkMain/tx_data_group_0 [32];
LinkMain/tx_data_group_0 [33];
LinkMain/tx_data_group_0 [34];
LinkMain/tx_data_group_0 [35];
LinkMain/tx_data_group_0 [36];
LinkMain/tx_data_group_0 [37];
LinkMain/tx_data_group_0 [38];
LinkMain/tx_data_group_0 [39];
LinkMain/tx_data_group_0 [40];
LinkMain/tx_data_group_0 [41];
LinkMain/tx_data_group_0 [42];
LinkMain/tx_data_group_0 [43];
LinkMain/tx_data_group_0 [44];
LinkMain/tx_data_group_0 [45];
LinkMain/tx_data_group_0 [46];
LinkMain/tx_data_group_0 [47];
LinkMain/tx_data_group_0 [48];
LinkMain/tx_data_group_0 [49];
LinkMain/tx_data_group_0 [50];
LinkMain/tx_data_group_0 [51];
LinkMain/tx_data_group_0 [52];
LinkMain/tx_data_group_0 [53];
LinkMain/tx_data_group_0 [54];
LinkMain/tx_data_group_0 [55];
LinkMain/tx_data_group_0 [56];
LinkMain/tx_data_group_0 [57];
LinkMain/tx_data_group_0 [58];
LinkMain/tx_data_group_0 [59];
LinkMain/tx_data_group_0 [60];
LinkMain/tx_data_group_0 [61];
LinkMain/tx_data_group_0 [62];
LinkMain/tx_data_group_0 [63];
LinkMain/tx_data_h_0 [0];
LinkMain/tx_data_h_0 [1];
LinkMain/tx_data_seq_0 [0];
LinkMain/tx_data_seq_0 [1];
LinkMain/tx_data_seq_0 [2];
LinkMain/tx_data_seq_0 [3];
LinkMain/tx_data_seq_0 [4];
LinkMain/tx_data_seq_0 [5];
LinkMain/tx_data_seq_0 [6];
LinkMain/xgmii_rxc [0];
LinkMain/xgmii_rxc [1];
LinkMain/xgmii_rxc [2];
LinkMain/xgmii_rxc [3];
LinkMain/xgmii_rxc [4];
LinkMain/xgmii_rxc [5];
LinkMain/xgmii_rxc [6];
LinkMain/xgmii_rxc [7];
LinkMain/xgmii_rxd [0];
LinkMain/xgmii_rxd [1];
LinkMain/xgmii_rxd [2];
LinkMain/xgmii_rxd [3];
LinkMain/xgmii_rxd [4];
LinkMain/xgmii_rxd [5];
LinkMain/xgmii_rxd [6];
LinkMain/xgmii_rxd [7];
LinkMain/xgmii_rxd [8];
LinkMain/xgmii_rxd [9];
LinkMain/xgmii_rxd [10];
LinkMain/xgmii_rxd [11];
LinkMain/xgmii_rxd [12];
LinkMain/xgmii_rxd [13];
LinkMain/xgmii_rxd [14];
LinkMain/xgmii_rxd [15];
LinkMain/xgmii_rxd [16];
LinkMain/xgmii_rxd [17];
LinkMain/xgmii_rxd [18];
LinkMain/xgmii_rxd [19];
LinkMain/xgmii_rxd [20];
LinkMain/xgmii_rxd [21];
LinkMain/xgmii_rxd [22];
LinkMain/xgmii_rxd [23];
LinkMain/xgmii_rxd [24];
LinkMain/xgmii_rxd [25];
LinkMain/xgmii_rxd [26];
LinkMain/xgmii_rxd [27];
LinkMain/xgmii_rxd [28];
LinkMain/xgmii_rxd [29];
LinkMain/xgmii_rxd [30];
LinkMain/xgmii_rxd [31];
LinkMain/xgmii_rxd [32];
LinkMain/xgmii_rxd [33];
LinkMain/xgmii_rxd [34];
LinkMain/xgmii_rxd [35];
LinkMain/xgmii_rxd [36];
LinkMain/xgmii_rxd [37];
LinkMain/xgmii_rxd [38];
LinkMain/xgmii_rxd [39];
LinkMain/xgmii_rxd [40];
LinkMain/xgmii_rxd [41];
LinkMain/xgmii_rxd [42];
LinkMain/xgmii_rxd [43];
LinkMain/xgmii_rxd [44];
LinkMain/xgmii_rxd [45];
LinkMain/xgmii_rxd [46];
LinkMain/xgmii_rxd [47];
LinkMain/xgmii_rxd [48];
LinkMain/xgmii_rxd [49];
LinkMain/xgmii_rxd [50];
LinkMain/xgmii_rxd [51];
LinkMain/xgmii_rxd [52];
LinkMain/xgmii_rxd [53];
LinkMain/xgmii_rxd [54];
LinkMain/xgmii_rxd [55];
LinkMain/xgmii_rxd [56];
LinkMain/xgmii_rxd [57];
LinkMain/xgmii_rxd [58];
LinkMain/xgmii_rxd [59];
LinkMain/xgmii_rxd [60];
LinkMain/xgmii_rxd [61];
LinkMain/xgmii_rxd [62];
LinkMain/xgmii_rxd [63];
LinkMain/xgmii_txc [1];
LinkMain/xgmii_txd [3];
apb_paddr[0];
apb_paddr[1];
apb_paddr[2];
apb_paddr[3];
apb_paddr[4];
apb_paddr[5];
apb_paddr[6];
apb_paddr[7];
apb_paddr[8];
apb_paddr[9];
apb_paddr[10];
apb_paddr[11];
apb_paddr[12];
apb_paddr[13];
apb_paddr[14];
apb_paddr[15];
apb_paddr[16];
apb_paddr[17];
apb_paddr[18];
apb_pwdata[0];
apb_pwdata[1];
apb_pwdata[2];
apb_pwdata[3];
apb_pwdata[4];
apb_pwdata[5];
apb_pwdata[6];
apb_pwdata[7];
apb_pwdata[8];
apb_pwdata[9];
apb_pwdata[10];
apb_pwdata[11];
apb_pwdata[12];
apb_pwdata[13];
apb_pwdata[14];
apb_pwdata[15];
apb_pwdata[16];
apb_pwdata[17];
apb_pwdata[18];
apb_pwdata[19];
apb_pwdata[20];
apb_pwdata[21];
apb_pwdata[22];
apb_pwdata[23];
apb_pwdata[24];
apb_pwdata[25];
apb_pwdata[26];
apb_pwdata[27];
apb_pwdata[28];
apb_pwdata[29];
apb_pwdata[30];
apb_pwdata[31];
nb0[0];
nb0[1];
nb0[2];
nb0[3];
nb0[4];
nb0[5];
nb0[6];
nb0[7];
uart_ctrl_inst/rx_fifo_rd_data [0];
uart_ctrl_inst/rx_fifo_rd_data [1];
uart_ctrl_inst/rx_fifo_rd_data [2];
uart_ctrl_inst/rx_fifo_rd_data [3];
uart_ctrl_inst/rx_fifo_rd_data [4];
uart_ctrl_inst/rx_fifo_rd_data [5];
uart_ctrl_inst/rx_fifo_rd_data [6];
uart_ctrl_inst/rx_fifo_rd_data [7];
uart_ctrl_inst/tx_fifo_wr_data [0];
uart_ctrl_inst/tx_fifo_wr_data [1];
uart_ctrl_inst/tx_fifo_wr_data [2];
uart_ctrl_inst/tx_fifo_wr_data [3];
uart_ctrl_inst/tx_fifo_wr_data [4];
uart_ctrl_inst/tx_fifo_wr_data [5];
uart_ctrl_inst/tx_fifo_wr_data [6];
uart_ctrl_inst/tx_fifo_wr_data [7];
uart_ctrl_inst/u_uart_ctrl/addr [0];
uart_ctrl_inst/u_uart_ctrl/addr [1];
uart_ctrl_inst/u_uart_ctrl/addr [2];
uart_ctrl_inst/u_uart_ctrl/addr [3];
uart_ctrl_inst/u_uart_ctrl/addr [4];
uart_ctrl_inst/u_uart_ctrl/addr [5];
uart_ctrl_inst/u_uart_ctrl/addr [6];
uart_ctrl_inst/u_uart_ctrl/addr [7];
uart_ctrl_inst/u_uart_ctrl/addr [8];
uart_ctrl_inst/u_uart_ctrl/addr [9];
uart_ctrl_inst/u_uart_ctrl/addr [10];
uart_ctrl_inst/u_uart_ctrl/addr [11];
uart_ctrl_inst/u_uart_ctrl/addr [12];
uart_ctrl_inst/u_uart_ctrl/addr [13];
uart_ctrl_inst/u_uart_ctrl/addr [14];
uart_ctrl_inst/u_uart_ctrl/addr [15];
uart_ctrl_inst/u_uart_ctrl/addr [16];
uart_ctrl_inst/u_uart_ctrl/addr [17];
uart_ctrl_inst/u_uart_ctrl/addr [18];
uart_ctrl_inst/u_uart_ctrl/addr [19];
uart_ctrl_inst/u_uart_ctrl/addr [22];
uart_ctrl_inst/u_uart_ctrl/addr [23];
uart_ctrl_inst/u_uart_ctrl/data [0];
uart_ctrl_inst/u_uart_ctrl/data [1];
uart_ctrl_inst/u_uart_ctrl/data [2];
uart_ctrl_inst/u_uart_ctrl/data [3];
uart_ctrl_inst/u_uart_ctrl/data [4];
uart_ctrl_inst/u_uart_ctrl/data [5];
uart_ctrl_inst/u_uart_ctrl/data [6];
uart_ctrl_inst/u_uart_ctrl/data [7];
uart_ctrl_inst/u_uart_ctrl/data [8];
uart_ctrl_inst/u_uart_ctrl/data [9];
uart_ctrl_inst/u_uart_ctrl/data [10];
uart_ctrl_inst/u_uart_ctrl/data [11];
uart_ctrl_inst/u_uart_ctrl/data [12];
uart_ctrl_inst/u_uart_ctrl/data [13];
uart_ctrl_inst/u_uart_ctrl/data [14];
uart_ctrl_inst/u_uart_ctrl/data [15];
uart_ctrl_inst/u_uart_ctrl/data [16];
uart_ctrl_inst/u_uart_ctrl/data [17];
uart_ctrl_inst/u_uart_ctrl/data [18];
uart_ctrl_inst/u_uart_ctrl/data [19];
uart_ctrl_inst/u_uart_ctrl/data [20];
uart_ctrl_inst/u_uart_ctrl/data [21];
uart_ctrl_inst/u_uart_ctrl/data [22];
uart_ctrl_inst/u_uart_ctrl/data [23];
uart_ctrl_inst/u_uart_ctrl/data [24];
uart_ctrl_inst/u_uart_ctrl/data [25];
uart_ctrl_inst/u_uart_ctrl/data [26];
uart_ctrl_inst/u_uart_ctrl/data [27];
uart_ctrl_inst/u_uart_ctrl/data [28];
uart_ctrl_inst/u_uart_ctrl/data [29];
uart_ctrl_inst/u_uart_ctrl/data [30];
uart_ctrl_inst/u_uart_ctrl/data [31];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/apb_fifo_data [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [8];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [9];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [10];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [11];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [12];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [13];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [14];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/clk_cnt [15];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/cnt [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [1];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [2];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [3];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [4];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [5];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [6];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [7];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [8];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [9];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [10];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [11];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [12];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [13];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [14];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [15];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [16];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [17];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [18];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [19];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [20];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [21];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [22];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [23];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [24];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [25];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [26];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [27];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [28];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [29];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [30];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/rdata [31];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_apb_mif/trans_cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [5];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [6];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [7];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [8];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [9];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [10];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [11];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [12];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [13];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [14];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/cnt [15];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg [0];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg [10];
uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/crt_st_reg [14];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [4];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [5];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [6];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [7];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_CS_reg [8];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/MDIO_NS [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/clk_div_cnt [4];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt [3];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1 [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1 [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/cnt1 [2];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/op [1];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st [0];
uart_ctrl_inst/u_uart_ctrl/u_mdio_mif/st [1];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [0];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [1];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [2];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [3];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [4];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [5];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [6];
uart_ctrl_inst/u_uart_top/rx_fifo_wr_data [7];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [0];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [1];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [2];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [3];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [4];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [5];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [6];
uart_ctrl_inst/u_uart_top/tx_fifo_rd_data [7];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [3];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [4];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [5];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [6];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [7];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [8];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [9];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [10];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [11];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [12];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [13];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [14];
uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/cnt [15];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/cnt_judge [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rx_cnt [3];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_d [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_rx/rxd_tmp [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [3];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [4];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [5];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [6];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [7];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/shift_reg [8];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [0];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [1];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [2];
uart_ctrl_inst/u_uart_top/u_pgr_uart_tx/tx_cnt [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [0];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [1];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [2];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [4];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [3];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [4];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [0];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [1];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [2];
uart_ctrl_inst/u_uart_top/u_rx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [0];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [1];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [2];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/rd_addr [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2 [2];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/N2 [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/rwptr2_b [4];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [3];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/u_ipm_distributed_fifo_ctr/wrptr2_b [4];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [0];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [1];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [2];
uart_ctrl_inst/u_uart_top/u_tx_fifo/u_prefetch_fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo/wr_addr [3];
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
ntR67;
ntR68;
ntR69;
ntR70;
ntR71;
ntR72;
ntR73;
ntR74;
ntR75;
ntR76;
ntR77;
ntR78;
ntR79;
ntR80;
ntR81;
ntR82;
ntR83;
ntR84;
ntR85;
ntR86;
ntR87;
ntR88;
ntR89;
ntR90;
ntR91;
ntR92;
ntR93;
ntR94;
ntR95;
ntR96;
ntR97;
ntR98;
ntR99;
ntR100;
ntR101;
ntR102;
ntR103;
ntR104;
ntR105;
ntR106;
ntR107;
ntR108;
ntR109;
ntR110;
ntR111;
ntR112;
ntR113;
ntR114;
ntR115;
ntR116;
ntR117;
ntR118;
ntR119;
ntR120;
ntR121;
ntR122;
ntR123;
ntR124;
ntR125;
ntR126;
ntR127;
ntR128;
ntR129;
ntR130;
ntR131;
ntR132;
ntR133;
ntR134;
ntR135;
ntR136;
ntR137;
ntR138;
ntR139;
ntR140;
ntR141;
ntR142;
ntR143;
ntR144;
ntR145;
ntR146;
ntR147;
ntR148;
ntR149;
ntR150;
ntR151;
ntR152;
ntR153;
ntR154;
ntR155;
ntR156;
ntR157;
ntR158;
ntR159;
ntR160;
ntR161;
ntR162;
ntR163;
ntR164;
ntR165;
ntR166;
ntR167;
ntR168;
ntR169;
ntR170;
ntR171;
ntR172;
ntR173;
ntR174;
ntR175;
ntR176;
ntR177;
ntR178;
ntR179;
ntR180;
ntR181;
ntR182;
ntR183;
ntR184;
ntR185;
ntR186;
ntR187;
ntR188;
ntR189;
ntR190;
ntR191;
ntR192;
ntR193;
ntR194;
ntR195;
ntR196;
ntR197;
ntR198;
ntR199;
ntR200;
ntR201;
ntR202;
ntR203;
ntR204;
ntR205;
ntR206;
ntR207;
ntR208;
ntR209;
ntR210;
ntR211;
ntR212;
ntR213;
ntR214;
ntR215;
ntR216;
ntR217;
ntR218;
ntR219;
ntR220;
ntR221;
ntR222;
ntR223;
ntR224;
ntR225;
ntR226;
ntR227;
ntR228;
ntR229;
ntR230;
ntR231;
ntR232;
ntR233;
ntR234;
ntR235;
ntR236;
ntR237;
ntR238;
ntR239;
ntR240;
ntR241;
ntR242;
ntR243;
ntR244;
ntR245;
ntR246;
ntR247;
ntR248;
ntR249;
ntR250;
ntR251;
ntR252;
ntR253;
ntR254;
ntR255;
ntR256;
ntR257;
ntR258;
ntR259;
ntR260;
ntR261;
ntR262;
ntR263;
ntR264;
ntR265;
ntR266;
ntR267;
ntR268;
ntR269;
ntR270;
ntR271;
ntR272;
ntR273;
ntR274;
ntR275;
ntR276;
ntR277;
ntR278;
ntR279;
ntR280;
ntR281;
ntR282;
ntR283;
ntR284;
ntR285;
ntR286;
ntR287;
ntR288;
ntR289;
ntR290;
ntR291;
ntR292;
ntR293;
ntR294;
ntR295;
ntR296;
ntR297;
ntR298;
ntR299;
ntR300;
ntR301;
ntR302;
ntR303;
ntR304;
ntR305;
ntR306;
ntR307;
ntR308;
ntR309;
ntR310;
ntR311;
ntR312;
ntR313;
ntR314;
ntR315;
ntR316;
ntR317;
ntR318;
ntR319;
ntR320;
ntR321;
ntR322;
ntR323;
ntR324;
ntR325;
ntR326;
ntR327;
ntR328;
ntR329;
ntR330;
ntR331;
ntR332;
ntR333;
ntR334;
ntR335;
ntR336;
ntR337;
ntR338;
ntR339;
ntR340;
ntR341;
ntR342;
ntR343;
ntR344;
ntR345;
ntR346;
ntR347;
ntR348;
ntR349;
ntR350;
ntR351;
ntR352;
ntR353;
ntR354;
ntR355;
ntR356;
ntR357;
ntR358;
ntR359;
ntR360;
ntR361;
ntR362;
ntR363;
ntR364;
ntR365;
ntR366;
ntR367;
ntR368;
ntR369;
ntR370;
ntR371;
ntR372;
ntR373;
ntR374;
ntR375;
ntR376;
ntR377;
ntR378;
ntR379;
ntR380;
ntR381;
ntR382;
ntR383;
ntR384;
ntR385;
ntR386;
ntR387;
ntR388;
ntR389;
ntR390;
ntR391;
ntR392;
ntR393;
ntR394;
ntR395;
ntR396;
ntR397;
ntR398;
ntR399;
ntR400;
ntR401;
ntR402;
ntR403;
ntR404;
ntR405;
ntR406;
ntR407;
ntR408;
ntR409;
ntR410;
ntR411;
ntR412;
ntR413;
ntR414;
ntR415;
ntR416;
ntR417;
ntR418;
ntR419;
ntR420;
ntR421;
ntR422;
ntR423;
ntR424;
ntR425;
ntR426;
ntR427;
ntR428;
ntR429;
ntR430;
ntR431;
ntR432;
ntR433;
ntR434;
ntR435;
ntR436;
ntR437;
ntR438;
ntR439;
ntR440;
ntR441;
ntR442;
ntR443;
ntR444;
ntR445;
ntR446;
ntR447;
ntR448;
ntR449;
ntR450;
ntR451;
ntR452;
ntR453;
ntR454;
ntR455;
ntR456;
ntR457;
ntR458;
ntR459;
ntR460;
ntR461;
ntR462;
ntR463;
ntR464;
ntR465;
ntR466;
ntR467;
ntR468;
ntR469;
ntR470;
ntR471;
ntR472;
ntR473;
ntR474;
ntR475;
ntR476;
ntR477;
ntR478;
ntR479;
ntR480;
ntR481;
ntR482;
ntR483;
ntR484;
ntR485;
ntR486;
ntR487;
ntR488;
ntR489;
_GND0;
_GND1;
_GND2;
_GND3;
_GND4;
_GND5;
_GND6;
_GND7;
_GND8;
_GND9;
_GND10;
_GND11;
_GND12;
_GND13;
_GND14;
_GND15;
_GND16;
_GND17;
_GND18;
_GND19;
_GND20;
_GND21;
_GND22;
_GND23;
_GND24;
_GND25;
_GND26;
_GND27;
_GND28;
_GND29;
_GND30;
_GND31;
_GND32;
_GND33;
_GND34;
_GND35;
_GND36;
_GND37;
_GND38;
_GND39;
_GND40;
_GND41;
_GND42;
_GND43;
_GND44;
_GND45;
_GND46;
_GND47;
_GND48;
_GND49;
_GND50;
_GND51;
_GND52;
_GND53;
_GND54;
_GND55;
_GND56;
_GND57;
_GND58;
_GND59;
_GND60;
_GND61;
_GND62;
_GND63;
_GND64;
_GND65;
_GND66;
_GND67;
_GND68;
_GND69;
_GND70;
_GND71;
_GND72;
_GND73;
_GND74;
_GND75;
_GND76;
_GND77;
_GND78;
_GND79;
_GND80;
_GND81;
_GND82;
_GND83;
_GND84;
_GND85;
_GND86;
_GND87;
_GND88;
_GND89;
_GND90;
_GND91;
_GND92;
_GND93;
_GND94;
_GND95;
_GND96;
_GND97;
_GND98;
_GND99;
_GND100;
_GND101;
_GND102;
_GND103;
_GND104;
_GND105;
_GND106;
_GND107;
_GND108;
_GND109;
_GND110;
_GND111;
_GND112;
_GND113;
_GND114;
_GND115;
_GND116;
_GND117;
_GND118;
_GND119;
_GND120;
_GND121;
_GND122;
_GND123;
_GND124;
_GND125;
_GND126;
_GND127;
_GND128;
_GND129;
_GND130;
_GND131;
_GND132;
_GND133;
_GND134;
_GND135;
_GND136;
_GND137;
_GND138;
_GND139;
_GND140;
_GND141;
_GND142;
_GND143;
_GND144;
_GND145;
_GND146;
_GND147;
_GND148;
_GND149;
_GND150;
_GND151;
_GND152;
_GND153;
_GND154;
_GND155;
_GND156;
_GND157;
_GND158;
_GND159;
_GND160;
_GND161;
_GND162;
_GND163;
_GND164;
_GND165;
_GND166;
_GND167;
_GND168;
_GND169;
_GND170;
_GND171;
_GND172;
_GND173;
_GND174;
_GND175;
_GND176;
_GND177;
_GND178;
_GND179;
_GND180;
_GND181;
_GND182;
_GND183;
_GND184;
_GND185;
_GND186;
_GND187;
_GND188;
_GND189;
_GND190;
_GND191;
_GND192;
_GND193;
_GND194;
_GND195;
_GND196;
_GND197;
_GND198;
_GND199;
_GND200;
_GND201;
_GND202;
_GND203;
_GND204;
_GND205;
_GND206;
_GND207;
_GND208;
_GND209;
_GND210;
_VCC0;
_VCC1;
_VCC2;
_VCC3;
_VCC4;
_VCC5;
_VCC6;
_VCC7;
_VCC8;
_VCC9;
_VCC10;
_VCC11;
_VCC12;
_VCC13;
_VCC14;
_VCC15;
_VCC16;
_VCC17;
_VCC18;
_VCC19;
_VCC20;
_VCC21;
_VCC22;
_VCC23;
_VCC24;
_VCC25;
_VCC26;
_VCC27;
_VCC28;
_VCC29;
_VCC30;
_VCC31;
_VCC32;
_VCC33;
_VCC34;
_VCC35;
_VCC36;
_VCC37;
_VCC38;
_VCC39;
_VCC40;
_VCC41;
_VCC42;
_VCC43;
_VCC44;
_VCC45;
_VCC46;
_VCC47;
_VCC48;
_VCC49;
_VCC50;
_VCC51;
_VCC52;
_VCC53;
_VCC54;
_VCC55;
_VCC56;
_VCC57;
_VCC58;
_VCC59;
_VCC60;
_VCC61;
_VCC62;
_VCC63;
_VCC64;
_VCC65;
_VCC66;
_VCC67;
_VCC68;
_VCC69;
_VCC70;
_VCC71;
_VCC72;
_VCC73;
_VCC74;
_VCC75;
_VCC76;
_VCC77;
_VCC78;
_VCC79;
_VCC80;
_VCC81;
_VCC82;
_VCC83;
_VCC84;
_VCC85;
_VCC86;
_VCC87;
_VCC88;
_VCC89;
_VCC90;
_VCC91;
_VCC92;
_VCC93;
_VCC94;
_VCC95;
_VCC96;
_VCC97;
_VCC98;
_VCC99;
_VCC100;
_VCC101;
_VCC102;
_VCC103;
_VCC104;
_VCC105;
_VCC106;
_VCC107;
_VCC108;
_VCC109;
_VCC110;
_VCC111;
_VCC112;
_VCC113;
_VCC114;
_VCC115;
_VCC116;
_VCC117;
_VCC118;
_VCC119;
_VCC120;
_VCC121;
_VCC122;
_VCC123;
_VCC124;
_VCC125;
_VCC126;
_VCC127;
_VCC128;
_VCC129;
_VCC130;
_VCC131;
_VCC132;
_VCC133;
_VCC134;
_VCC135;
_VCC136;
_VCC137;
_VCC138;
_VCC139;
_VCC140;
_VCC141;
_VCC142;
_VCC143;
_VCC144;
_VCC145;
_VCC146;
_VCC147;
_VCC148;
_VCC149;
_VCC150;
_VCC151;
_VCC152;
_VCC153;
_VCC154;
_VCC155;
_VCC156;
_VCC157;
_VCC158;
_VCC159;
_VCC160;
_VCC161;
_VCC162;
_VCC163;
_VCC164;
_VCC165;
_VCC166;
_VCC167;
_VCC168;
_VCC169;
_VCC170;
_VCC171;
_VCC172;
_VCC173;
_VCC174;
_VCC175;
_VCC176;
_VCC177;
_VCC178;
_VCC179;
_VCC180;
_VCC181;
_VCC182;
_VCC183;
_VCC184;
_VCC185;
_VCC186;
_VCC187;
_VCC188;
_VCC189;
_VCC190;
_VCC191;
_VCC192;
_VCC193;
_VCC194;
_VCC195;
_VCC196;
_VCC197;
_VCC198;
_VCC199;
_VCC200;
_VCC201;
_VCC202;
_VCC203;
_VCC204;
_VCC205;
_VCC206;
_VCC207;
_VCC208;
_VCC209;
_VCC210;
_VCC211;
_VCC212;
_VCC213;
_VCC214;
_VCC215;
_VCC216;
_VCC217;
_VCC218;
_VCC219;
_VCC220;
_VCC221;
_VCC222;
_VCC223;
_VCC224;
_VCC225;
_VCC226;
_VCC227;
_VCC228;
_VCC229;
_VCC230;
_VCC231;
_VCC232;
_VCC233;
_VCC234;
_VCC235;
_VCC236;
_VCC237;
_VCC238;
_VCC239;
_VCC240;
_VCC241;
_VCC242;
_VCC243;
_VCC244;
_VCC245;
_VCC246;
_VCC247;
_VCC248;
_VCC249;
_VCC250;
_VCC251;
_VCC252;
_VCC253;
_VCC254;
_VCC255;
_VCC256;
_VCC257;
_VCC258;
_VCC259;
_VCC260;
_VCC261;
_N1;
_N2;
_N3;
_N4;
_N5;
_N6;
_N7;
_N8;
_N9;
_N10;
_N11;
_N12;
_N13;
_N14;
_N15;
_N16;
_N17;
_N18;
_N19;
_N20;
_N21;
_N22;
_N23;
_N24;

Clock
i_clk_50;1000
o_p_clk2core_tx_0;1001
o_p_clk2core_rx_0;1002
Main|QR1_ref_clk_156_p;1003
Main|QR1_ref_clk_156_n;1004
usclk;1005
i_clk_100_p;1006
i_clk_100_n;1007
clk_50;1008
clk_312_5;1009


