

================================================================
== Vitis HLS Report for 'convolution1_1'
================================================================
* Date:           Tue May 31 15:50:19 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.507 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    60441|   223257|  0.604 ms|  2.233 ms|  60441|  223257|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1      |    60440|   223256|  7555 ~ 27907|          -|          -|     8|        no|
        | + VITIS_LOOP_11_2    |     7552|    27904|      59 ~ 218|          -|          -|   128|        no|
        |  ++ VITIS_LOOP_13_3  |       57|      216|       19 ~ 72|          -|          -|     3|        no|
        +----------------------+---------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     631|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |       22|     -|      32|       4|    -|
|Multiplexer      |        -|     -|       -|    1191|    -|
|Register         |        -|     -|    1165|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       22|     0|    1197|    1826|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |firstBias_U    |convolution1_1_firstBias    |        0|  32|   4|    0|     8|   32|     1|          256|
    |firstKernel_U  |convolution1_1_firstKernel  |       22|   0|   0|    0|    96|   32|     1|         3072|
    +---------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                            |       22|  32|   4|    0|   104|   64|     2|         3328|
    +---------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_924_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln16_1_fu_954_p2          |         +|   0|  0|  12|           5|           5|
    |add_ln16_2_fu_963_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln16_fu_936_p2            |         +|   0|  0|  16|           9|           9|
    |add_ln19_fu_995_p2            |         +|   0|  0|  16|           9|           9|
    |add_ln20_1_fu_1014_p2         |         +|   0|  0|  16|           9|           9|
    |add_ln20_fu_978_p2            |         +|   0|  0|   9|           2|           2|
    |add_ln21_1_fu_1051_p2         |         +|   0|  0|  16|           9|           9|
    |add_ln21_fu_1041_p2           |         +|   0|  0|  16|           9|           9|
    |add_ln24_fu_1098_p2           |         +|   0|  0|  16|           9|           9|
    |add_ln27_1_fu_1076_p2         |         +|   0|  0|  16|           9|           9|
    |add_ln28_1_fu_1128_p2         |         +|   0|  0|  16|           9|           9|
    |add_ln29_1_fu_1160_p2         |         +|   0|  0|  16|           9|           9|
    |add_ln29_fu_1150_p2           |         +|   0|  0|  16|           9|           9|
    |add_ln33_fu_1198_p2           |         +|   0|  0|  16|           9|           9|
    |add_ln9_fu_610_p2             |         +|   0|  0|  12|           4|           1|
    |arrayidx14428_sum_fu_684_p2   |         +|   0|  0|  14|           7|           3|
    |arrayidx15431_sum_fu_695_p2   |         +|   0|  0|  14|           7|           4|
    |arrayidx174_sum_fu_728_p2     |         +|   0|  0|  14|           7|           3|
    |arrayidx185_sum_fu_739_p2     |         +|   0|  0|  14|           7|           4|
    |arrayidx20736_sum_fu_750_p2   |         +|   0|  0|  14|           7|           4|
    |arrayidx21839_sum_fu_761_p2   |         +|   0|  0|  14|           7|           4|
    |arrayidx72_sum_fu_651_p2      |         +|   0|  0|  14|           7|           3|
    |arrayidx8670_sum_fu_717_p2    |         +|   0|  0|  14|           7|           3|
    |empty_65_fu_838_p2            |         +|   0|  0|  16|           9|           3|
    |empty_66_fu_844_p2            |         +|   0|  0|  15|           8|           2|
    |grp_fu_559_p2                 |         +|   0|  0|  16|           9|           9|
    |grp_fu_563_p2                 |         +|   0|  0|  16|           9|           9|
    |grp_fu_567_p2                 |         +|   0|  0|  16|           9|           9|
    |indvars_iv_next112_fu_782_p2  |         +|   0|  0|  15|           8|           1|
    |empty_60_fu_640_p2            |         -|   0|  0|  14|           7|           7|
    |empty_63_fu_800_p2            |         -|   0|  0|  16|           9|           9|
    |empty_64_fu_826_p2            |         -|   0|  0|  19|          12|          12|
    |empty_68_fu_878_p2            |         -|   0|  0|  16|           9|           9|
    |empty_70_fu_896_p2            |         -|   0|  0|  16|           9|           9|
    |and_ln36_fu_1247_p2           |       and|   0|  0|   2|           1|           1|
    |cmp17_fu_832_p2               |      icmp|   0|  0|  11|           8|           1|
    |exitcond1154_fu_776_p2        |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln13_fu_918_p2           |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln20_fu_989_p2           |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln21_fu_930_p2           |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln36_1_fu_1237_p2        |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln36_fu_1231_p2          |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln9_fu_604_p2            |      icmp|   0|  0|   9|           4|           5|
    |arrayidx2562_sum1_fu_662_p2   |        or|   0|  0|   7|           7|           1|
    |arrayidx54_sum2_fu_673_p2     |        or|   0|  0|   7|           7|           2|
    |arrayidx7667_sum3_fu_706_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln36_fu_1243_p2            |        or|   0|  0|   2|           1|           1|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 631|         358|         257|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  689|        131|    1|        131|
    |ap_phi_mux_empty_72_phi_fu_460_p4  |    9|          2|   32|         64|
    |ap_phi_mux_empty_74_phi_fu_470_p8  |    9|          2|   32|         64|
    |ap_phi_mux_empty_75_phi_fu_496_p4  |    9|          2|   32|         64|
    |d_fu_114                           |    9|          2|    4|          8|
    |empty_74_reg_467                   |   14|          3|   32|         96|
    |empty_77_reg_513                   |   20|          4|   32|        128|
    |grp_fu_532_p0                      |   59|         11|   32|        352|
    |grp_fu_532_p1                      |   43|          8|   32|        256|
    |grp_fu_545_p0                      |   65|         13|   32|        416|
    |grp_fu_545_p1                      |   54|         10|   32|        320|
    |grp_fu_549_p0                      |   31|          6|   32|        192|
    |grp_fu_549_p1                      |   31|          6|   32|        192|
    |grp_fu_559_p0                      |   14|          3|    9|         27|
    |i_reg_434                          |    9|          2|    8|         16|
    |input_r_address0                   |   54|         10|    9|         90|
    |input_r_address1                   |   49|          9|    9|         81|
    |j_reg_445                          |    9|          2|    2|          4|
    |out_r_d0                           |   14|          3|   32|         96|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              | 1191|        229|  426|       2597|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |add10_reg_1663                |   32|   0|   32|          0|
    |add12_reg_1698                |   32|   0|   32|          0|
    |add4_reg_1637                 |   32|   0|   32|          0|
    |add5_reg_1531                 |   32|   0|   32|          0|
    |add6_reg_1557                 |   32|   0|   32|          0|
    |add9_reg_1582                 |   32|   0|   32|          0|
    |add_ln13_reg_1470             |    2|   0|    2|          0|
    |add_ln9_reg_1268              |    4|   0|    4|          0|
    |add_reg_1498                  |   32|   0|   32|          0|
    |ap_CS_fsm                     |  130|   0|  130|          0|
    |cmp17_reg_1426                |    1|   0|    1|          0|
    |d_fu_114                      |    4|   0|    4|          0|
    |empty_63_reg_1413             |    9|   0|    9|          0|
    |empty_64_reg_1421             |    9|   0|   12|          3|
    |empty_65_reg_1430             |    9|   0|    9|          0|
    |empty_68_reg_1441             |    9|   0|    9|          0|
    |empty_70_reg_1449             |    9|   0|    9|          0|
    |empty_72_reg_457              |   32|   0|   32|          0|
    |empty_73_reg_482              |   32|   0|   32|          0|
    |empty_74_reg_467              |   32|   0|   32|          0|
    |empty_75_reg_493              |   32|   0|   32|          0|
    |empty_76_reg_503              |   32|   0|   32|          0|
    |empty_77_reg_513              |   32|   0|   32|          0|
    |firstBias_load_reg_1343       |   32|   0|   32|          0|
    |firstKernel_load_10_reg_1395  |   32|   0|   32|          0|
    |firstKernel_load_11_reg_1400  |   32|   0|   32|          0|
    |firstKernel_load_1_reg_1348   |   32|   0|   32|          0|
    |firstKernel_load_2_reg_1353   |   32|   0|   32|          0|
    |firstKernel_load_3_reg_1358   |   32|   0|   32|          0|
    |firstKernel_load_4_reg_1364   |   32|   0|   32|          0|
    |firstKernel_load_5_reg_1369   |   32|   0|   32|          0|
    |firstKernel_load_6_reg_1375   |   32|   0|   32|          0|
    |firstKernel_load_7_reg_1380   |   32|   0|   32|          0|
    |firstKernel_load_8_reg_1385   |   32|   0|   32|          0|
    |firstKernel_load_9_reg_1390   |   32|   0|   32|          0|
    |firstKernel_load_reg_1338     |   32|   0|   32|          0|
    |i_reg_434                     |    8|   0|    8|          0|
    |icmp_ln20_reg_1512            |    1|   0|    1|          0|
    |icmp_ln21_reg_1479            |    1|   0|    1|          0|
    |icmp_ln36_1_reg_1739          |    1|   0|    1|          0|
    |icmp_ln36_reg_1734            |    1|   0|    1|          0|
    |indvars_iv_next112_reg_1408   |    8|   0|    8|          0|
    |j_reg_445                     |    2|   0|    2|          0|
    |out_addr_reg_1488             |   12|   0|   12|          0|
    |reg_571                       |   32|   0|   32|          0|
    |reg_577                       |   32|   0|   32|          0|
    |reg_582                       |   32|   0|   32|          0|
    |sext_ln20_reg_1504            |    9|   0|    9|          0|
    |tmp_15_reg_1437               |    1|   0|    1|          0|
    |tmp_16_reg_1456               |    1|   0|    1|          0|
    |zext_ln13_reg_1460            |    2|   0|    9|          7|
    |zext_ln9_1_reg_1260           |    4|   0|    5|          1|
    +------------------------------+-----+----+-----+-----------+
    |Total                         | 1165|   0| 1176|         11|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convolution1.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convolution1.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convolution1.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convolution1.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convolution1.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_371_p_din0    |  out|   32|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_371_p_din1    |  out|   32|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_371_p_opcode  |  out|    2|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_371_p_dout0   |   in|   32|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_371_p_ce      |  out|    1|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_377_p_din0    |  out|   32|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_377_p_din1    |  out|   32|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_377_p_dout0   |   in|   32|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_377_p_ce      |  out|    1|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_1002_p_din0   |  out|   32|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_1002_p_din1   |  out|   32|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_1002_p_dout0  |   in|   32|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_1002_p_ce     |  out|    1|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_388_p_din0    |  out|   32|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_388_p_din1    |  out|   32|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_388_p_opcode  |  out|    5|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_388_p_dout0   |   in|    1|  ap_ctrl_hs|  convolution1.1|  return value|
|grp_fu_388_p_ce      |  out|    1|  ap_ctrl_hs|  convolution1.1|  return value|
|input_r_address0     |  out|    9|   ap_memory|         input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|         input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|         input_r|         array|
|input_r_address1     |  out|    9|   ap_memory|         input_r|         array|
|input_r_ce1          |  out|    1|   ap_memory|         input_r|         array|
|input_r_q1           |   in|   32|   ap_memory|         input_r|         array|
|out_r_address0       |  out|   12|   ap_memory|           out_r|         array|
|out_r_ce0            |  out|    1|   ap_memory|           out_r|         array|
|out_r_we0            |  out|    1|   ap_memory|           out_r|         array|
|out_r_d0             |  out|   32|   ap_memory|           out_r|         array|
+---------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 130
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 42 49 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 30 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 41 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 67 100 129 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 41 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 41 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 88 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 129 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 129 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 114 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 129 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 131 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.40ns)   --->   "%store_ln9 = store i4 0, i4 %d" [MagicWand/model_functions.c:9]   --->   Operation 133 'store' 'store_ln9' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln9 = br void" [MagicWand/model_functions.c:9]   --->   Operation 134 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%d_6 = load i4 %d"   --->   Operation 135 'load' 'd_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %d_6" [MagicWand/model_functions.c:9]   --->   Operation 136 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i4 %d_6" [MagicWand/model_functions.c:9]   --->   Operation 137 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.65ns)   --->   "%icmp_ln9 = icmp_eq  i4 %d_6, i4 8" [MagicWand/model_functions.c:9]   --->   Operation 138 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 139 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.72ns)   --->   "%add_ln9 = add i4 %d_6, i4 1" [MagicWand/model_functions.c:9]   --->   Operation 140 'add' 'add_ln9' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split5, void" [MagicWand/model_functions.c:9]   --->   Operation 141 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%empty_59 = trunc i4 %d_6"   --->   Operation 142 'trunc' 'empty_59' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_59, i4 0"   --->   Operation 143 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_59, i2 0"   --->   Operation 144 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i5 %p_shl4"   --->   Operation 145 'zext' 'p_shl4_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.70ns)   --->   "%empty_60 = sub i7 %p_shl, i7 %p_shl4_cast"   --->   Operation 146 'sub' 'empty_60' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%p_cast11 = zext i7 %empty_60"   --->   Operation 147 'zext' 'p_cast11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%firstKernel_addr_2 = getelementptr i32 %firstKernel, i64 0, i64 %p_cast11"   --->   Operation 148 'getelementptr' 'firstKernel_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.70ns)   --->   "%arrayidx72_sum = add i7 %empty_60, i7 4"   --->   Operation 149 'add' 'arrayidx72_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%arrayidx72_sum_cast = zext i7 %arrayidx72_sum"   --->   Operation 150 'zext' 'arrayidx72_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%firstKernel_addr = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx72_sum_cast"   --->   Operation 151 'getelementptr' 'firstKernel_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%firstBias_addr = getelementptr i32 %firstBias, i64 0, i64 %zext_ln9" [MagicWand/model_functions.c:9]   --->   Operation 152 'getelementptr' 'firstBias_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%arrayidx2562_sum1 = or i7 %empty_60, i7 1"   --->   Operation 153 'or' 'arrayidx2562_sum1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%arrayidx2562_sum1_cast = zext i7 %arrayidx2562_sum1"   --->   Operation 154 'zext' 'arrayidx2562_sum1_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%firstKernel_addr_1 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx2562_sum1_cast"   --->   Operation 155 'getelementptr' 'firstKernel_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%arrayidx54_sum2 = or i7 %empty_60, i7 3"   --->   Operation 156 'or' 'arrayidx54_sum2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%arrayidx54_sum2_cast = zext i7 %arrayidx54_sum2"   --->   Operation 157 'zext' 'arrayidx54_sum2_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%firstKernel_addr_3 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx54_sum2_cast"   --->   Operation 158 'getelementptr' 'firstKernel_addr_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.70ns)   --->   "%arrayidx14428_sum = add i7 %empty_60, i7 7"   --->   Operation 159 'add' 'arrayidx14428_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%arrayidx14428_sum_cast = zext i7 %arrayidx14428_sum"   --->   Operation 160 'zext' 'arrayidx14428_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%firstKernel_addr_4 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx14428_sum_cast"   --->   Operation 161 'getelementptr' 'firstKernel_addr_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.70ns)   --->   "%arrayidx15431_sum = add i7 %empty_60, i7 10"   --->   Operation 162 'add' 'arrayidx15431_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%arrayidx15431_sum_cast = zext i7 %arrayidx15431_sum"   --->   Operation 163 'zext' 'arrayidx15431_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%firstKernel_addr_5 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx15431_sum_cast"   --->   Operation 164 'getelementptr' 'firstKernel_addr_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%arrayidx7667_sum3 = or i7 %empty_60, i7 2"   --->   Operation 165 'or' 'arrayidx7667_sum3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%arrayidx7667_sum3_cast = zext i7 %arrayidx7667_sum3"   --->   Operation 166 'zext' 'arrayidx7667_sum3_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%firstKernel_addr_6 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx7667_sum3_cast"   --->   Operation 167 'getelementptr' 'firstKernel_addr_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.70ns)   --->   "%arrayidx8670_sum = add i7 %empty_60, i7 5"   --->   Operation 168 'add' 'arrayidx8670_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%arrayidx8670_sum_cast = zext i7 %arrayidx8670_sum"   --->   Operation 169 'zext' 'arrayidx8670_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%firstKernel_addr_7 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx8670_sum_cast"   --->   Operation 170 'getelementptr' 'firstKernel_addr_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.70ns)   --->   "%arrayidx174_sum = add i7 %empty_60, i7 6"   --->   Operation 171 'add' 'arrayidx174_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%arrayidx174_sum_cast = zext i7 %arrayidx174_sum"   --->   Operation 172 'zext' 'arrayidx174_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%firstKernel_addr_8 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx174_sum_cast"   --->   Operation 173 'getelementptr' 'firstKernel_addr_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.70ns)   --->   "%arrayidx185_sum = add i7 %empty_60, i7 9"   --->   Operation 174 'add' 'arrayidx185_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%arrayidx185_sum_cast = zext i7 %arrayidx185_sum"   --->   Operation 175 'zext' 'arrayidx185_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%firstKernel_addr_9 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx185_sum_cast"   --->   Operation 176 'getelementptr' 'firstKernel_addr_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.70ns)   --->   "%arrayidx20736_sum = add i7 %empty_60, i7 8"   --->   Operation 177 'add' 'arrayidx20736_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%arrayidx20736_sum_cast = zext i7 %arrayidx20736_sum"   --->   Operation 178 'zext' 'arrayidx20736_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%firstKernel_addr_10 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx20736_sum_cast"   --->   Operation 179 'getelementptr' 'firstKernel_addr_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.70ns)   --->   "%arrayidx21839_sum = add i7 %empty_60, i7 11"   --->   Operation 180 'add' 'arrayidx21839_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%arrayidx21839_sum_cast = zext i7 %arrayidx21839_sum"   --->   Operation 181 'zext' 'arrayidx21839_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%firstKernel_addr_11 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx21839_sum_cast"   --->   Operation 182 'getelementptr' 'firstKernel_addr_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 183 [2/2] (1.09ns)   --->   "%firstKernel_load = load i7 %firstKernel_addr"   --->   Operation 183 'load' 'firstKernel_load' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 184 [2/2] (0.61ns)   --->   "%firstBias_load = load i3 %firstBias_addr" [MagicWand/model_functions.c:9]   --->   Operation 184 'load' 'firstBias_load' <Predicate = (!icmp_ln9)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_2 : Operation 185 [2/2] (1.09ns)   --->   "%firstKernel_load_1 = load i7 %firstKernel_addr_1" [MagicWand/model_functions.c:19]   --->   Operation 185 'load' 'firstKernel_load_1' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 186 [2/2] (1.09ns)   --->   "%firstKernel_load_2 = load i7 %firstKernel_addr_2" [MagicWand/model_functions.c:20]   --->   Operation 186 'load' 'firstKernel_load_2' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 187 [2/2] (1.09ns)   --->   "%firstKernel_load_3 = load i7 %firstKernel_addr_3" [MagicWand/model_functions.c:20]   --->   Operation 187 'load' 'firstKernel_load_3' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 188 [2/2] (1.09ns)   --->   "%firstKernel_load_4 = load i7 %firstKernel_addr_6" [MagicWand/model_functions.c:21]   --->   Operation 188 'load' 'firstKernel_load_4' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 189 [2/2] (1.09ns)   --->   "%firstKernel_load_5 = load i7 %firstKernel_addr_7" [MagicWand/model_functions.c:21]   --->   Operation 189 'load' 'firstKernel_load_5' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 190 [2/2] (1.09ns)   --->   "%firstKernel_load_6 = load i7 %firstKernel_addr_4" [MagicWand/model_functions.c:27]   --->   Operation 190 'load' 'firstKernel_load_6' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 191 [2/2] (1.09ns)   --->   "%firstKernel_load_7 = load i7 %firstKernel_addr_5" [MagicWand/model_functions.c:27]   --->   Operation 191 'load' 'firstKernel_load_7' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 192 [2/2] (1.09ns)   --->   "%firstKernel_load_8 = load i7 %firstKernel_addr_8" [MagicWand/model_functions.c:28]   --->   Operation 192 'load' 'firstKernel_load_8' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 193 [2/2] (1.09ns)   --->   "%firstKernel_load_9 = load i7 %firstKernel_addr_9" [MagicWand/model_functions.c:28]   --->   Operation 193 'load' 'firstKernel_load_9' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 194 [2/2] (1.09ns)   --->   "%firstKernel_load_10 = load i7 %firstKernel_addr_10" [MagicWand/model_functions.c:29]   --->   Operation 194 'load' 'firstKernel_load_10' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 195 [2/2] (1.09ns)   --->   "%firstKernel_load_11 = load i7 %firstKernel_addr_11" [MagicWand/model_functions.c:29]   --->   Operation 195 'load' 'firstKernel_load_11' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [MagicWand/model_functions.c:40]   --->   Operation 196 'ret' 'ret_ln40' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [MagicWand/model_functions.c:7]   --->   Operation 197 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/2] (1.09ns)   --->   "%firstKernel_load = load i7 %firstKernel_addr"   --->   Operation 198 'load' 'firstKernel_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 199 [1/2] (0.61ns)   --->   "%firstBias_load = load i3 %firstBias_addr" [MagicWand/model_functions.c:9]   --->   Operation 199 'load' 'firstBias_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 200 [1/2] (1.09ns)   --->   "%firstKernel_load_1 = load i7 %firstKernel_addr_1" [MagicWand/model_functions.c:19]   --->   Operation 200 'load' 'firstKernel_load_1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 201 [1/2] (1.09ns)   --->   "%firstKernel_load_2 = load i7 %firstKernel_addr_2" [MagicWand/model_functions.c:20]   --->   Operation 201 'load' 'firstKernel_load_2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 202 [1/2] (1.09ns)   --->   "%firstKernel_load_3 = load i7 %firstKernel_addr_3" [MagicWand/model_functions.c:20]   --->   Operation 202 'load' 'firstKernel_load_3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 203 [1/2] (1.09ns)   --->   "%firstKernel_load_4 = load i7 %firstKernel_addr_6" [MagicWand/model_functions.c:21]   --->   Operation 203 'load' 'firstKernel_load_4' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 204 [1/2] (1.09ns)   --->   "%firstKernel_load_5 = load i7 %firstKernel_addr_7" [MagicWand/model_functions.c:21]   --->   Operation 204 'load' 'firstKernel_load_5' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 205 [1/2] (1.09ns)   --->   "%firstKernel_load_6 = load i7 %firstKernel_addr_4" [MagicWand/model_functions.c:27]   --->   Operation 205 'load' 'firstKernel_load_6' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 206 [1/2] (1.09ns)   --->   "%firstKernel_load_7 = load i7 %firstKernel_addr_5" [MagicWand/model_functions.c:27]   --->   Operation 206 'load' 'firstKernel_load_7' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 207 [1/2] (1.09ns)   --->   "%firstKernel_load_8 = load i7 %firstKernel_addr_8" [MagicWand/model_functions.c:28]   --->   Operation 207 'load' 'firstKernel_load_8' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 208 [1/2] (1.09ns)   --->   "%firstKernel_load_9 = load i7 %firstKernel_addr_9" [MagicWand/model_functions.c:28]   --->   Operation 208 'load' 'firstKernel_load_9' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 209 [1/2] (1.09ns)   --->   "%firstKernel_load_10 = load i7 %firstKernel_addr_10" [MagicWand/model_functions.c:29]   --->   Operation 209 'load' 'firstKernel_load_10' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 210 [1/2] (1.09ns)   --->   "%firstKernel_load_11 = load i7 %firstKernel_addr_11" [MagicWand/model_functions.c:29]   --->   Operation 210 'load' 'firstKernel_load_11' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 211 [1/1] (0.40ns)   --->   "%br_ln11 = br void" [MagicWand/model_functions.c:11]   --->   Operation 211 'br' 'br_ln11' <Predicate = true> <Delay = 0.40>

State 4 <SV = 3> <Delay = 1.43>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%i = phi i8 %indvars_iv_next112, void, i8 0, void %.split5"   --->   Operation 212 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i"   --->   Operation 213 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.79ns)   --->   "%exitcond1154 = icmp_eq  i8 %i, i8 128"   --->   Operation 214 'icmp' 'exitcond1154' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 215 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.70ns)   --->   "%indvars_iv_next112 = add i8 %i, i8 1"   --->   Operation 216 'add' 'indvars_iv_next112' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %exitcond1154, void %.split3, void" [MagicWand/model_functions.c:11]   --->   Operation 217 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [MagicWand/model_functions.c:7]   --->   Operation 218 'specloopname' 'specloopname_ln7' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%empty_62 = trunc i8 %i"   --->   Operation 219 'trunc' 'empty_62' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_62, i2 0"   --->   Operation 220 'bitconcatenate' 'p_shl9' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.71ns)   --->   "%empty_63 = sub i9 %p_shl9, i9 %i_cast"   --->   Operation 221 'sub' 'empty_63' <Predicate = (!exitcond1154)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_62, i5 0"   --->   Operation 222 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty_62, i3 0"   --->   Operation 223 'bitconcatenate' 'p_shl8' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i10 %p_shl8"   --->   Operation 224 'zext' 'p_shl8_cast' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.77ns)   --->   "%empty_64 = sub i12 %p_shl7, i12 %p_shl8_cast"   --->   Operation 225 'sub' 'empty_64' <Predicate = (!exitcond1154)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.79ns)   --->   "%cmp17 = icmp_eq  i8 %i, i8 0"   --->   Operation 226 'icmp' 'cmp17' <Predicate = (!exitcond1154)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.71ns)   --->   "%empty_65 = add i9 %empty_63, i9 509"   --->   Operation 227 'add' 'empty_65' <Predicate = (!exitcond1154)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.70ns)   --->   "%empty_66 = add i8 %i, i8 2"   --->   Operation 228 'add' 'empty_66' <Predicate = (!exitcond1154)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_66"   --->   Operation 229 'zext' 'p_cast' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_66, i32 7"   --->   Operation 230 'bitselect' 'tmp_15' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%indvars_iv_next112_cast = zext i8 %indvars_iv_next112"   --->   Operation 231 'zext' 'indvars_iv_next112_cast' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%empty_67 = trunc i8 %indvars_iv_next112"   --->   Operation 232 'trunc' 'empty_67' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_67, i2 0"   --->   Operation 233 'bitconcatenate' 'p_shl6' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.71ns)   --->   "%empty_68 = sub i9 %p_shl6, i9 %indvars_iv_next112_cast"   --->   Operation 234 'sub' 'empty_68' <Predicate = (!exitcond1154)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%empty_69 = trunc i8 %empty_66"   --->   Operation 235 'trunc' 'empty_69' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_69, i2 0"   --->   Operation 236 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.71ns)   --->   "%empty_70 = sub i9 %p_shl5, i9 %p_cast"   --->   Operation 237 'sub' 'empty_70' <Predicate = (!exitcond1154)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %indvars_iv_next112, i32 7"   --->   Operation 238 'bitselect' 'tmp_16' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.40ns)   --->   "%br_ln13 = br void" [MagicWand/model_functions.c:13]   --->   Operation 239 'br' 'br_ln13' <Predicate = (!exitcond1154)> <Delay = 0.40>
ST_4 : Operation 240 [1/1] (0.40ns)   --->   "%store_ln9 = store i4 %add_ln9, i4 %d" [MagicWand/model_functions.c:9]   --->   Operation 240 'store' 'store_ln9' <Predicate = (exitcond1154)> <Delay = 0.40>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 241 'br' 'br_ln0' <Predicate = (exitcond1154)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %.split3, i2 %add_ln13, void %._crit_edge12" [MagicWand/model_functions.c:13]   --->   Operation 242 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %j" [MagicWand/model_functions.c:13]   --->   Operation 243 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.40ns)   --->   "%icmp_ln13 = icmp_eq  i2 %j, i2 3" [MagicWand/model_functions.c:13]   --->   Operation 244 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 245 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.50ns)   --->   "%add_ln13 = add i2 %j, i2 1" [MagicWand/model_functions.c:13]   --->   Operation 246 'add' 'add_ln13' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.40ns)   --->   "%icmp_ln21 = icmp_eq  i2 %add_ln13, i2 3" [MagicWand/model_functions.c:21]   --->   Operation 247 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split, void" [MagicWand/model_functions.c:13]   --->   Operation 248 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.71ns)   --->   "%add_ln16 = add i9 %zext_ln13, i9 %empty_63" [MagicWand/model_functions.c:16]   --->   Operation 249 'add' 'add_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i9 %add_ln16" [MagicWand/model_functions.c:16]   --->   Operation 250 'zext' 'zext_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln16" [MagicWand/model_functions.c:16]   --->   Operation 251 'getelementptr' 'input_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 252 [2/2] (1.09ns)   --->   "%input_load = load i9 %input_addr" [MagicWand/model_functions.c:16]   --->   Operation 252 'load' 'input_load' <Predicate = (!icmp_ln13)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %j, i3 0" [MagicWand/model_functions.c:16]   --->   Operation 253 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.71ns)   --->   "%add_ln16_1 = add i5 %zext_ln9_1, i5 %shl_ln" [MagicWand/model_functions.c:16]   --->   Operation 254 'add' 'add_ln16_1' <Predicate = (!icmp_ln13)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i5 %add_ln16_1" [MagicWand/model_functions.c:16]   --->   Operation 255 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.77ns)   --->   "%add_ln16_2 = add i12 %zext_ln16_1, i12 %empty_64" [MagicWand/model_functions.c:16]   --->   Operation 256 'add' 'add_ln16_2' <Predicate = (!icmp_ln13)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i12 %add_ln16_2" [MagicWand/model_functions.c:16]   --->   Operation 257 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln16_2" [MagicWand/model_functions.c:16]   --->   Operation 258 'getelementptr' 'out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 259 'br' 'br_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.48>
ST_6 : Operation 260 [1/2] (1.09ns)   --->   "%input_load = load i9 %input_addr" [MagicWand/model_functions.c:16]   --->   Operation 260 'load' 'input_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %input_load" [MagicWand/model_functions.c:16]   --->   Operation 261 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [3/3] (6.38ns)   --->   "%mul = fmul i32 %bitcast_ln16, i32 %firstKernel_load" [MagicWand/model_functions.c:16]   --->   Operation 262 'fmul' 'mul' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.08>
ST_7 : Operation 263 [2/3] (6.08ns)   --->   "%mul = fmul i32 %bitcast_ln16, i32 %firstKernel_load" [MagicWand/model_functions.c:16]   --->   Operation 263 'fmul' 'mul' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.08>
ST_8 : Operation 264 [1/3] (6.08ns)   --->   "%mul = fmul i32 %bitcast_ln16, i32 %firstKernel_load" [MagicWand/model_functions.c:16]   --->   Operation 264 'fmul' 'mul' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.95>
ST_9 : Operation 265 [4/4] (5.95ns)   --->   "%add = fadd i32 %mul, i32 %firstBias_load" [MagicWand/model_functions.c:16]   --->   Operation 265 'fadd' 'add' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.71>
ST_10 : Operation 266 [3/4] (5.71ns)   --->   "%add = fadd i32 %mul, i32 %firstBias_load" [MagicWand/model_functions.c:16]   --->   Operation 266 'fadd' 'add' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.71>
ST_11 : Operation 267 [2/4] (5.71ns)   --->   "%add = fadd i32 %mul, i32 %firstBias_load" [MagicWand/model_functions.c:16]   --->   Operation 267 'fadd' 'add' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.81>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [MagicWand/model_functions.c:7]   --->   Operation 268 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/4] (5.71ns)   --->   "%add = fadd i32 %mul, i32 %firstBias_load" [MagicWand/model_functions.c:16]   --->   Operation 269 'fadd' 'add' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [1/1] (1.09ns)   --->   "%store_ln16 = store i32 %add, i12 %out_addr" [MagicWand/model_functions.c:16]   --->   Operation 270 'store' 'store_ln16' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_12 : Operation 271 [1/1] (0.50ns)   --->   "%add_ln20 = add i2 %j, i2 3" [MagicWand/model_functions.c:20]   --->   Operation 271 'add' 'add_ln20' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i2 %add_ln20" [MagicWand/model_functions.c:20]   --->   Operation 272 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.40ns)   --->   "%icmp_ln20 = icmp_ne  i2 %j, i2 0" [MagicWand/model_functions.c:20]   --->   Operation 273 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %cmp17, void, void" [MagicWand/model_functions.c:18]   --->   Operation 274 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.71ns)   --->   "%add_ln19 = add i9 %zext_ln13, i9 %empty_65" [MagicWand/model_functions.c:19]   --->   Operation 275 'add' 'add_ln19' <Predicate = (!cmp17)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %add_ln19" [MagicWand/model_functions.c:19]   --->   Operation 276 'zext' 'zext_ln19' <Predicate = (!cmp17)> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln19" [MagicWand/model_functions.c:19]   --->   Operation 277 'getelementptr' 'input_addr_1' <Predicate = (!cmp17)> <Delay = 0.00>
ST_12 : Operation 278 [2/2] (1.09ns)   --->   "%input_load_1 = load i9 %input_addr_1" [MagicWand/model_functions.c:19]   --->   Operation 278 'load' 'input_load_1' <Predicate = (!cmp17)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_12 : Operation 279 [1/1] (0.40ns)   --->   "%br_ln23 = br i1 %icmp_ln20, void %._crit_edge5, void" [MagicWand/model_functions.c:23]   --->   Operation 279 'br' 'br_ln23' <Predicate = (cmp17)> <Delay = 0.40>
ST_12 : Operation 280 [1/1] (0.71ns)   --->   "%add_ln23 = add i9 %sext_ln20, i9 %empty_63" [MagicWand/model_functions.c:23]   --->   Operation 280 'add' 'add_ln23' <Predicate = (cmp17 & icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i9 %add_ln23" [MagicWand/model_functions.c:23]   --->   Operation 281 'zext' 'zext_ln23' <Predicate = (cmp17 & icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %zext_ln23" [MagicWand/model_functions.c:23]   --->   Operation 282 'getelementptr' 'input_addr_4' <Predicate = (cmp17 & icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 283 [2/2] (1.09ns)   --->   "%input_load_4 = load i9 %input_addr_4" [MagicWand/model_functions.c:23]   --->   Operation 283 'load' 'input_load_4' <Predicate = (cmp17 & icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 13 <SV = 12> <Delay = 7.48>
ST_13 : Operation 284 [1/2] (1.09ns)   --->   "%input_load_1 = load i9 %input_addr_1" [MagicWand/model_functions.c:19]   --->   Operation 284 'load' 'input_load_1' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %input_load_1" [MagicWand/model_functions.c:19]   --->   Operation 285 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [3/3] (6.38ns)   --->   "%mul5 = fmul i32 %bitcast_ln19, i32 %firstKernel_load_1" [MagicWand/model_functions.c:19]   --->   Operation 286 'fmul' 'mul5' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.08>
ST_14 : Operation 287 [2/3] (6.08ns)   --->   "%mul5 = fmul i32 %bitcast_ln19, i32 %firstKernel_load_1" [MagicWand/model_functions.c:19]   --->   Operation 287 'fmul' 'mul5' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.08>
ST_15 : Operation 288 [1/3] (6.08ns)   --->   "%mul5 = fmul i32 %bitcast_ln19, i32 %firstKernel_load_1" [MagicWand/model_functions.c:19]   --->   Operation 288 'fmul' 'mul5' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.95>
ST_16 : Operation 289 [4/4] (5.95ns)   --->   "%add5 = fadd i32 %add, i32 %mul5" [MagicWand/model_functions.c:19]   --->   Operation 289 'fadd' 'add5' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.71>
ST_17 : Operation 290 [3/4] (5.71ns)   --->   "%add5 = fadd i32 %add, i32 %mul5" [MagicWand/model_functions.c:19]   --->   Operation 290 'fadd' 'add5' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.71>
ST_18 : Operation 291 [2/4] (5.71ns)   --->   "%add5 = fadd i32 %add, i32 %mul5" [MagicWand/model_functions.c:19]   --->   Operation 291 'fadd' 'add5' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.81>
ST_19 : Operation 292 [1/4] (5.71ns)   --->   "%add5 = fadd i32 %add, i32 %mul5" [MagicWand/model_functions.c:19]   --->   Operation 292 'fadd' 'add5' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 293 [1/1] (1.09ns)   --->   "%store_ln19 = store i32 %add5, i12 %out_addr" [MagicWand/model_functions.c:19]   --->   Operation 293 'store' 'store_ln19' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_19 : Operation 294 [1/1] (0.40ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %._crit_edge, void" [MagicWand/model_functions.c:20]   --->   Operation 294 'br' 'br_ln20' <Predicate = true> <Delay = 0.40>
ST_19 : Operation 295 [1/1] (0.71ns)   --->   "%add_ln20_1 = add i9 %sext_ln20, i9 %empty_65" [MagicWand/model_functions.c:20]   --->   Operation 295 'add' 'add_ln20_1' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i9 %add_ln20_1" [MagicWand/model_functions.c:20]   --->   Operation 296 'zext' 'zext_ln20' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %zext_ln20" [MagicWand/model_functions.c:20]   --->   Operation 297 'getelementptr' 'input_addr_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 298 [2/2] (1.09ns)   --->   "%input_load_2 = load i9 %input_addr_2" [MagicWand/model_functions.c:20]   --->   Operation 298 'load' 'input_load_2' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_19 : Operation 299 [1/1] (0.71ns)   --->   "%add_ln20_2 = add i9 %sext_ln20, i9 %empty_63" [MagicWand/model_functions.c:20]   --->   Operation 299 'add' 'add_ln20_2' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i9 %add_ln20_2" [MagicWand/model_functions.c:20]   --->   Operation 300 'zext' 'zext_ln20_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln20_1" [MagicWand/model_functions.c:20]   --->   Operation 301 'getelementptr' 'input_addr_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 302 [2/2] (1.09ns)   --->   "%input_load_3 = load i9 %input_addr_3" [MagicWand/model_functions.c:20]   --->   Operation 302 'load' 'input_load_3' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 20 <SV = 19> <Delay = 7.50>
ST_20 : Operation 303 [1/2] (1.09ns)   --->   "%input_load_2 = load i9 %input_addr_2" [MagicWand/model_functions.c:20]   --->   Operation 303 'load' 'input_load_2' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %input_load_2" [MagicWand/model_functions.c:20]   --->   Operation 304 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 305 [3/3] (6.38ns)   --->   "%mul6 = fmul i32 %bitcast_ln20, i32 %firstKernel_load_2" [MagicWand/model_functions.c:20]   --->   Operation 305 'fmul' 'mul6' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [1/2] (1.09ns)   --->   "%input_load_3 = load i9 %input_addr_3" [MagicWand/model_functions.c:20]   --->   Operation 306 'load' 'input_load_3' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %input_load_3" [MagicWand/model_functions.c:20]   --->   Operation 307 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 308 [3/3] (6.40ns)   --->   "%mul7 = fmul i32 %bitcast_ln20_1, i32 %firstKernel_load_3" [MagicWand/model_functions.c:20]   --->   Operation 308 'fmul' 'mul7' <Predicate = true> <Delay = 6.40> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.08>
ST_21 : Operation 309 [2/3] (6.08ns)   --->   "%mul6 = fmul i32 %bitcast_ln20, i32 %firstKernel_load_2" [MagicWand/model_functions.c:20]   --->   Operation 309 'fmul' 'mul6' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 310 [2/3] (6.08ns)   --->   "%mul7 = fmul i32 %bitcast_ln20_1, i32 %firstKernel_load_3" [MagicWand/model_functions.c:20]   --->   Operation 310 'fmul' 'mul7' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.08>
ST_22 : Operation 311 [1/3] (6.08ns)   --->   "%mul6 = fmul i32 %bitcast_ln20, i32 %firstKernel_load_2" [MagicWand/model_functions.c:20]   --->   Operation 311 'fmul' 'mul6' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [1/3] (6.08ns)   --->   "%mul7 = fmul i32 %bitcast_ln20_1, i32 %firstKernel_load_3" [MagicWand/model_functions.c:20]   --->   Operation 312 'fmul' 'mul7' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.95>
ST_23 : Operation 313 [4/4] (5.95ns)   --->   "%add6 = fadd i32 %mul6, i32 %mul7" [MagicWand/model_functions.c:20]   --->   Operation 313 'fadd' 'add6' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.71>
ST_24 : Operation 314 [3/4] (5.71ns)   --->   "%add6 = fadd i32 %mul6, i32 %mul7" [MagicWand/model_functions.c:20]   --->   Operation 314 'fadd' 'add6' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.71>
ST_25 : Operation 315 [2/4] (5.71ns)   --->   "%add6 = fadd i32 %mul6, i32 %mul7" [MagicWand/model_functions.c:20]   --->   Operation 315 'fadd' 'add6' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.71>
ST_26 : Operation 316 [1/4] (5.71ns)   --->   "%add6 = fadd i32 %mul6, i32 %mul7" [MagicWand/model_functions.c:20]   --->   Operation 316 'fadd' 'add6' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.95>
ST_27 : Operation 317 [4/4] (5.95ns)   --->   "%add7 = fadd i32 %add5, i32 %add6" [MagicWand/model_functions.c:20]   --->   Operation 317 'fadd' 'add7' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.71>
ST_28 : Operation 318 [3/4] (5.71ns)   --->   "%add7 = fadd i32 %add5, i32 %add6" [MagicWand/model_functions.c:20]   --->   Operation 318 'fadd' 'add7' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.71>
ST_29 : Operation 319 [2/4] (5.71ns)   --->   "%add7 = fadd i32 %add5, i32 %add6" [MagicWand/model_functions.c:20]   --->   Operation 319 'fadd' 'add7' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.81>
ST_30 : Operation 320 [1/4] (5.71ns)   --->   "%add7 = fadd i32 %add5, i32 %add6" [MagicWand/model_functions.c:20]   --->   Operation 320 'fadd' 'add7' <Predicate = (icmp_ln20)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 321 [1/1] (1.09ns)   --->   "%store_ln20 = store i32 %add7, i12 %out_addr" [MagicWand/model_functions.c:20]   --->   Operation 321 'store' 'store_ln20' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_30 : Operation 322 [1/1] (0.40ns)   --->   "%br_ln20 = br void %._crit_edge" [MagicWand/model_functions.c:20]   --->   Operation 322 'br' 'br_ln20' <Predicate = (icmp_ln20)> <Delay = 0.40>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%empty_72 = phi i32 %add7, void, i32 %add5, void" [MagicWand/model_functions.c:20]   --->   Operation 323 'phi' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %add_ln13" [MagicWand/model_functions.c:21]   --->   Operation 324 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 325 [1/1] (0.49ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void, void %._crit_edge4" [MagicWand/model_functions.c:21]   --->   Operation 325 'br' 'br_ln21' <Predicate = true> <Delay = 0.49>
ST_30 : Operation 326 [1/1] (0.71ns)   --->   "%add_ln21 = add i9 %zext_ln21, i9 %empty_65" [MagicWand/model_functions.c:21]   --->   Operation 326 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i9 %add_ln21" [MagicWand/model_functions.c:21]   --->   Operation 327 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_30 : Operation 328 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln21_1" [MagicWand/model_functions.c:21]   --->   Operation 328 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_30 : Operation 329 [2/2] (1.09ns)   --->   "%input_load_5 = load i9 %input_addr_5" [MagicWand/model_functions.c:21]   --->   Operation 329 'load' 'input_load_5' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_30 : Operation 330 [1/1] (0.71ns)   --->   "%add_ln21_1 = add i9 %zext_ln21, i9 %empty_63" [MagicWand/model_functions.c:21]   --->   Operation 330 'add' 'add_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i9 %add_ln21_1" [MagicWand/model_functions.c:21]   --->   Operation 331 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_30 : Operation 332 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %zext_ln21_2" [MagicWand/model_functions.c:21]   --->   Operation 332 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_30 : Operation 333 [2/2] (1.09ns)   --->   "%input_load_6 = load i9 %input_addr_6" [MagicWand/model_functions.c:21]   --->   Operation 333 'load' 'input_load_6' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 31 <SV = 30> <Delay = 7.50>
ST_31 : Operation 334 [1/2] (1.09ns)   --->   "%input_load_5 = load i9 %input_addr_5" [MagicWand/model_functions.c:21]   --->   Operation 334 'load' 'input_load_5' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_31 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %input_load_5" [MagicWand/model_functions.c:21]   --->   Operation 335 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 336 [3/3] (6.38ns)   --->   "%mul9 = fmul i32 %bitcast_ln21, i32 %firstKernel_load_4" [MagicWand/model_functions.c:21]   --->   Operation 336 'fmul' 'mul9' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 337 [1/2] (1.09ns)   --->   "%input_load_6 = load i9 %input_addr_6" [MagicWand/model_functions.c:21]   --->   Operation 337 'load' 'input_load_6' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_31 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %input_load_6" [MagicWand/model_functions.c:21]   --->   Operation 338 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 339 [3/3] (6.40ns)   --->   "%mul1 = fmul i32 %bitcast_ln21_1, i32 %firstKernel_load_5" [MagicWand/model_functions.c:21]   --->   Operation 339 'fmul' 'mul1' <Predicate = true> <Delay = 6.40> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.08>
ST_32 : Operation 340 [2/3] (6.08ns)   --->   "%mul9 = fmul i32 %bitcast_ln21, i32 %firstKernel_load_4" [MagicWand/model_functions.c:21]   --->   Operation 340 'fmul' 'mul9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 341 [2/3] (6.08ns)   --->   "%mul1 = fmul i32 %bitcast_ln21_1, i32 %firstKernel_load_5" [MagicWand/model_functions.c:21]   --->   Operation 341 'fmul' 'mul1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.08>
ST_33 : Operation 342 [1/3] (6.08ns)   --->   "%mul9 = fmul i32 %bitcast_ln21, i32 %firstKernel_load_4" [MagicWand/model_functions.c:21]   --->   Operation 342 'fmul' 'mul9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 343 [1/3] (6.08ns)   --->   "%mul1 = fmul i32 %bitcast_ln21_1, i32 %firstKernel_load_5" [MagicWand/model_functions.c:21]   --->   Operation 343 'fmul' 'mul1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.95>
ST_34 : Operation 344 [4/4] (5.95ns)   --->   "%add9 = fadd i32 %mul9, i32 %mul1" [MagicWand/model_functions.c:21]   --->   Operation 344 'fadd' 'add9' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.71>
ST_35 : Operation 345 [3/4] (5.71ns)   --->   "%add9 = fadd i32 %mul9, i32 %mul1" [MagicWand/model_functions.c:21]   --->   Operation 345 'fadd' 'add9' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.71>
ST_36 : Operation 346 [2/4] (5.71ns)   --->   "%add9 = fadd i32 %mul9, i32 %mul1" [MagicWand/model_functions.c:21]   --->   Operation 346 'fadd' 'add9' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.71>
ST_37 : Operation 347 [1/4] (5.71ns)   --->   "%add9 = fadd i32 %mul9, i32 %mul1" [MagicWand/model_functions.c:21]   --->   Operation 347 'fadd' 'add9' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.95>
ST_38 : Operation 348 [4/4] (5.95ns)   --->   "%add1 = fadd i32 %empty_72, i32 %add9" [MagicWand/model_functions.c:21]   --->   Operation 348 'fadd' 'add1' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.71>
ST_39 : Operation 349 [3/4] (5.71ns)   --->   "%add1 = fadd i32 %empty_72, i32 %add9" [MagicWand/model_functions.c:21]   --->   Operation 349 'fadd' 'add1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.71>
ST_40 : Operation 350 [2/4] (5.71ns)   --->   "%add1 = fadd i32 %empty_72, i32 %add9" [MagicWand/model_functions.c:21]   --->   Operation 350 'fadd' 'add1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.81>
ST_41 : Operation 351 [1/4] (5.71ns)   --->   "%add1 = fadd i32 %empty_72, i32 %add9" [MagicWand/model_functions.c:21]   --->   Operation 351 'fadd' 'add1' <Predicate = (!cmp17 & !icmp_ln21)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 352 [1/1] (1.09ns)   --->   "%store_ln21 = store i32 %add1, i12 %out_addr" [MagicWand/model_functions.c:21]   --->   Operation 352 'store' 'store_ln21' <Predicate = (!cmp17 & !icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_41 : Operation 353 [1/1] (0.49ns)   --->   "%br_ln21 = br void %._crit_edge4" [MagicWand/model_functions.c:21]   --->   Operation 353 'br' 'br_ln21' <Predicate = (!cmp17 & !icmp_ln21)> <Delay = 0.49>
ST_41 : Operation 354 [1/1] (0.00ns)   --->   "%empty_74 = phi i32 %add1, void, i32 %add2, void, i32 %empty_72, void %._crit_edge, i32 %empty_73, void %._crit_edge5" [MagicWand/model_functions.c:21]   --->   Operation 354 'phi' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %tmp_15, void, void" [MagicWand/model_functions.c:26]   --->   Operation 355 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 356 [1/1] (0.71ns)   --->   "%add_ln27 = add i9 %zext_ln13, i9 %empty_68" [MagicWand/model_functions.c:27]   --->   Operation 356 'add' 'add_ln27' <Predicate = (!tmp_15)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %add_ln27" [MagicWand/model_functions.c:27]   --->   Operation 357 'zext' 'zext_ln27' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_41 : Operation 358 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr i32 %input_r, i64 0, i64 %zext_ln27" [MagicWand/model_functions.c:27]   --->   Operation 358 'getelementptr' 'input_addr_8' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_41 : Operation 359 [2/2] (1.09ns)   --->   "%input_load_8 = load i9 %input_addr_8" [MagicWand/model_functions.c:27]   --->   Operation 359 'load' 'input_load_8' <Predicate = (!tmp_15)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_41 : Operation 360 [1/1] (0.71ns)   --->   "%add_ln27_1 = add i9 %zext_ln13, i9 %empty_70" [MagicWand/model_functions.c:27]   --->   Operation 360 'add' 'add_ln27_1' <Predicate = (!tmp_15)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i9 %add_ln27_1" [MagicWand/model_functions.c:27]   --->   Operation 361 'zext' 'zext_ln27_1' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_41 : Operation 362 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr i32 %input_r, i64 0, i64 %zext_ln27_1" [MagicWand/model_functions.c:27]   --->   Operation 362 'getelementptr' 'input_addr_9' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_41 : Operation 363 [2/2] (1.09ns)   --->   "%input_load_9 = load i9 %input_addr_9" [MagicWand/model_functions.c:27]   --->   Operation 363 'load' 'input_load_9' <Predicate = (!tmp_15)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_41 : Operation 364 [1/1] (0.53ns)   --->   "%br_ln30 = br i1 %tmp_16, void, void %._crit_edge8" [MagicWand/model_functions.c:30]   --->   Operation 364 'br' 'br_ln30' <Predicate = (tmp_15)> <Delay = 0.53>
ST_41 : Operation 365 [1/1] (0.71ns)   --->   "%add_ln31 = add i9 %zext_ln13, i9 %empty_68" [MagicWand/model_functions.c:31]   --->   Operation 365 'add' 'add_ln31' <Predicate = (tmp_15 & !tmp_16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i9 %add_ln31" [MagicWand/model_functions.c:31]   --->   Operation 366 'zext' 'zext_ln31' <Predicate = (tmp_15 & !tmp_16)> <Delay = 0.00>
ST_41 : Operation 367 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr i32 %input_r, i64 0, i64 %zext_ln31" [MagicWand/model_functions.c:31]   --->   Operation 367 'getelementptr' 'input_addr_12' <Predicate = (tmp_15 & !tmp_16)> <Delay = 0.00>
ST_41 : Operation 368 [2/2] (1.09ns)   --->   "%input_load_12 = load i9 %input_addr_12" [MagicWand/model_functions.c:31]   --->   Operation 368 'load' 'input_load_12' <Predicate = (tmp_15 & !tmp_16)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 42 <SV = 12> <Delay = 7.48>
ST_42 : Operation 369 [1/2] (1.09ns)   --->   "%input_load_4 = load i9 %input_addr_4" [MagicWand/model_functions.c:23]   --->   Operation 369 'load' 'input_load_4' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_42 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %input_load_4" [MagicWand/model_functions.c:23]   --->   Operation 370 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 371 [3/3] (6.38ns)   --->   "%mul8 = fmul i32 %bitcast_ln23, i32 %firstKernel_load_3" [MagicWand/model_functions.c:23]   --->   Operation 371 'fmul' 'mul8' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 13> <Delay = 6.08>
ST_43 : Operation 372 [2/3] (6.08ns)   --->   "%mul8 = fmul i32 %bitcast_ln23, i32 %firstKernel_load_3" [MagicWand/model_functions.c:23]   --->   Operation 372 'fmul' 'mul8' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 14> <Delay = 6.08>
ST_44 : Operation 373 [1/3] (6.08ns)   --->   "%mul8 = fmul i32 %bitcast_ln23, i32 %firstKernel_load_3" [MagicWand/model_functions.c:23]   --->   Operation 373 'fmul' 'mul8' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 15> <Delay = 5.95>
ST_45 : Operation 374 [4/4] (5.95ns)   --->   "%add8 = fadd i32 %add, i32 %mul8" [MagicWand/model_functions.c:23]   --->   Operation 374 'fadd' 'add8' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 16> <Delay = 5.71>
ST_46 : Operation 375 [3/4] (5.71ns)   --->   "%add8 = fadd i32 %add, i32 %mul8" [MagicWand/model_functions.c:23]   --->   Operation 375 'fadd' 'add8' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 17> <Delay = 5.71>
ST_47 : Operation 376 [2/4] (5.71ns)   --->   "%add8 = fadd i32 %add, i32 %mul8" [MagicWand/model_functions.c:23]   --->   Operation 376 'fadd' 'add8' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 18> <Delay = 6.81>
ST_48 : Operation 377 [1/4] (5.71ns)   --->   "%add8 = fadd i32 %add, i32 %mul8" [MagicWand/model_functions.c:23]   --->   Operation 377 'fadd' 'add8' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 378 [1/1] (1.09ns)   --->   "%store_ln23 = store i32 %add8, i12 %out_addr" [MagicWand/model_functions.c:23]   --->   Operation 378 'store' 'store_ln23' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_48 : Operation 379 [1/1] (0.40ns)   --->   "%br_ln23 = br void %._crit_edge5" [MagicWand/model_functions.c:23]   --->   Operation 379 'br' 'br_ln23' <Predicate = true> <Delay = 0.40>

State 49 <SV = 19> <Delay = 0.00>
ST_49 : Operation 380 [1/1] (0.00ns)   --->   "%empty_73 = phi i32 %add8, void, i32 %add, void" [MagicWand/model_functions.c:23]   --->   Operation 380 'phi' 'empty_73' <Predicate = true> <Delay = 0.00>

State 50 <SV = 20> <Delay = 0.00>

State 51 <SV = 21> <Delay = 0.00>

State 52 <SV = 22> <Delay = 0.00>

State 53 <SV = 23> <Delay = 0.00>

State 54 <SV = 24> <Delay = 0.00>

State 55 <SV = 25> <Delay = 0.00>

State 56 <SV = 26> <Delay = 0.00>

State 57 <SV = 27> <Delay = 0.00>

State 58 <SV = 28> <Delay = 0.00>

State 59 <SV = 29> <Delay = 1.81>
ST_59 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i2 %add_ln13" [MagicWand/model_functions.c:24]   --->   Operation 381 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 382 [1/1] (0.49ns)   --->   "%br_ln24 = br i1 %icmp_ln21, void, void %._crit_edge4" [MagicWand/model_functions.c:24]   --->   Operation 382 'br' 'br_ln24' <Predicate = true> <Delay = 0.49>
ST_59 : Operation 383 [1/1] (0.71ns)   --->   "%add_ln24 = add i9 %zext_ln24, i9 %empty_63" [MagicWand/model_functions.c:24]   --->   Operation 383 'add' 'add_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i9 %add_ln24" [MagicWand/model_functions.c:24]   --->   Operation 384 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_59 : Operation 385 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %zext_ln24_1" [MagicWand/model_functions.c:24]   --->   Operation 385 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_59 : Operation 386 [2/2] (1.09ns)   --->   "%input_load_7 = load i9 %input_addr_7" [MagicWand/model_functions.c:24]   --->   Operation 386 'load' 'input_load_7' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 60 <SV = 30> <Delay = 7.48>
ST_60 : Operation 387 [1/2] (1.09ns)   --->   "%input_load_7 = load i9 %input_addr_7" [MagicWand/model_functions.c:24]   --->   Operation 387 'load' 'input_load_7' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_60 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %input_load_7" [MagicWand/model_functions.c:24]   --->   Operation 388 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 389 [3/3] (6.38ns)   --->   "%mul2 = fmul i32 %bitcast_ln24, i32 %firstKernel_load_5" [MagicWand/model_functions.c:24]   --->   Operation 389 'fmul' 'mul2' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 31> <Delay = 6.08>
ST_61 : Operation 390 [2/3] (6.08ns)   --->   "%mul2 = fmul i32 %bitcast_ln24, i32 %firstKernel_load_5" [MagicWand/model_functions.c:24]   --->   Operation 390 'fmul' 'mul2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 32> <Delay = 6.08>
ST_62 : Operation 391 [1/3] (6.08ns)   --->   "%mul2 = fmul i32 %bitcast_ln24, i32 %firstKernel_load_5" [MagicWand/model_functions.c:24]   --->   Operation 391 'fmul' 'mul2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 33> <Delay = 5.95>
ST_63 : Operation 392 [4/4] (5.95ns)   --->   "%add2 = fadd i32 %empty_73, i32 %mul2" [MagicWand/model_functions.c:24]   --->   Operation 392 'fadd' 'add2' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 34> <Delay = 5.71>
ST_64 : Operation 393 [3/4] (5.71ns)   --->   "%add2 = fadd i32 %empty_73, i32 %mul2" [MagicWand/model_functions.c:24]   --->   Operation 393 'fadd' 'add2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 35> <Delay = 5.71>
ST_65 : Operation 394 [2/4] (5.71ns)   --->   "%add2 = fadd i32 %empty_73, i32 %mul2" [MagicWand/model_functions.c:24]   --->   Operation 394 'fadd' 'add2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 36> <Delay = 6.81>
ST_66 : Operation 395 [1/4] (5.71ns)   --->   "%add2 = fadd i32 %empty_73, i32 %mul2" [MagicWand/model_functions.c:24]   --->   Operation 395 'fadd' 'add2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 396 [1/1] (1.09ns)   --->   "%store_ln24 = store i32 %add2, i12 %out_addr" [MagicWand/model_functions.c:24]   --->   Operation 396 'store' 'store_ln24' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_66 : Operation 397 [1/1] (0.49ns)   --->   "%br_ln24 = br void %._crit_edge4" [MagicWand/model_functions.c:24]   --->   Operation 397 'br' 'br_ln24' <Predicate = true> <Delay = 0.49>

State 67 <SV = 41> <Delay = 7.50>
ST_67 : Operation 398 [1/2] (1.09ns)   --->   "%input_load_8 = load i9 %input_addr_8" [MagicWand/model_functions.c:27]   --->   Operation 398 'load' 'input_load_8' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_67 : Operation 399 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %input_load_8" [MagicWand/model_functions.c:27]   --->   Operation 399 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 400 [3/3] (6.38ns)   --->   "%mul3 = fmul i32 %bitcast_ln27, i32 %firstKernel_load_6" [MagicWand/model_functions.c:27]   --->   Operation 400 'fmul' 'mul3' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 401 [1/2] (1.09ns)   --->   "%input_load_9 = load i9 %input_addr_9" [MagicWand/model_functions.c:27]   --->   Operation 401 'load' 'input_load_9' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_67 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %input_load_9" [MagicWand/model_functions.c:27]   --->   Operation 402 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 403 [3/3] (6.40ns)   --->   "%mul4 = fmul i32 %bitcast_ln27_1, i32 %firstKernel_load_7" [MagicWand/model_functions.c:27]   --->   Operation 403 'fmul' 'mul4' <Predicate = true> <Delay = 6.40> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 42> <Delay = 6.08>
ST_68 : Operation 404 [2/3] (6.08ns)   --->   "%mul3 = fmul i32 %bitcast_ln27, i32 %firstKernel_load_6" [MagicWand/model_functions.c:27]   --->   Operation 404 'fmul' 'mul3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 405 [2/3] (6.08ns)   --->   "%mul4 = fmul i32 %bitcast_ln27_1, i32 %firstKernel_load_7" [MagicWand/model_functions.c:27]   --->   Operation 405 'fmul' 'mul4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 43> <Delay = 6.08>
ST_69 : Operation 406 [1/3] (6.08ns)   --->   "%mul3 = fmul i32 %bitcast_ln27, i32 %firstKernel_load_6" [MagicWand/model_functions.c:27]   --->   Operation 406 'fmul' 'mul3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 407 [1/3] (6.08ns)   --->   "%mul4 = fmul i32 %bitcast_ln27_1, i32 %firstKernel_load_7" [MagicWand/model_functions.c:27]   --->   Operation 407 'fmul' 'mul4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 44> <Delay = 5.95>
ST_70 : Operation 408 [4/4] (5.95ns)   --->   "%add3 = fadd i32 %mul3, i32 %mul4" [MagicWand/model_functions.c:27]   --->   Operation 408 'fadd' 'add3' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 45> <Delay = 5.71>
ST_71 : Operation 409 [3/4] (5.71ns)   --->   "%add3 = fadd i32 %mul3, i32 %mul4" [MagicWand/model_functions.c:27]   --->   Operation 409 'fadd' 'add3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 46> <Delay = 5.71>
ST_72 : Operation 410 [2/4] (5.71ns)   --->   "%add3 = fadd i32 %mul3, i32 %mul4" [MagicWand/model_functions.c:27]   --->   Operation 410 'fadd' 'add3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 47> <Delay = 5.71>
ST_73 : Operation 411 [1/4] (5.71ns)   --->   "%add3 = fadd i32 %mul3, i32 %mul4" [MagicWand/model_functions.c:27]   --->   Operation 411 'fadd' 'add3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 48> <Delay = 5.95>
ST_74 : Operation 412 [4/4] (5.95ns)   --->   "%add4 = fadd i32 %empty_74, i32 %add3" [MagicWand/model_functions.c:27]   --->   Operation 412 'fadd' 'add4' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 49> <Delay = 5.71>
ST_75 : Operation 413 [3/4] (5.71ns)   --->   "%add4 = fadd i32 %empty_74, i32 %add3" [MagicWand/model_functions.c:27]   --->   Operation 413 'fadd' 'add4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 50> <Delay = 5.71>
ST_76 : Operation 414 [2/4] (5.71ns)   --->   "%add4 = fadd i32 %empty_74, i32 %add3" [MagicWand/model_functions.c:27]   --->   Operation 414 'fadd' 'add4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 51> <Delay = 6.81>
ST_77 : Operation 415 [1/4] (5.71ns)   --->   "%add4 = fadd i32 %empty_74, i32 %add3" [MagicWand/model_functions.c:27]   --->   Operation 415 'fadd' 'add4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 416 [1/1] (1.09ns)   --->   "%store_ln27 = store i32 %add4, i12 %out_addr" [MagicWand/model_functions.c:27]   --->   Operation 416 'store' 'store_ln27' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_77 : Operation 417 [1/1] (0.40ns)   --->   "%br_ln28 = br i1 %icmp_ln20, void %._crit_edge7, void" [MagicWand/model_functions.c:28]   --->   Operation 417 'br' 'br_ln28' <Predicate = true> <Delay = 0.40>
ST_77 : Operation 418 [1/1] (0.71ns)   --->   "%add_ln28 = add i9 %sext_ln20, i9 %empty_68" [MagicWand/model_functions.c:28]   --->   Operation 418 'add' 'add_ln28' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i9 %add_ln28" [MagicWand/model_functions.c:28]   --->   Operation 419 'zext' 'zext_ln28' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_77 : Operation 420 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr i32 %input_r, i64 0, i64 %zext_ln28" [MagicWand/model_functions.c:28]   --->   Operation 420 'getelementptr' 'input_addr_10' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_77 : Operation 421 [2/2] (1.09ns)   --->   "%input_load_10 = load i9 %input_addr_10" [MagicWand/model_functions.c:28]   --->   Operation 421 'load' 'input_load_10' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_77 : Operation 422 [1/1] (0.71ns)   --->   "%add_ln28_1 = add i9 %sext_ln20, i9 %empty_70" [MagicWand/model_functions.c:28]   --->   Operation 422 'add' 'add_ln28_1' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i9 %add_ln28_1" [MagicWand/model_functions.c:28]   --->   Operation 423 'zext' 'zext_ln28_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_77 : Operation 424 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr i32 %input_r, i64 0, i64 %zext_ln28_1" [MagicWand/model_functions.c:28]   --->   Operation 424 'getelementptr' 'input_addr_11' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_77 : Operation 425 [2/2] (1.09ns)   --->   "%input_load_11 = load i9 %input_addr_11" [MagicWand/model_functions.c:28]   --->   Operation 425 'load' 'input_load_11' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 78 <SV = 52> <Delay = 7.50>
ST_78 : Operation 426 [1/2] (1.09ns)   --->   "%input_load_10 = load i9 %input_addr_10" [MagicWand/model_functions.c:28]   --->   Operation 426 'load' 'input_load_10' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_78 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %input_load_10" [MagicWand/model_functions.c:28]   --->   Operation 427 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 428 [3/3] (6.38ns)   --->   "%mul10 = fmul i32 %bitcast_ln28, i32 %firstKernel_load_8" [MagicWand/model_functions.c:28]   --->   Operation 428 'fmul' 'mul10' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 429 [1/2] (1.09ns)   --->   "%input_load_11 = load i9 %input_addr_11" [MagicWand/model_functions.c:28]   --->   Operation 429 'load' 'input_load_11' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_78 : Operation 430 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i32 %input_load_11" [MagicWand/model_functions.c:28]   --->   Operation 430 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 431 [3/3] (6.40ns)   --->   "%mul11 = fmul i32 %bitcast_ln28_1, i32 %firstKernel_load_9" [MagicWand/model_functions.c:28]   --->   Operation 431 'fmul' 'mul11' <Predicate = true> <Delay = 6.40> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 53> <Delay = 6.08>
ST_79 : Operation 432 [2/3] (6.08ns)   --->   "%mul10 = fmul i32 %bitcast_ln28, i32 %firstKernel_load_8" [MagicWand/model_functions.c:28]   --->   Operation 432 'fmul' 'mul10' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 433 [2/3] (6.08ns)   --->   "%mul11 = fmul i32 %bitcast_ln28_1, i32 %firstKernel_load_9" [MagicWand/model_functions.c:28]   --->   Operation 433 'fmul' 'mul11' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 54> <Delay = 6.08>
ST_80 : Operation 434 [1/3] (6.08ns)   --->   "%mul10 = fmul i32 %bitcast_ln28, i32 %firstKernel_load_8" [MagicWand/model_functions.c:28]   --->   Operation 434 'fmul' 'mul10' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 435 [1/3] (6.08ns)   --->   "%mul11 = fmul i32 %bitcast_ln28_1, i32 %firstKernel_load_9" [MagicWand/model_functions.c:28]   --->   Operation 435 'fmul' 'mul11' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 55> <Delay = 5.95>
ST_81 : Operation 436 [4/4] (5.95ns)   --->   "%add10 = fadd i32 %mul10, i32 %mul11" [MagicWand/model_functions.c:28]   --->   Operation 436 'fadd' 'add10' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 56> <Delay = 5.71>
ST_82 : Operation 437 [3/4] (5.71ns)   --->   "%add10 = fadd i32 %mul10, i32 %mul11" [MagicWand/model_functions.c:28]   --->   Operation 437 'fadd' 'add10' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 57> <Delay = 5.71>
ST_83 : Operation 438 [2/4] (5.71ns)   --->   "%add10 = fadd i32 %mul10, i32 %mul11" [MagicWand/model_functions.c:28]   --->   Operation 438 'fadd' 'add10' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 58> <Delay = 5.71>
ST_84 : Operation 439 [1/4] (5.71ns)   --->   "%add10 = fadd i32 %mul10, i32 %mul11" [MagicWand/model_functions.c:28]   --->   Operation 439 'fadd' 'add10' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 59> <Delay = 5.95>
ST_85 : Operation 440 [4/4] (5.95ns)   --->   "%add11 = fadd i32 %add4, i32 %add10" [MagicWand/model_functions.c:28]   --->   Operation 440 'fadd' 'add11' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 60> <Delay = 5.71>
ST_86 : Operation 441 [3/4] (5.71ns)   --->   "%add11 = fadd i32 %add4, i32 %add10" [MagicWand/model_functions.c:28]   --->   Operation 441 'fadd' 'add11' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 61> <Delay = 5.71>
ST_87 : Operation 442 [2/4] (5.71ns)   --->   "%add11 = fadd i32 %add4, i32 %add10" [MagicWand/model_functions.c:28]   --->   Operation 442 'fadd' 'add11' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 62> <Delay = 6.81>
ST_88 : Operation 443 [1/4] (5.71ns)   --->   "%add11 = fadd i32 %add4, i32 %add10" [MagicWand/model_functions.c:28]   --->   Operation 443 'fadd' 'add11' <Predicate = (icmp_ln20)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 444 [1/1] (1.09ns)   --->   "%store_ln28 = store i32 %add11, i12 %out_addr" [MagicWand/model_functions.c:28]   --->   Operation 444 'store' 'store_ln28' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_88 : Operation 445 [1/1] (0.40ns)   --->   "%br_ln28 = br void %._crit_edge7" [MagicWand/model_functions.c:28]   --->   Operation 445 'br' 'br_ln28' <Predicate = (icmp_ln20)> <Delay = 0.40>
ST_88 : Operation 446 [1/1] (0.00ns)   --->   "%empty_75 = phi i32 %add11, void, i32 %add4, void" [MagicWand/model_functions.c:28]   --->   Operation 446 'phi' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i2 %add_ln13" [MagicWand/model_functions.c:29]   --->   Operation 447 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 448 [1/1] (0.53ns)   --->   "%br_ln29 = br i1 %icmp_ln21, void, void %._crit_edge8" [MagicWand/model_functions.c:29]   --->   Operation 448 'br' 'br_ln29' <Predicate = true> <Delay = 0.53>
ST_88 : Operation 449 [1/1] (0.71ns)   --->   "%add_ln29 = add i9 %zext_ln29, i9 %empty_68" [MagicWand/model_functions.c:29]   --->   Operation 449 'add' 'add_ln29' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i9 %add_ln29" [MagicWand/model_functions.c:29]   --->   Operation 450 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_88 : Operation 451 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr i32 %input_r, i64 0, i64 %zext_ln29_1" [MagicWand/model_functions.c:29]   --->   Operation 451 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_88 : Operation 452 [2/2] (1.09ns)   --->   "%input_load_13 = load i9 %input_addr_13" [MagicWand/model_functions.c:29]   --->   Operation 452 'load' 'input_load_13' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_88 : Operation 453 [1/1] (0.71ns)   --->   "%add_ln29_1 = add i9 %zext_ln29, i9 %empty_70" [MagicWand/model_functions.c:29]   --->   Operation 453 'add' 'add_ln29_1' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i9 %add_ln29_1" [MagicWand/model_functions.c:29]   --->   Operation 454 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_88 : Operation 455 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr i32 %input_r, i64 0, i64 %zext_ln29_2" [MagicWand/model_functions.c:29]   --->   Operation 455 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_88 : Operation 456 [2/2] (1.09ns)   --->   "%input_load_14 = load i9 %input_addr_14" [MagicWand/model_functions.c:29]   --->   Operation 456 'load' 'input_load_14' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 89 <SV = 63> <Delay = 7.50>
ST_89 : Operation 457 [1/2] (1.09ns)   --->   "%input_load_13 = load i9 %input_addr_13" [MagicWand/model_functions.c:29]   --->   Operation 457 'load' 'input_load_13' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_89 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %input_load_13" [MagicWand/model_functions.c:29]   --->   Operation 458 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 459 [3/3] (6.38ns)   --->   "%mul13 = fmul i32 %bitcast_ln29, i32 %firstKernel_load_10" [MagicWand/model_functions.c:29]   --->   Operation 459 'fmul' 'mul13' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 460 [1/2] (1.09ns)   --->   "%input_load_14 = load i9 %input_addr_14" [MagicWand/model_functions.c:29]   --->   Operation 460 'load' 'input_load_14' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_89 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i32 %input_load_14" [MagicWand/model_functions.c:29]   --->   Operation 461 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 462 [3/3] (6.40ns)   --->   "%mul14 = fmul i32 %bitcast_ln29_1, i32 %firstKernel_load_11" [MagicWand/model_functions.c:29]   --->   Operation 462 'fmul' 'mul14' <Predicate = true> <Delay = 6.40> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 64> <Delay = 6.08>
ST_90 : Operation 463 [2/3] (6.08ns)   --->   "%mul13 = fmul i32 %bitcast_ln29, i32 %firstKernel_load_10" [MagicWand/model_functions.c:29]   --->   Operation 463 'fmul' 'mul13' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 464 [2/3] (6.08ns)   --->   "%mul14 = fmul i32 %bitcast_ln29_1, i32 %firstKernel_load_11" [MagicWand/model_functions.c:29]   --->   Operation 464 'fmul' 'mul14' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 65> <Delay = 6.08>
ST_91 : Operation 465 [1/3] (6.08ns)   --->   "%mul13 = fmul i32 %bitcast_ln29, i32 %firstKernel_load_10" [MagicWand/model_functions.c:29]   --->   Operation 465 'fmul' 'mul13' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 466 [1/3] (6.08ns)   --->   "%mul14 = fmul i32 %bitcast_ln29_1, i32 %firstKernel_load_11" [MagicWand/model_functions.c:29]   --->   Operation 466 'fmul' 'mul14' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 66> <Delay = 5.95>
ST_92 : Operation 467 [4/4] (5.95ns)   --->   "%add13 = fadd i32 %mul13, i32 %mul14" [MagicWand/model_functions.c:29]   --->   Operation 467 'fadd' 'add13' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 67> <Delay = 5.71>
ST_93 : Operation 468 [3/4] (5.71ns)   --->   "%add13 = fadd i32 %mul13, i32 %mul14" [MagicWand/model_functions.c:29]   --->   Operation 468 'fadd' 'add13' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 68> <Delay = 5.71>
ST_94 : Operation 469 [2/4] (5.71ns)   --->   "%add13 = fadd i32 %mul13, i32 %mul14" [MagicWand/model_functions.c:29]   --->   Operation 469 'fadd' 'add13' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 69> <Delay = 5.71>
ST_95 : Operation 470 [1/4] (5.71ns)   --->   "%add13 = fadd i32 %mul13, i32 %mul14" [MagicWand/model_functions.c:29]   --->   Operation 470 'fadd' 'add13' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 70> <Delay = 5.95>
ST_96 : Operation 471 [4/4] (5.95ns)   --->   "%add14 = fadd i32 %empty_75, i32 %add13" [MagicWand/model_functions.c:29]   --->   Operation 471 'fadd' 'add14' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 71> <Delay = 5.71>
ST_97 : Operation 472 [3/4] (5.71ns)   --->   "%add14 = fadd i32 %empty_75, i32 %add13" [MagicWand/model_functions.c:29]   --->   Operation 472 'fadd' 'add14' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 72> <Delay = 5.71>
ST_98 : Operation 473 [2/4] (5.71ns)   --->   "%add14 = fadd i32 %empty_75, i32 %add13" [MagicWand/model_functions.c:29]   --->   Operation 473 'fadd' 'add14' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 73> <Delay = 6.81>
ST_99 : Operation 474 [1/4] (5.71ns)   --->   "%add14 = fadd i32 %empty_75, i32 %add13" [MagicWand/model_functions.c:29]   --->   Operation 474 'fadd' 'add14' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 475 [1/1] (1.09ns)   --->   "%store_ln29 = store i32 %add14, i12 %out_addr" [MagicWand/model_functions.c:29]   --->   Operation 475 'store' 'store_ln29' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_99 : Operation 476 [1/1] (0.53ns)   --->   "%br_ln29 = br void %._crit_edge8" [MagicWand/model_functions.c:29]   --->   Operation 476 'br' 'br_ln29' <Predicate = true> <Delay = 0.53>

State 100 <SV = 41> <Delay = 7.48>
ST_100 : Operation 477 [1/2] (1.09ns)   --->   "%input_load_12 = load i9 %input_addr_12" [MagicWand/model_functions.c:31]   --->   Operation 477 'load' 'input_load_12' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_100 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %input_load_12" [MagicWand/model_functions.c:31]   --->   Operation 478 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 479 [3/3] (6.38ns)   --->   "%mul12 = fmul i32 %bitcast_ln31, i32 %firstKernel_load_6" [MagicWand/model_functions.c:31]   --->   Operation 479 'fmul' 'mul12' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 42> <Delay = 6.08>
ST_101 : Operation 480 [2/3] (6.08ns)   --->   "%mul12 = fmul i32 %bitcast_ln31, i32 %firstKernel_load_6" [MagicWand/model_functions.c:31]   --->   Operation 480 'fmul' 'mul12' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 43> <Delay = 6.08>
ST_102 : Operation 481 [1/3] (6.08ns)   --->   "%mul12 = fmul i32 %bitcast_ln31, i32 %firstKernel_load_6" [MagicWand/model_functions.c:31]   --->   Operation 481 'fmul' 'mul12' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 44> <Delay = 5.95>
ST_103 : Operation 482 [4/4] (5.95ns)   --->   "%add12 = fadd i32 %empty_74, i32 %mul12" [MagicWand/model_functions.c:31]   --->   Operation 482 'fadd' 'add12' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 45> <Delay = 5.71>
ST_104 : Operation 483 [3/4] (5.71ns)   --->   "%add12 = fadd i32 %empty_74, i32 %mul12" [MagicWand/model_functions.c:31]   --->   Operation 483 'fadd' 'add12' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 46> <Delay = 5.71>
ST_105 : Operation 484 [2/4] (5.71ns)   --->   "%add12 = fadd i32 %empty_74, i32 %mul12" [MagicWand/model_functions.c:31]   --->   Operation 484 'fadd' 'add12' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 47> <Delay = 6.81>
ST_106 : Operation 485 [1/4] (5.71ns)   --->   "%add12 = fadd i32 %empty_74, i32 %mul12" [MagicWand/model_functions.c:31]   --->   Operation 485 'fadd' 'add12' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 486 [1/1] (1.09ns)   --->   "%store_ln31 = store i32 %add12, i12 %out_addr" [MagicWand/model_functions.c:31]   --->   Operation 486 'store' 'store_ln31' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_106 : Operation 487 [1/1] (0.40ns)   --->   "%br_ln32 = br i1 %icmp_ln20, void %._crit_edge10, void" [MagicWand/model_functions.c:32]   --->   Operation 487 'br' 'br_ln32' <Predicate = true> <Delay = 0.40>
ST_106 : Operation 488 [1/1] (0.71ns)   --->   "%add_ln32 = add i9 %sext_ln20, i9 %empty_68" [MagicWand/model_functions.c:32]   --->   Operation 488 'add' 'add_ln32' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %add_ln32" [MagicWand/model_functions.c:32]   --->   Operation 489 'zext' 'zext_ln32' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_106 : Operation 490 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr i32 %input_r, i64 0, i64 %zext_ln32" [MagicWand/model_functions.c:32]   --->   Operation 490 'getelementptr' 'input_addr_15' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_106 : Operation 491 [2/2] (1.09ns)   --->   "%input_load_15 = load i9 %input_addr_15" [MagicWand/model_functions.c:32]   --->   Operation 491 'load' 'input_load_15' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 107 <SV = 48> <Delay = 7.48>
ST_107 : Operation 492 [1/2] (1.09ns)   --->   "%input_load_15 = load i9 %input_addr_15" [MagicWand/model_functions.c:32]   --->   Operation 492 'load' 'input_load_15' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_107 : Operation 493 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %input_load_15" [MagicWand/model_functions.c:32]   --->   Operation 493 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 494 [3/3] (6.38ns)   --->   "%mul15 = fmul i32 %bitcast_ln32, i32 %firstKernel_load_8" [MagicWand/model_functions.c:32]   --->   Operation 494 'fmul' 'mul15' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 49> <Delay = 6.08>
ST_108 : Operation 495 [2/3] (6.08ns)   --->   "%mul15 = fmul i32 %bitcast_ln32, i32 %firstKernel_load_8" [MagicWand/model_functions.c:32]   --->   Operation 495 'fmul' 'mul15' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 50> <Delay = 6.08>
ST_109 : Operation 496 [1/3] (6.08ns)   --->   "%mul15 = fmul i32 %bitcast_ln32, i32 %firstKernel_load_8" [MagicWand/model_functions.c:32]   --->   Operation 496 'fmul' 'mul15' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 51> <Delay = 5.95>
ST_110 : Operation 497 [4/4] (5.95ns)   --->   "%add15 = fadd i32 %add12, i32 %mul15" [MagicWand/model_functions.c:32]   --->   Operation 497 'fadd' 'add15' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 52> <Delay = 5.71>
ST_111 : Operation 498 [3/4] (5.71ns)   --->   "%add15 = fadd i32 %add12, i32 %mul15" [MagicWand/model_functions.c:32]   --->   Operation 498 'fadd' 'add15' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 53> <Delay = 5.71>
ST_112 : Operation 499 [2/4] (5.71ns)   --->   "%add15 = fadd i32 %add12, i32 %mul15" [MagicWand/model_functions.c:32]   --->   Operation 499 'fadd' 'add15' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 54> <Delay = 6.81>
ST_113 : Operation 500 [1/4] (5.71ns)   --->   "%add15 = fadd i32 %add12, i32 %mul15" [MagicWand/model_functions.c:32]   --->   Operation 500 'fadd' 'add15' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 501 [1/1] (1.09ns)   --->   "%store_ln32 = store i32 %add15, i12 %out_addr" [MagicWand/model_functions.c:32]   --->   Operation 501 'store' 'store_ln32' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_113 : Operation 502 [1/1] (0.40ns)   --->   "%br_ln32 = br void %._crit_edge10" [MagicWand/model_functions.c:32]   --->   Operation 502 'br' 'br_ln32' <Predicate = true> <Delay = 0.40>

State 114 <SV = 55> <Delay = 0.00>
ST_114 : Operation 503 [1/1] (0.00ns)   --->   "%empty_76 = phi i32 %add15, void, i32 %add12, void" [MagicWand/model_functions.c:32]   --->   Operation 503 'phi' 'empty_76' <Predicate = true> <Delay = 0.00>

State 115 <SV = 56> <Delay = 0.00>

State 116 <SV = 57> <Delay = 0.00>

State 117 <SV = 58> <Delay = 0.00>

State 118 <SV = 59> <Delay = 0.00>

State 119 <SV = 60> <Delay = 0.00>

State 120 <SV = 61> <Delay = 0.00>

State 121 <SV = 62> <Delay = 1.81>
ST_121 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i2 %add_ln13" [MagicWand/model_functions.c:33]   --->   Operation 504 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 505 [1/1] (0.53ns)   --->   "%br_ln33 = br i1 %icmp_ln21, void, void %._crit_edge8" [MagicWand/model_functions.c:33]   --->   Operation 505 'br' 'br_ln33' <Predicate = true> <Delay = 0.53>
ST_121 : Operation 506 [1/1] (0.71ns)   --->   "%add_ln33 = add i9 %zext_ln33, i9 %empty_68" [MagicWand/model_functions.c:33]   --->   Operation 506 'add' 'add_ln33' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i9 %add_ln33" [MagicWand/model_functions.c:33]   --->   Operation 507 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_121 : Operation 508 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr i32 %input_r, i64 0, i64 %zext_ln33_1" [MagicWand/model_functions.c:33]   --->   Operation 508 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_121 : Operation 509 [2/2] (1.09ns)   --->   "%input_load_16 = load i9 %input_addr_16" [MagicWand/model_functions.c:33]   --->   Operation 509 'load' 'input_load_16' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 122 <SV = 63> <Delay = 7.48>
ST_122 : Operation 510 [1/2] (1.09ns)   --->   "%input_load_16 = load i9 %input_addr_16" [MagicWand/model_functions.c:33]   --->   Operation 510 'load' 'input_load_16' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_122 : Operation 511 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %input_load_16" [MagicWand/model_functions.c:33]   --->   Operation 511 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 512 [3/3] (6.38ns)   --->   "%mul16 = fmul i32 %bitcast_ln33, i32 %firstKernel_load_10" [MagicWand/model_functions.c:33]   --->   Operation 512 'fmul' 'mul16' <Predicate = true> <Delay = 6.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 64> <Delay = 6.08>
ST_123 : Operation 513 [2/3] (6.08ns)   --->   "%mul16 = fmul i32 %bitcast_ln33, i32 %firstKernel_load_10" [MagicWand/model_functions.c:33]   --->   Operation 513 'fmul' 'mul16' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 65> <Delay = 6.08>
ST_124 : Operation 514 [1/3] (6.08ns)   --->   "%mul16 = fmul i32 %bitcast_ln33, i32 %firstKernel_load_10" [MagicWand/model_functions.c:33]   --->   Operation 514 'fmul' 'mul16' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 66> <Delay = 5.95>
ST_125 : Operation 515 [4/4] (5.95ns)   --->   "%add16 = fadd i32 %empty_76, i32 %mul16" [MagicWand/model_functions.c:33]   --->   Operation 515 'fadd' 'add16' <Predicate = true> <Delay = 5.95> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 67> <Delay = 5.71>
ST_126 : Operation 516 [3/4] (5.71ns)   --->   "%add16 = fadd i32 %empty_76, i32 %mul16" [MagicWand/model_functions.c:33]   --->   Operation 516 'fadd' 'add16' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 68> <Delay = 5.71>
ST_127 : Operation 517 [2/4] (5.71ns)   --->   "%add16 = fadd i32 %empty_76, i32 %mul16" [MagicWand/model_functions.c:33]   --->   Operation 517 'fadd' 'add16' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 69> <Delay = 6.81>
ST_128 : Operation 518 [1/4] (5.71ns)   --->   "%add16 = fadd i32 %empty_76, i32 %mul16" [MagicWand/model_functions.c:33]   --->   Operation 518 'fadd' 'add16' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 519 [1/1] (1.09ns)   --->   "%store_ln33 = store i32 %add16, i12 %out_addr" [MagicWand/model_functions.c:33]   --->   Operation 519 'store' 'store_ln33' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_128 : Operation 520 [1/1] (0.53ns)   --->   "%br_ln33 = br void %._crit_edge8" [MagicWand/model_functions.c:33]   --->   Operation 520 'br' 'br_ln33' <Predicate = true> <Delay = 0.53>

State 129 <SV = 74> <Delay = 2.57>
ST_129 : Operation 521 [1/1] (0.00ns)   --->   "%empty_77 = phi i32 %add14, void, i32 %add16, void, i32 %empty_75, void %._crit_edge7, i32 %empty_74, void, i32 %empty_76, void %._crit_edge10" [MagicWand/model_functions.c:29]   --->   Operation 521 'phi' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 522 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %empty_77" [MagicWand/model_functions.c:36]   --->   Operation 522 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 523 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln36, i32 23, i32 30" [MagicWand/model_functions.c:36]   --->   Operation 523 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %bitcast_ln36" [MagicWand/model_functions.c:36]   --->   Operation 524 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 525 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_ne  i8 %tmp, i8 255" [MagicWand/model_functions.c:36]   --->   Operation 525 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 526 [1/1] (0.98ns)   --->   "%icmp_ln36_1 = icmp_eq  i23 %trunc_ln36, i23 0" [MagicWand/model_functions.c:36]   --->   Operation 526 'icmp' 'icmp_ln36_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 527 [2/2] (2.57ns)   --->   "%tmp_s = fcmp_olt  i32 %empty_77, i32 0" [MagicWand/model_functions.c:36]   --->   Operation 527 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 75> <Delay = 3.92>
ST_130 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln36)   --->   "%or_ln36 = or i1 %icmp_ln36_1, i1 %icmp_ln36" [MagicWand/model_functions.c:36]   --->   Operation 528 'or' 'or_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 529 [1/2] (2.57ns)   --->   "%tmp_s = fcmp_olt  i32 %empty_77, i32 0" [MagicWand/model_functions.c:36]   --->   Operation 529 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 530 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln36 = and i1 %or_ln36, i1 %tmp_s" [MagicWand/model_functions.c:36]   --->   Operation 530 'and' 'and_ln36' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %and_ln36, void %._crit_edge12, void" [MagicWand/model_functions.c:36]   --->   Operation 531 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 532 [1/1] (1.09ns)   --->   "%store_ln36 = store i32 0, i12 %out_addr" [MagicWand/model_functions.c:36]   --->   Operation 532 'store' 'store_ln36' <Predicate = (and_ln36)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_130 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln36 = br void %._crit_edge12" [MagicWand/model_functions.c:36]   --->   Operation 533 'br' 'br_ln36' <Predicate = (and_ln36)> <Delay = 0.00>
ST_130 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 534 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ firstKernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[111111111111]; IO mode=ap_memory:ce=0
Port [ firstBias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d                       (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln9               (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln9                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_6                     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln9                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln9_1              (zext             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln9                (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty                   (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln9                 (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln9                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_59                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl4                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl4_cast             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_60                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast11                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr_2      (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx72_sum          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx72_sum_cast     (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr        (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstBias_addr          (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx2562_sum1       (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx2562_sum1_cast  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr_1      (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx54_sum2         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx54_sum2_cast    (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr_3      (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx14428_sum       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx14428_sum_cast  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr_4      (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx15431_sum       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx15431_sum_cast  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr_5      (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx7667_sum3       (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx7667_sum3_cast  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr_6      (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx8670_sum        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx8670_sum_cast   (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr_7      (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx174_sum         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx174_sum_cast    (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr_8      (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx185_sum         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx185_sum_cast    (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr_9      (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx20736_sum       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx20736_sum_cast  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr_10     (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx21839_sum       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
arrayidx21839_sum_cast  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_addr_11     (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln40                (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln7        (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
firstKernel_load        (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstBias_load          (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstKernel_load_1      (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstKernel_load_2      (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstKernel_load_3      (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstKernel_load_4      (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstKernel_load_5      (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstKernel_load_6      (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstKernel_load_7      (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstKernel_load_8      (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstKernel_load_9      (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstKernel_load_10     (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
firstKernel_load_11     (load             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln11                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i                       (phi              ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_cast                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond1154            (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_61                (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvars_iv_next112      (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln11                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln7        (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_62                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl9                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_63                (sub              ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_shl7                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl8                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl8_cast             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_64                (sub              ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cmp17                   (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_65                (add              ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_66                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                  (bitselect        ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvars_iv_next112_cast (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_67                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl6                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_68                (sub              ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_69                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl5                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_70                (sub              ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_16                  (bitselect        ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln13                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln9               (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                       (phi              ) [ 00000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13               (zext             ) [ 00000011111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000]
icmp_ln13               (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_71                (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln13                (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln21               (icmp             ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000001111111111111111111111000000000]
br_ln13                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln16                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln16               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr              (getelementptr    ) [ 00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln16_1              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln16_1             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln16_2              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln16_2             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr                (getelementptr    ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                  (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
input_load              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln16            (bitcast          ) [ 00000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul                     (fmul             ) [ 00000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln7        (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add                     (fadd             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln16              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln20                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln20               (sext             ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111100000000000000000000001111111000000000000000000000000]
icmp_ln20               (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln18                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln19                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_1            (getelementptr    ) [ 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln23                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln23                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln23               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_4            (getelementptr    ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_load_1            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln19            (bitcast          ) [ 00000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul5                    (fmul             ) [ 00000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add5                    (fadd             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln19              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln20                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln20_1              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln20               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_2            (getelementptr    ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln20_2              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln20_1             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_3            (getelementptr    ) [ 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_load_2            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln20            (bitcast          ) [ 00000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_load_3            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln20_1          (bitcast          ) [ 00000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul6                    (fmul             ) [ 00000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul7                    (fmul             ) [ 00000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add6                    (fadd             ) [ 00111111111111111111000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add7                    (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln20              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln20                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_72                (phi              ) [ 00111111111110000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln21               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln21                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln21                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21_1             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_5            (getelementptr    ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln21_1              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21_2             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_6            (getelementptr    ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_load_5            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21            (bitcast          ) [ 00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_load_6            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln21_1          (bitcast          ) [ 00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul9                    (fmul             ) [ 00000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul1                    (fmul             ) [ 00000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add9                    (fadd             ) [ 00111111111111111111111111111110000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add1                    (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln21                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_74                (phi              ) [ 00000000000000000000000000000001111111111100000000000000000000000001111111111111111111111111111111111111111111111111111111111111110]
br_ln26                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln27                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_8            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
add_ln27_1              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_1             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_9            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
br_ln30                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln31                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln31               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_12           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
input_load_4            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln23            (bitcast          ) [ 00000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul8                    (fmul             ) [ 00000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add8                    (fadd             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln23              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln23                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_73                (phi              ) [ 00000000000001111111111111111111111111111100000001111111111111111110000000000000000000000000000000000000000000000000000000000000000]
zext_ln24               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln24                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln24                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_1             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_7            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
input_load_7            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln24            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000]
mul2                    (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000]
add2                    (fadd             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln24              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln24                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
input_load_8            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000]
input_load_9            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_1          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000]
mul3                    (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000]
mul4                    (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000]
add3                    (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000]
add4                    (fadd             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln27              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln28                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln28                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_10           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
add_ln28_1              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28_1             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_11           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
input_load_10           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln28            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000]
input_load_11           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln28_1          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000]
mul10                   (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000]
mul11                   (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000]
add10                   (fadd             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111100000001111111111111111111111111111111111111111111111]
add11                   (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln28              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln28                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_75                (phi              ) [ 00111111111111111111111111111111111111111111111111111111111111111110000000000011111111111111111111111111111111111111111111111111111]
zext_ln29               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln29                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln29                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln29_1             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_13           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
add_ln29_1              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln29_2             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_14           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
input_load_13           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln29            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000]
input_load_14           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln29_1          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000]
mul13                   (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000]
mul14                   (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000]
add13                   (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000]
add14                   (fadd             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln29              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln29                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
input_load_12           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln31            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000]
mul12                   (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000]
add12                   (fadd             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln31              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln32                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln32               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_15           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
input_load_15           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln32            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000]
mul15                   (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000]
add15                   (fadd             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln32              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_76                (phi              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000011111111111111111]
zext_ln33               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln33                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln33                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln33_1             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_addr_16           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
input_load_16           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln33            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
mul16                   (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100]
add16                   (fadd             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln33              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln33                 (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_77                (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
bitcast_ln36            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                     (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln36              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln36               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
icmp_ln36_1             (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
or_ln36                 (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                   (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln36                (and              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln36                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln36              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln36                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="firstKernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="firstBias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstBias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="d_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="firstKernel_addr_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr_2/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="firstKernel_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="firstBias_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstBias_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="firstKernel_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="firstKernel_addr_3_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr_3/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="firstKernel_addr_4_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr_4/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="firstKernel_addr_5_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr_5/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="firstKernel_addr_6_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr_6/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="firstKernel_addr_7_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr_7/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="firstKernel_addr_8_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr_8/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="firstKernel_addr_9_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr_9/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="firstKernel_addr_10_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr_10/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="firstKernel_addr_11_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstKernel_addr_11/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="0"/>
<pin id="214" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="215" dir="0" index="5" bw="32" slack="0"/>
<pin id="216" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="8" bw="7" slack="0"/>
<pin id="219" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="10" bw="0" slack="0"/>
<pin id="222" dir="0" index="12" bw="7" slack="2147483647"/>
<pin id="223" dir="0" index="13" bw="32" slack="0"/>
<pin id="224" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="16" bw="7" slack="0"/>
<pin id="227" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="18" bw="0" slack="0"/>
<pin id="230" dir="0" index="20" bw="7" slack="2147483647"/>
<pin id="231" dir="0" index="21" bw="32" slack="0"/>
<pin id="232" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="24" bw="7" slack="0"/>
<pin id="235" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="26" bw="0" slack="0"/>
<pin id="238" dir="0" index="28" bw="7" slack="2147483647"/>
<pin id="239" dir="0" index="29" bw="32" slack="0"/>
<pin id="240" dir="0" index="30" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="32" bw="7" slack="2147483647"/>
<pin id="243" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="34" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="36" bw="7" slack="2147483647"/>
<pin id="247" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="38" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="40" bw="7" slack="2147483647"/>
<pin id="251" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="42" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="44" bw="7" slack="2147483647"/>
<pin id="255" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="46" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="61"/>
<pin id="217" dir="1" index="7" bw="32" slack="61"/>
<pin id="221" dir="1" index="11" bw="32" slack="50"/>
<pin id="225" dir="1" index="15" bw="32" slack="46"/>
<pin id="229" dir="1" index="19" bw="32" slack="39"/>
<pin id="233" dir="1" index="23" bw="32" slack="39"/>
<pin id="237" dir="1" index="27" bw="32" slack="28"/>
<pin id="241" dir="1" index="31" bw="32" slack="28"/>
<pin id="245" dir="1" index="35" bw="32" slack="10"/>
<pin id="249" dir="1" index="39" bw="32" slack="17"/>
<pin id="253" dir="1" index="43" bw="32" slack="10"/>
<pin id="257" dir="1" index="47" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="firstKernel_load/2 firstKernel_load_1/2 firstKernel_load_2/2 firstKernel_load_3/2 firstKernel_load_4/2 firstKernel_load_5/2 firstKernel_load_6/2 firstKernel_load_7/2 firstKernel_load_8/2 firstKernel_load_9/2 firstKernel_load_10/2 firstKernel_load_11/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="firstBias_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="input_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="0"/>
<pin id="324" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="325" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
<pin id="327" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 input_load_1/12 input_load_4/12 input_load_2/19 input_load_3/19 input_load_5/30 input_load_6/30 input_load_8/41 input_load_9/41 input_load_12/41 input_load_7/59 input_load_10/77 input_load_11/77 input_load_13/88 input_load_14/88 input_load_15/106 input_load_16/121 "/>
</bind>
</comp>

<comp id="289" class="1004" name="out_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="12" slack="0"/>
<pin id="293" dir="1" index="3" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="7"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/12 store_ln19/19 store_ln20/30 store_ln21/41 store_ln23/48 store_ln24/66 store_ln27/77 store_ln28/88 store_ln29/99 store_ln31/106 store_ln32/113 store_ln33/128 store_ln36/130 "/>
</bind>
</comp>

<comp id="301" class="1004" name="input_addr_1_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="9" slack="0"/>
<pin id="305" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="input_addr_4_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="9" slack="0"/>
<pin id="313" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/12 "/>
</bind>
</comp>

<comp id="317" class="1004" name="input_addr_2_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="9" slack="0"/>
<pin id="321" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/19 "/>
</bind>
</comp>

<comp id="329" class="1004" name="input_addr_3_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="9" slack="0"/>
<pin id="333" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/19 "/>
</bind>
</comp>

<comp id="337" class="1004" name="input_addr_5_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="9" slack="0"/>
<pin id="341" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/30 "/>
</bind>
</comp>

<comp id="345" class="1004" name="input_addr_6_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="9" slack="0"/>
<pin id="349" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/30 "/>
</bind>
</comp>

<comp id="353" class="1004" name="input_addr_8_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="9" slack="0"/>
<pin id="357" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/41 "/>
</bind>
</comp>

<comp id="361" class="1004" name="input_addr_9_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="9" slack="0"/>
<pin id="365" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/41 "/>
</bind>
</comp>

<comp id="369" class="1004" name="input_addr_12_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="9" slack="0"/>
<pin id="373" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/41 "/>
</bind>
</comp>

<comp id="377" class="1004" name="input_addr_7_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="9" slack="0"/>
<pin id="381" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/59 "/>
</bind>
</comp>

<comp id="385" class="1004" name="input_addr_10_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="9" slack="0"/>
<pin id="389" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/77 "/>
</bind>
</comp>

<comp id="393" class="1004" name="input_addr_11_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="9" slack="0"/>
<pin id="397" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/77 "/>
</bind>
</comp>

<comp id="401" class="1004" name="input_addr_13_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="9" slack="0"/>
<pin id="405" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/88 "/>
</bind>
</comp>

<comp id="409" class="1004" name="input_addr_14_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="9" slack="0"/>
<pin id="413" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/88 "/>
</bind>
</comp>

<comp id="417" class="1004" name="input_addr_15_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="9" slack="0"/>
<pin id="421" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_15/106 "/>
</bind>
</comp>

<comp id="425" class="1004" name="input_addr_16_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="9" slack="0"/>
<pin id="429" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_16/121 "/>
</bind>
</comp>

<comp id="434" class="1005" name="i_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="1"/>
<pin id="436" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="i_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="1" slack="1"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="445" class="1005" name="j_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="1"/>
<pin id="447" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="449" class="1004" name="j_phi_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="2" slack="0"/>
<pin id="453" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="457" class="1005" name="empty_72_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="8"/>
<pin id="459" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="empty_72 (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="empty_72_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="32" slack="11"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_72/30 "/>
</bind>
</comp>

<comp id="467" class="1005" name="empty_74_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="4"/>
<pin id="469" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_74 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="empty_74_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="32" slack="4"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="4" bw="32" slack="11"/>
<pin id="476" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="6" bw="32" slack="21"/>
<pin id="478" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="8" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_74/41 "/>
</bind>
</comp>

<comp id="482" class="1005" name="empty_73_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="14"/>
<pin id="484" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="empty_73 (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="empty_73_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="32" slack="8"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_73/49 "/>
</bind>
</comp>

<comp id="493" class="1005" name="empty_75_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="8"/>
<pin id="495" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="empty_75 (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="empty_75_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="32" slack="11"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_75/88 "/>
</bind>
</comp>

<comp id="503" class="1005" name="empty_76_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="11"/>
<pin id="505" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="empty_76 (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="empty_76_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="32" slack="8"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="4" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_76/114 "/>
</bind>
</comp>

<comp id="513" class="1005" name="empty_77_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_77 (phireg) "/>
</bind>
</comp>

<comp id="516" class="1004" name="empty_77_phi_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="2" bw="32" slack="5"/>
<pin id="520" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="4" bw="32" slack="12"/>
<pin id="522" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="6" bw="32" slack="34"/>
<pin id="524" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="8" bw="32" slack="19"/>
<pin id="526" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_77/129 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 add5/16 add6/23 add7/27 add9/34 add1/38 add8/45 add2/63 add3/70 add4/74 add10/81 add11/85 add13/92 add14/96 add12/103 add15/110 add16/125 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="3"/>
<pin id="548" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/6 mul5/13 mul6/20 mul9/31 mul8/42 mul2/60 mul3/67 mul10/78 mul13/89 mul12/100 mul15/107 mul16/122 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="17"/>
<pin id="552" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/20 mul1/31 mul4/67 mul11/78 mul14/89 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/129 "/>
</bind>
</comp>

<comp id="559" class="1004" name="grp_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="0" index="1" bw="9" slack="8"/>
<pin id="562" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/12 add_ln20_2/19 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="36"/>
<pin id="565" dir="0" index="1" bw="9" slack="37"/>
<pin id="566" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/41 add_ln31/41 "/>
</bind>
</comp>

<comp id="567" class="1004" name="grp_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="36"/>
<pin id="569" dir="0" index="1" bw="9" slack="44"/>
<pin id="570" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/77 add_ln32/106 "/>
</bind>
</comp>

<comp id="571" class="1005" name="reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul5 mul6 mul9 mul8 mul2 mul3 mul10 mul13 mul12 mul15 mul16 "/>
</bind>
</comp>

<comp id="577" class="1005" name="reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 mul1 mul4 mul11 mul14 "/>
</bind>
</comp>

<comp id="582" class="1005" name="reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3 add13 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln9_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="4" slack="0"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="d_6_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="1"/>
<pin id="594" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_6/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln9_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln9_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln9_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="4" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln9_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="empty_59_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_59/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_shl_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="0" index="1" bw="3" slack="0"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_shl4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="0"/>
<pin id="630" dir="0" index="1" bw="3" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_shl4_cast_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="empty_60_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="7" slack="0"/>
<pin id="642" dir="0" index="1" bw="5" slack="0"/>
<pin id="643" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_60/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_cast11_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="7" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast11/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="arrayidx72_sum_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="7" slack="0"/>
<pin id="653" dir="0" index="1" bw="4" slack="0"/>
<pin id="654" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx72_sum/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="arrayidx72_sum_cast_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx72_sum_cast/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="arrayidx2562_sum1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="0"/>
<pin id="664" dir="0" index="1" bw="7" slack="0"/>
<pin id="665" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="arrayidx2562_sum1/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="arrayidx2562_sum1_cast_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="7" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx2562_sum1_cast/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="arrayidx54_sum2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="7" slack="0"/>
<pin id="675" dir="0" index="1" bw="7" slack="0"/>
<pin id="676" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="arrayidx54_sum2/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="arrayidx54_sum2_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx54_sum2_cast/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="arrayidx14428_sum_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="0" index="1" bw="4" slack="0"/>
<pin id="687" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx14428_sum/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="arrayidx14428_sum_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx14428_sum_cast/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="arrayidx15431_sum_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="7" slack="0"/>
<pin id="697" dir="0" index="1" bw="5" slack="0"/>
<pin id="698" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx15431_sum/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="arrayidx15431_sum_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx15431_sum_cast/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="arrayidx7667_sum3_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="0" index="1" bw="7" slack="0"/>
<pin id="709" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="arrayidx7667_sum3/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="arrayidx7667_sum3_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="7" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx7667_sum3_cast/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="arrayidx8670_sum_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="0" index="1" bw="4" slack="0"/>
<pin id="720" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx8670_sum/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="arrayidx8670_sum_cast_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="7" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx8670_sum_cast/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="arrayidx174_sum_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="7" slack="0"/>
<pin id="730" dir="0" index="1" bw="4" slack="0"/>
<pin id="731" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx174_sum/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="arrayidx174_sum_cast_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="7" slack="0"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx174_sum_cast/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="arrayidx185_sum_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="7" slack="0"/>
<pin id="741" dir="0" index="1" bw="5" slack="0"/>
<pin id="742" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx185_sum/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="arrayidx185_sum_cast_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx185_sum_cast/2 "/>
</bind>
</comp>

<comp id="750" class="1004" name="arrayidx20736_sum_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="7" slack="0"/>
<pin id="752" dir="0" index="1" bw="5" slack="0"/>
<pin id="753" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx20736_sum/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="arrayidx20736_sum_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="7" slack="0"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx20736_sum_cast/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="arrayidx21839_sum_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="7" slack="0"/>
<pin id="763" dir="0" index="1" bw="5" slack="0"/>
<pin id="764" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx21839_sum/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="arrayidx21839_sum_cast_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="0"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx21839_sum_cast/2 "/>
</bind>
</comp>

<comp id="772" class="1004" name="i_cast_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="exitcond1154_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="8" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1154/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="indvars_iv_next112_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next112/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="empty_62_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_62/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="p_shl9_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="9" slack="0"/>
<pin id="794" dir="0" index="1" bw="7" slack="0"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="empty_63_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="9" slack="0"/>
<pin id="802" dir="0" index="1" bw="8" slack="0"/>
<pin id="803" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_63/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="p_shl7_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="12" slack="0"/>
<pin id="808" dir="0" index="1" bw="7" slack="0"/>
<pin id="809" dir="0" index="2" bw="1" slack="0"/>
<pin id="810" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="p_shl8_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="10" slack="0"/>
<pin id="816" dir="0" index="1" bw="7" slack="0"/>
<pin id="817" dir="0" index="2" bw="1" slack="0"/>
<pin id="818" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="p_shl8_cast_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="0"/>
<pin id="824" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="empty_64_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="12" slack="0"/>
<pin id="828" dir="0" index="1" bw="10" slack="0"/>
<pin id="829" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_64/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="cmp17_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="empty_65_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="9" slack="0"/>
<pin id="840" dir="0" index="1" bw="3" slack="0"/>
<pin id="841" dir="1" index="2" bw="9" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_65/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="empty_66_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="3" slack="0"/>
<pin id="847" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_66/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="p_cast_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="0"/>
<pin id="852" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_15_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="0" index="2" bw="4" slack="0"/>
<pin id="858" dir="1" index="3" bw="1" slack="37"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="indvars_iv_next112_cast_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_next112_cast/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="empty_67_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_67/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="p_shl6_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="9" slack="0"/>
<pin id="872" dir="0" index="1" bw="7" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="empty_68_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="0"/>
<pin id="881" dir="1" index="2" bw="9" slack="37"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_68/4 "/>
</bind>
</comp>

<comp id="884" class="1004" name="empty_69_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_69/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_shl5_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="9" slack="0"/>
<pin id="890" dir="0" index="1" bw="7" slack="0"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/4 "/>
</bind>
</comp>

<comp id="896" class="1004" name="empty_70_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="9" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="0"/>
<pin id="899" dir="1" index="2" bw="9" slack="37"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_70/4 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_16_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="8" slack="0"/>
<pin id="905" dir="0" index="2" bw="4" slack="0"/>
<pin id="906" dir="1" index="3" bw="1" slack="37"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="910" class="1004" name="store_ln9_store_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="4" slack="2"/>
<pin id="912" dir="0" index="1" bw="4" slack="3"/>
<pin id="913" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/4 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln13_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="2" slack="0"/>
<pin id="916" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln13_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="2" slack="0"/>
<pin id="920" dir="0" index="1" bw="2" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="add_ln13_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="2" slack="0"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="icmp_ln21_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="2" slack="0"/>
<pin id="932" dir="0" index="1" bw="2" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="add_ln16_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="2" slack="0"/>
<pin id="938" dir="0" index="1" bw="9" slack="1"/>
<pin id="939" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/5 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln16_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="9" slack="0"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/5 "/>
</bind>
</comp>

<comp id="946" class="1004" name="shl_ln_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="5" slack="0"/>
<pin id="948" dir="0" index="1" bw="2" slack="0"/>
<pin id="949" dir="0" index="2" bw="1" slack="0"/>
<pin id="950" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="add_ln16_1_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="4" slack="3"/>
<pin id="956" dir="0" index="1" bw="5" slack="0"/>
<pin id="957" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/5 "/>
</bind>
</comp>

<comp id="959" class="1004" name="zext_ln16_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="5" slack="0"/>
<pin id="961" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="add_ln16_2_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="5" slack="0"/>
<pin id="965" dir="0" index="1" bw="12" slack="1"/>
<pin id="966" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/5 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln16_2_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="12" slack="0"/>
<pin id="970" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/5 "/>
</bind>
</comp>

<comp id="973" class="1004" name="bitcast_ln16_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="0"/>
<pin id="975" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/6 "/>
</bind>
</comp>

<comp id="978" class="1004" name="add_ln20_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="2" slack="7"/>
<pin id="980" dir="0" index="1" bw="1" slack="0"/>
<pin id="981" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/12 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sext_ln20_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="2" slack="0"/>
<pin id="986" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/12 "/>
</bind>
</comp>

<comp id="989" class="1004" name="icmp_ln20_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="2" slack="7"/>
<pin id="991" dir="0" index="1" bw="2" slack="0"/>
<pin id="992" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/12 "/>
</bind>
</comp>

<comp id="995" class="1004" name="add_ln19_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="2" slack="7"/>
<pin id="997" dir="0" index="1" bw="9" slack="8"/>
<pin id="998" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/12 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln19_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="9" slack="0"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/12 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="zext_ln23_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="9" slack="0"/>
<pin id="1006" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/12 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="bitcast_ln19_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="0"/>
<pin id="1011" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/13 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="add_ln20_1_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="2" slack="7"/>
<pin id="1016" dir="0" index="1" bw="9" slack="15"/>
<pin id="1017" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/19 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="zext_ln20_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="9" slack="0"/>
<pin id="1020" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/19 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="zext_ln20_1_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="9" slack="0"/>
<pin id="1025" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/19 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="bitcast_ln20_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/20 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="bitcast_ln20_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="0"/>
<pin id="1035" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_1/20 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="zext_ln21_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="2" slack="25"/>
<pin id="1040" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/30 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="add_ln21_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="2" slack="0"/>
<pin id="1043" dir="0" index="1" bw="9" slack="26"/>
<pin id="1044" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/30 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="zext_ln21_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="9" slack="0"/>
<pin id="1048" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/30 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="add_ln21_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="2" slack="0"/>
<pin id="1053" dir="0" index="1" bw="9" slack="26"/>
<pin id="1054" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/30 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="zext_ln21_2_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="9" slack="0"/>
<pin id="1058" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/30 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="bitcast_ln21_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="0"/>
<pin id="1063" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/31 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="bitcast_ln21_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="0"/>
<pin id="1068" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_1/31 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln27_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="9" slack="0"/>
<pin id="1073" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/41 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="add_ln27_1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="2" slack="36"/>
<pin id="1078" dir="0" index="1" bw="9" slack="37"/>
<pin id="1079" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/41 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln27_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="9" slack="0"/>
<pin id="1082" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/41 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="zext_ln31_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="9" slack="0"/>
<pin id="1087" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/41 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="bitcast_ln23_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="0"/>
<pin id="1092" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/42 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="zext_ln24_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="2" slack="25"/>
<pin id="1097" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/59 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="add_ln24_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="2" slack="0"/>
<pin id="1100" dir="0" index="1" bw="9" slack="26"/>
<pin id="1101" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/59 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln24_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="9" slack="0"/>
<pin id="1105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/59 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="bitcast_ln24_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="0"/>
<pin id="1110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/60 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="bitcast_ln27_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="0"/>
<pin id="1115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/67 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="bitcast_ln27_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="0"/>
<pin id="1120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_1/67 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="zext_ln28_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="9" slack="0"/>
<pin id="1125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/77 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="add_ln28_1_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="2" slack="40"/>
<pin id="1130" dir="0" index="1" bw="9" slack="48"/>
<pin id="1131" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/77 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="zext_ln28_1_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="9" slack="0"/>
<pin id="1134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/77 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="bitcast_ln28_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="0"/>
<pin id="1139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/78 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="bitcast_ln28_1_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="0"/>
<pin id="1144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/78 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="zext_ln29_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="2" slack="58"/>
<pin id="1149" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/88 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="add_ln29_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="2" slack="0"/>
<pin id="1152" dir="0" index="1" bw="9" slack="59"/>
<pin id="1153" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/88 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="zext_ln29_1_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="9" slack="0"/>
<pin id="1157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/88 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="add_ln29_1_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="2" slack="0"/>
<pin id="1162" dir="0" index="1" bw="9" slack="59"/>
<pin id="1163" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/88 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="zext_ln29_2_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="9" slack="0"/>
<pin id="1167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/88 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="bitcast_ln29_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="0"/>
<pin id="1172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/89 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="bitcast_ln29_1_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/89 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="bitcast_ln31_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="0"/>
<pin id="1182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/100 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="zext_ln32_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="9" slack="0"/>
<pin id="1187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/106 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="bitcast_ln32_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="0"/>
<pin id="1192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/107 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="zext_ln33_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="2" slack="58"/>
<pin id="1197" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/121 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="add_ln33_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="2" slack="0"/>
<pin id="1200" dir="0" index="1" bw="9" slack="59"/>
<pin id="1201" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/121 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="zext_ln33_1_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="9" slack="0"/>
<pin id="1205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/121 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="bitcast_ln33_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="0"/>
<pin id="1210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/122 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="bitcast_ln36_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="0"/>
<pin id="1215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/129 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="tmp_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="8" slack="0"/>
<pin id="1219" dir="0" index="1" bw="32" slack="0"/>
<pin id="1220" dir="0" index="2" bw="6" slack="0"/>
<pin id="1221" dir="0" index="3" bw="6" slack="0"/>
<pin id="1222" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/129 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="trunc_ln36_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="0"/>
<pin id="1229" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/129 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="icmp_ln36_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="0"/>
<pin id="1233" dir="0" index="1" bw="8" slack="0"/>
<pin id="1234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/129 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="icmp_ln36_1_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="23" slack="0"/>
<pin id="1239" dir="0" index="1" bw="23" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/129 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="or_ln36_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="0" index="1" bw="1" slack="1"/>
<pin id="1246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/130 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="and_ln36_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36/130 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="d_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="4" slack="0"/>
<pin id="1255" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="1260" class="1005" name="zext_ln9_1_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="5" slack="3"/>
<pin id="1262" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln9_1 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="add_ln9_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="4" slack="2"/>
<pin id="1270" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="firstKernel_addr_2_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="7" slack="1"/>
<pin id="1275" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr_2 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="firstKernel_addr_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="7" slack="1"/>
<pin id="1280" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr "/>
</bind>
</comp>

<comp id="1283" class="1005" name="firstBias_addr_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="3" slack="1"/>
<pin id="1285" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="firstBias_addr "/>
</bind>
</comp>

<comp id="1288" class="1005" name="firstKernel_addr_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="7" slack="1"/>
<pin id="1290" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr_1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="firstKernel_addr_3_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="7" slack="1"/>
<pin id="1295" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr_3 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="firstKernel_addr_4_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="7" slack="1"/>
<pin id="1300" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr_4 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="firstKernel_addr_5_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="7" slack="1"/>
<pin id="1305" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr_5 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="firstKernel_addr_6_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="7" slack="1"/>
<pin id="1310" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr_6 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="firstKernel_addr_7_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="7" slack="1"/>
<pin id="1315" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr_7 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="firstKernel_addr_8_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="7" slack="1"/>
<pin id="1320" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr_8 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="firstKernel_addr_9_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="7" slack="1"/>
<pin id="1325" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr_9 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="firstKernel_addr_10_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="7" slack="1"/>
<pin id="1330" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr_10 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="firstKernel_addr_11_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="7" slack="1"/>
<pin id="1335" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="firstKernel_addr_11 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="firstKernel_load_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="3"/>
<pin id="1340" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="firstKernel_load "/>
</bind>
</comp>

<comp id="1343" class="1005" name="firstBias_load_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="6"/>
<pin id="1345" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="firstBias_load "/>
</bind>
</comp>

<comp id="1348" class="1005" name="firstKernel_load_1_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="10"/>
<pin id="1350" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="firstKernel_load_1 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="firstKernel_load_2_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="17"/>
<pin id="1355" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="firstKernel_load_2 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="firstKernel_load_3_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="10"/>
<pin id="1360" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="firstKernel_load_3 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="firstKernel_load_4_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="28"/>
<pin id="1366" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="firstKernel_load_4 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="firstKernel_load_5_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="28"/>
<pin id="1371" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="firstKernel_load_5 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="firstKernel_load_6_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="39"/>
<pin id="1377" dir="1" index="1" bw="32" slack="39"/>
</pin_list>
<bind>
<opset="firstKernel_load_6 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="firstKernel_load_7_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="39"/>
<pin id="1382" dir="1" index="1" bw="32" slack="39"/>
</pin_list>
<bind>
<opset="firstKernel_load_7 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="firstKernel_load_8_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="46"/>
<pin id="1387" dir="1" index="1" bw="32" slack="46"/>
</pin_list>
<bind>
<opset="firstKernel_load_8 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="firstKernel_load_9_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="50"/>
<pin id="1392" dir="1" index="1" bw="32" slack="50"/>
</pin_list>
<bind>
<opset="firstKernel_load_9 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="firstKernel_load_10_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="61"/>
<pin id="1397" dir="1" index="1" bw="32" slack="61"/>
</pin_list>
<bind>
<opset="firstKernel_load_10 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="firstKernel_load_11_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="61"/>
<pin id="1402" dir="1" index="1" bw="32" slack="61"/>
</pin_list>
<bind>
<opset="firstKernel_load_11 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="indvars_iv_next112_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="8" slack="0"/>
<pin id="1410" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next112 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="empty_63_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="9" slack="1"/>
<pin id="1415" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_63 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="empty_64_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="12" slack="1"/>
<pin id="1423" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_64 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="cmp17_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="8"/>
<pin id="1428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp17 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="empty_65_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="9" slack="8"/>
<pin id="1432" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opset="empty_65 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="tmp_15_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="37"/>
<pin id="1439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="empty_68_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="9" slack="37"/>
<pin id="1443" dir="1" index="1" bw="9" slack="37"/>
</pin_list>
<bind>
<opset="empty_68 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="empty_70_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="9" slack="37"/>
<pin id="1451" dir="1" index="1" bw="9" slack="37"/>
</pin_list>
<bind>
<opset="empty_70 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="tmp_16_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="37"/>
<pin id="1458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="zext_ln13_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="9" slack="7"/>
<pin id="1462" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="add_ln13_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="2" slack="0"/>
<pin id="1472" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="icmp_ln21_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="25"/>
<pin id="1481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="input_addr_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="9" slack="1"/>
<pin id="1485" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1488" class="1005" name="out_addr_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="12" slack="7"/>
<pin id="1490" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="1493" class="1005" name="bitcast_ln16_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="32" slack="1"/>
<pin id="1495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="add_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="32" slack="4"/>
<pin id="1500" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1504" class="1005" name="sext_ln20_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="9" slack="7"/>
<pin id="1506" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln20 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="icmp_ln20_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="7"/>
<pin id="1514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="input_addr_1_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="9" slack="1"/>
<pin id="1518" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="input_addr_4_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="9" slack="1"/>
<pin id="1523" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="bitcast_ln19_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="add5_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="8"/>
<pin id="1533" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="add5 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="input_addr_2_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="9" slack="1"/>
<pin id="1539" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="input_addr_3_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="9" slack="1"/>
<pin id="1544" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="bitcast_ln20_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="32" slack="1"/>
<pin id="1549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="bitcast_ln20_1_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="32" slack="1"/>
<pin id="1554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_1 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="add6_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="32" slack="1"/>
<pin id="1559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add6 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="input_addr_5_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="9" slack="1"/>
<pin id="1564" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="input_addr_6_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="9" slack="1"/>
<pin id="1569" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="bitcast_ln21_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="32" slack="1"/>
<pin id="1574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="bitcast_ln21_1_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="32" slack="1"/>
<pin id="1579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21_1 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="add9_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="32" slack="1"/>
<pin id="1584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add9 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="input_addr_8_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="9" slack="1"/>
<pin id="1589" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="input_addr_9_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="9" slack="1"/>
<pin id="1594" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="input_addr_12_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="9" slack="1"/>
<pin id="1599" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="bitcast_ln23_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="1"/>
<pin id="1604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="add8_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="32" slack="1"/>
<pin id="1609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add8 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="input_addr_7_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="9" slack="1"/>
<pin id="1614" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="bitcast_ln24_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="1"/>
<pin id="1619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="add2_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="4"/>
<pin id="1624" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="bitcast_ln27_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="32" slack="1"/>
<pin id="1629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="bitcast_ln27_1_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="32" slack="1"/>
<pin id="1634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_1 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="add4_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="8"/>
<pin id="1639" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="add4 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="input_addr_10_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="9" slack="1"/>
<pin id="1645" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="input_addr_11_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="9" slack="1"/>
<pin id="1650" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="bitcast_ln28_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="1"/>
<pin id="1655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="bitcast_ln28_1_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="1"/>
<pin id="1660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28_1 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="add10_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="32" slack="1"/>
<pin id="1665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add10 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="input_addr_13_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="9" slack="1"/>
<pin id="1670" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="input_addr_14_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="9" slack="1"/>
<pin id="1675" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="bitcast_ln29_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="32" slack="1"/>
<pin id="1680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="bitcast_ln29_1_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="32" slack="1"/>
<pin id="1685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29_1 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="add14_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="32" slack="1"/>
<pin id="1690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add14 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="bitcast_ln31_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="32" slack="1"/>
<pin id="1695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln31 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="add12_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="32" slack="4"/>
<pin id="1700" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add12 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="input_addr_15_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="9" slack="1"/>
<pin id="1706" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_15 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="bitcast_ln32_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="32" slack="1"/>
<pin id="1711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="add15_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="32" slack="1"/>
<pin id="1716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add15 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="input_addr_16_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="9" slack="1"/>
<pin id="1721" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_16 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="bitcast_ln33_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="32" slack="1"/>
<pin id="1726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln33 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="add16_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="5"/>
<pin id="1731" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add16 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="icmp_ln36_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="1" slack="1"/>
<pin id="1736" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="icmp_ln36_1_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="1" slack="1"/>
<pin id="1741" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln36_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="258"><net_src comp="125" pin="3"/><net_sink comp="209" pin=29"/></net>

<net id="264"><net_src comp="132" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="139" pin="3"/><net_sink comp="209" pin=26"/></net>

<net id="266"><net_src comp="118" pin="3"/><net_sink comp="209" pin=24"/></net>

<net id="267"><net_src comp="146" pin="3"/><net_sink comp="209" pin=21"/></net>

<net id="268"><net_src comp="167" pin="3"/><net_sink comp="209" pin=18"/></net>

<net id="269"><net_src comp="174" pin="3"/><net_sink comp="209" pin=16"/></net>

<net id="270"><net_src comp="153" pin="3"/><net_sink comp="209" pin=13"/></net>

<net id="271"><net_src comp="160" pin="3"/><net_sink comp="209" pin=10"/></net>

<net id="272"><net_src comp="181" pin="3"/><net_sink comp="209" pin=8"/></net>

<net id="273"><net_src comp="188" pin="3"/><net_sink comp="209" pin=5"/></net>

<net id="274"><net_src comp="195" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="275"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="2" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="306"><net_src comp="0" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="301" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="36" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="309" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="322"><net_src comp="0" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="334"><net_src comp="0" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="329" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="342"><net_src comp="0" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="337" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="350"><net_src comp="0" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="345" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="358"><net_src comp="0" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="353" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="366"><net_src comp="0" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="361" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="374"><net_src comp="0" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="36" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="369" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="382"><net_src comp="0" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="377" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="390"><net_src comp="0" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="36" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="385" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="398"><net_src comp="0" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="36" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="393" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="406"><net_src comp="0" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="401" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="414"><net_src comp="0" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="409" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="422"><net_src comp="0" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="36" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="417" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="430"><net_src comp="0" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="36" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="425" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="433"><net_src comp="112" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="437"><net_src comp="64" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="448"><net_src comp="34" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="449" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="466"><net_src comp="460" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="480"><net_src comp="457" pin="1"/><net_sink comp="470" pin=4"/></net>

<net id="481"><net_src comp="470" pin="8"/><net_sink comp="467" pin=0"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="470" pin=6"/></net>

<net id="492"><net_src comp="486" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="502"><net_src comp="496" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="512"><net_src comp="506" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="528"><net_src comp="493" pin="1"/><net_sink comp="516" pin=4"/></net>

<net id="529"><net_src comp="467" pin="1"/><net_sink comp="516" pin=6"/></net>

<net id="530"><net_src comp="503" pin="1"/><net_sink comp="516" pin=8"/></net>

<net id="531"><net_src comp="516" pin="10"/><net_sink comp="513" pin=0"/></net>

<net id="536"><net_src comp="532" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="537"><net_src comp="532" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="538"><net_src comp="532" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="539"><net_src comp="457" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="482" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="467" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="543"><net_src comp="493" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="544"><net_src comp="503" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="557"><net_src comp="516" pin="10"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="112" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="574"><net_src comp="545" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="580"><net_src comp="549" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="585"><net_src comp="532" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="591"><net_src comp="20" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="603"><net_src comp="592" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="592" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="22" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="592" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="28" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="592" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="30" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="20" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="633"><net_src comp="32" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="616" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="34" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="639"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="620" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="655"><net_src comp="640" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="38" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="666"><net_src comp="640" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="40" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="677"><net_src comp="640" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="42" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="688"><net_src comp="640" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="44" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="699"><net_src comp="640" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="46" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="710"><net_src comp="640" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="48" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="721"><net_src comp="640" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="50" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="732"><net_src comp="640" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="52" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="743"><net_src comp="640" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="54" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="754"><net_src comp="640" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="56" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="765"><net_src comp="640" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="58" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="775"><net_src comp="438" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="438" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="66" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="438" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="70" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="438" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="74" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="34" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="804"><net_src comp="792" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="772" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="811"><net_src comp="76" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="788" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="78" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="819"><net_src comp="80" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="788" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="82" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="825"><net_src comp="814" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="806" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="822" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="438" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="64" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="800" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="84" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="438" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="86" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="88" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="844" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="90" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="865"><net_src comp="782" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="782" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="875"><net_src comp="74" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="866" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="34" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="870" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="862" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="844" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="74" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="884" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="34" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="888" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="850" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="88" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="782" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="90" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="917"><net_src comp="449" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="449" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="92" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="449" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="96" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="924" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="92" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="914" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="936" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="951"><net_src comp="98" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="449" pin="4"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="82" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="958"><net_src comp="946" pin="3"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="954" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="959" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="963" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="976"><net_src comp="283" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="982"><net_src comp="445" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="92" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="987"><net_src comp="978" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="993"><net_src comp="445" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="34" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="1002"><net_src comp="995" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1007"><net_src comp="559" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1012"><net_src comp="283" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1021"><net_src comp="1014" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1026"><net_src comp="559" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1031"><net_src comp="283" pin="7"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1036"><net_src comp="283" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1045"><net_src comp="1038" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1049"><net_src comp="1041" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1055"><net_src comp="1038" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1059"><net_src comp="1051" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1064"><net_src comp="283" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1069"><net_src comp="283" pin="7"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1074"><net_src comp="563" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1083"><net_src comp="1076" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1088"><net_src comp="563" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1093"><net_src comp="283" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1102"><net_src comp="1095" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1106"><net_src comp="1098" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1111"><net_src comp="283" pin="7"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1116"><net_src comp="283" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1121"><net_src comp="283" pin="7"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1126"><net_src comp="567" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1135"><net_src comp="1128" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="1140"><net_src comp="283" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1145"><net_src comp="283" pin="7"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1154"><net_src comp="1147" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1158"><net_src comp="1150" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1164"><net_src comp="1147" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1168"><net_src comp="1160" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1173"><net_src comp="283" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1178"><net_src comp="283" pin="7"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1183"><net_src comp="283" pin="7"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1188"><net_src comp="567" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1193"><net_src comp="283" pin="7"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1202"><net_src comp="1195" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1206"><net_src comp="1198" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1211"><net_src comp="283" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1216"><net_src comp="516" pin="10"/><net_sink comp="1213" pin=0"/></net>

<net id="1223"><net_src comp="102" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="1213" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1225"><net_src comp="104" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1226"><net_src comp="106" pin="0"/><net_sink comp="1217" pin=3"/></net>

<net id="1230"><net_src comp="1213" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1235"><net_src comp="1217" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="108" pin="0"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="1227" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="110" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1251"><net_src comp="1243" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="553" pin="2"/><net_sink comp="1247" pin=1"/></net>

<net id="1256"><net_src comp="114" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1259"><net_src comp="1253" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1263"><net_src comp="600" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1271"><net_src comp="610" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1276"><net_src comp="118" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="209" pin=24"/></net>

<net id="1281"><net_src comp="125" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="209" pin=29"/></net>

<net id="1286"><net_src comp="132" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1291"><net_src comp="139" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="209" pin=26"/></net>

<net id="1296"><net_src comp="146" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="209" pin=21"/></net>

<net id="1301"><net_src comp="153" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="209" pin=13"/></net>

<net id="1306"><net_src comp="160" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="209" pin=10"/></net>

<net id="1311"><net_src comp="167" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="209" pin=18"/></net>

<net id="1316"><net_src comp="174" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="209" pin=16"/></net>

<net id="1321"><net_src comp="181" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="209" pin=8"/></net>

<net id="1326"><net_src comp="188" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="209" pin=5"/></net>

<net id="1331"><net_src comp="195" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1336"><net_src comp="202" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1341"><net_src comp="209" pin="47"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1346"><net_src comp="259" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1351"><net_src comp="209" pin="43"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1356"><net_src comp="209" pin="39"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1361"><net_src comp="209" pin="35"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1367"><net_src comp="209" pin="31"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1372"><net_src comp="209" pin="27"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1374"><net_src comp="1369" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1378"><net_src comp="209" pin="23"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1383"><net_src comp="209" pin="19"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1388"><net_src comp="209" pin="15"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1393"><net_src comp="209" pin="11"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1398"><net_src comp="209" pin="7"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1403"><net_src comp="209" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1411"><net_src comp="782" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1416"><net_src comp="800" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1419"><net_src comp="1413" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1420"><net_src comp="1413" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1424"><net_src comp="826" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1429"><net_src comp="832" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1433"><net_src comp="838" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1435"><net_src comp="1430" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1436"><net_src comp="1430" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1440"><net_src comp="854" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1444"><net_src comp="878" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1447"><net_src comp="1441" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1448"><net_src comp="1441" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1452"><net_src comp="896" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1455"><net_src comp="1449" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1459"><net_src comp="902" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1463"><net_src comp="914" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1466"><net_src comp="1460" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1473"><net_src comp="924" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1476"><net_src comp="1470" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1477"><net_src comp="1470" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1478"><net_src comp="1470" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1482"><net_src comp="930" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1486"><net_src comp="276" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1491"><net_src comp="289" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1496"><net_src comp="973" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1501"><net_src comp="532" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1507"><net_src comp="984" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1510"><net_src comp="1504" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1511"><net_src comp="1504" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1515"><net_src comp="989" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1519"><net_src comp="301" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1524"><net_src comp="309" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1529"><net_src comp="1009" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1534"><net_src comp="532" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1540"><net_src comp="317" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1545"><net_src comp="329" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1550"><net_src comp="1028" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1555"><net_src comp="1033" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1560"><net_src comp="532" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1565"><net_src comp="337" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1570"><net_src comp="345" pin="3"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1575"><net_src comp="1061" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1580"><net_src comp="1066" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1585"><net_src comp="532" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1590"><net_src comp="353" pin="3"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1595"><net_src comp="361" pin="3"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1600"><net_src comp="369" pin="3"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1605"><net_src comp="1090" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1610"><net_src comp="532" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1615"><net_src comp="377" pin="3"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1620"><net_src comp="1108" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1625"><net_src comp="532" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1630"><net_src comp="1113" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1635"><net_src comp="1118" pin="1"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1640"><net_src comp="532" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1642"><net_src comp="1637" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="1646"><net_src comp="385" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1651"><net_src comp="393" pin="3"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1656"><net_src comp="1137" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1661"><net_src comp="1142" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1666"><net_src comp="532" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1671"><net_src comp="401" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1676"><net_src comp="409" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1681"><net_src comp="1170" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1686"><net_src comp="1175" pin="1"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1691"><net_src comp="532" pin="2"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1696"><net_src comp="1180" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1701"><net_src comp="532" pin="2"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1703"><net_src comp="1698" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1707"><net_src comp="417" pin="3"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1712"><net_src comp="1190" pin="1"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1717"><net_src comp="532" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1722"><net_src comp="425" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1727"><net_src comp="1208" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1732"><net_src comp="532" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1737"><net_src comp="1231" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1742"><net_src comp="1237" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="1243" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: out_r | {12 19 30 41 48 66 77 88 99 106 113 128 130 }
	Port: firstKernel | {}
	Port: firstBias | {}
 - Input state : 
	Port: convolution1.1 : input_r | {5 6 12 13 19 20 30 31 41 42 59 60 67 77 78 88 89 100 106 107 121 122 }
	Port: convolution1.1 : firstKernel | {2 3 }
	Port: convolution1.1 : firstBias | {2 3 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		zext_ln9 : 1
		zext_ln9_1 : 1
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		empty_59 : 1
		p_shl : 2
		p_shl4 : 2
		p_shl4_cast : 3
		empty_60 : 4
		p_cast11 : 5
		firstKernel_addr_2 : 6
		arrayidx72_sum : 5
		arrayidx72_sum_cast : 6
		firstKernel_addr : 7
		firstBias_addr : 2
		arrayidx2562_sum1 : 5
		arrayidx2562_sum1_cast : 5
		firstKernel_addr_1 : 6
		arrayidx54_sum2 : 5
		arrayidx54_sum2_cast : 5
		firstKernel_addr_3 : 6
		arrayidx14428_sum : 5
		arrayidx14428_sum_cast : 6
		firstKernel_addr_4 : 7
		arrayidx15431_sum : 5
		arrayidx15431_sum_cast : 6
		firstKernel_addr_5 : 7
		arrayidx7667_sum3 : 5
		arrayidx7667_sum3_cast : 5
		firstKernel_addr_6 : 6
		arrayidx8670_sum : 5
		arrayidx8670_sum_cast : 6
		firstKernel_addr_7 : 7
		arrayidx174_sum : 5
		arrayidx174_sum_cast : 6
		firstKernel_addr_8 : 7
		arrayidx185_sum : 5
		arrayidx185_sum_cast : 6
		firstKernel_addr_9 : 7
		arrayidx20736_sum : 5
		arrayidx20736_sum_cast : 6
		firstKernel_addr_10 : 7
		arrayidx21839_sum : 5
		arrayidx21839_sum_cast : 6
		firstKernel_addr_11 : 7
		firstKernel_load : 8
		firstBias_load : 3
		firstKernel_load_1 : 7
		firstKernel_load_2 : 7
		firstKernel_load_3 : 7
		firstKernel_load_4 : 7
		firstKernel_load_5 : 8
		firstKernel_load_6 : 8
		firstKernel_load_7 : 8
		firstKernel_load_8 : 8
		firstKernel_load_9 : 8
		firstKernel_load_10 : 8
		firstKernel_load_11 : 8
	State 3
	State 4
		i_cast : 1
		exitcond1154 : 1
		indvars_iv_next112 : 1
		br_ln11 : 2
		empty_62 : 1
		p_shl9 : 2
		empty_63 : 3
		p_shl7 : 2
		p_shl8 : 2
		p_shl8_cast : 3
		empty_64 : 4
		cmp17 : 1
		empty_65 : 4
		empty_66 : 1
		p_cast : 2
		tmp_15 : 2
		indvars_iv_next112_cast : 2
		empty_67 : 2
		p_shl6 : 3
		empty_68 : 4
		empty_69 : 2
		p_shl5 : 3
		empty_70 : 4
		tmp_16 : 2
	State 5
		zext_ln13 : 1
		icmp_ln13 : 1
		add_ln13 : 1
		icmp_ln21 : 2
		br_ln13 : 2
		add_ln16 : 2
		zext_ln16 : 3
		input_addr : 4
		input_load : 5
		shl_ln : 1
		add_ln16_1 : 2
		zext_ln16_1 : 3
		add_ln16_2 : 4
		zext_ln16_2 : 5
		out_addr : 6
	State 6
		bitcast_ln16 : 1
		mul : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln16 : 1
		sext_ln20 : 1
		zext_ln19 : 1
		input_addr_1 : 2
		input_load_1 : 3
		br_ln23 : 1
		add_ln23 : 2
		zext_ln23 : 3
		input_addr_4 : 4
		input_load_4 : 5
	State 13
		bitcast_ln19 : 1
		mul5 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln19 : 1
		zext_ln20 : 1
		input_addr_2 : 2
		input_load_2 : 3
		zext_ln20_1 : 1
		input_addr_3 : 2
		input_load_3 : 3
	State 20
		bitcast_ln20 : 1
		mul6 : 2
		bitcast_ln20_1 : 1
		mul7 : 2
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		store_ln20 : 1
		empty_72 : 1
		add_ln21 : 1
		zext_ln21_1 : 2
		input_addr_5 : 3
		input_load_5 : 4
		add_ln21_1 : 1
		zext_ln21_2 : 2
		input_addr_6 : 3
		input_load_6 : 4
	State 31
		bitcast_ln21 : 1
		mul9 : 2
		bitcast_ln21_1 : 1
		mul1 : 2
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		store_ln21 : 1
		empty_74 : 1
		zext_ln27 : 1
		input_addr_8 : 2
		input_load_8 : 3
		zext_ln27_1 : 1
		input_addr_9 : 2
		input_load_9 : 3
		zext_ln31 : 1
		input_addr_12 : 2
		input_load_12 : 3
	State 42
		bitcast_ln23 : 1
		mul8 : 2
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		store_ln23 : 1
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		add_ln24 : 1
		zext_ln24_1 : 2
		input_addr_7 : 3
		input_load_7 : 4
	State 60
		bitcast_ln24 : 1
		mul2 : 2
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
		store_ln24 : 1
	State 67
		bitcast_ln27 : 1
		mul3 : 2
		bitcast_ln27_1 : 1
		mul4 : 2
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		store_ln27 : 1
		zext_ln28 : 1
		input_addr_10 : 2
		input_load_10 : 3
		zext_ln28_1 : 1
		input_addr_11 : 2
		input_load_11 : 3
	State 78
		bitcast_ln28 : 1
		mul10 : 2
		bitcast_ln28_1 : 1
		mul11 : 2
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
		store_ln28 : 1
		empty_75 : 1
		add_ln29 : 1
		zext_ln29_1 : 2
		input_addr_13 : 3
		input_load_13 : 4
		add_ln29_1 : 1
		zext_ln29_2 : 2
		input_addr_14 : 3
		input_load_14 : 4
	State 89
		bitcast_ln29 : 1
		mul13 : 2
		bitcast_ln29_1 : 1
		mul14 : 2
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
		store_ln29 : 1
	State 100
		bitcast_ln31 : 1
		mul12 : 2
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
		store_ln31 : 1
		zext_ln32 : 1
		input_addr_15 : 2
		input_load_15 : 3
	State 107
		bitcast_ln32 : 1
		mul15 : 2
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
		store_ln32 : 1
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
		add_ln33 : 1
		zext_ln33_1 : 2
		input_addr_16 : 3
		input_load_16 : 4
	State 122
		bitcast_ln33 : 1
		mul16 : 2
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
		store_ln33 : 1
	State 129
		bitcast_ln36 : 1
		tmp : 2
		trunc_ln36 : 2
		icmp_ln36 : 3
		icmp_ln36_1 : 3
		tmp_s : 1
	State 130
		and_ln36 : 1
		br_ln36 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_545           |    3    |   128   |   137   |
|          |           grp_fu_549           |    3    |   128   |   137   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_532           |    2    |   227   |   218   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_559           |    0    |    0    |    16   |
|          |           grp_fu_563           |    0    |    0    |    16   |
|          |           grp_fu_567           |    0    |    0    |    16   |
|          |         add_ln9_fu_610         |    0    |    0    |    12   |
|          |      arrayidx72_sum_fu_651     |    0    |    0    |    14   |
|          |    arrayidx14428_sum_fu_684    |    0    |    0    |    14   |
|          |    arrayidx15431_sum_fu_695    |    0    |    0    |    14   |
|          |     arrayidx8670_sum_fu_717    |    0    |    0    |    14   |
|          |     arrayidx174_sum_fu_728     |    0    |    0    |    14   |
|          |     arrayidx185_sum_fu_739     |    0    |    0    |    14   |
|          |    arrayidx20736_sum_fu_750    |    0    |    0    |    14   |
|          |    arrayidx21839_sum_fu_761    |    0    |    0    |    14   |
|          |    indvars_iv_next112_fu_782   |    0    |    0    |    15   |
|          |         empty_65_fu_838        |    0    |    0    |    16   |
|    add   |         empty_66_fu_844        |    0    |    0    |    15   |
|          |         add_ln13_fu_924        |    0    |    0    |    9    |
|          |         add_ln16_fu_936        |    0    |    0    |    16   |
|          |        add_ln16_1_fu_954       |    0    |    0    |    12   |
|          |        add_ln16_2_fu_963       |    0    |    0    |    19   |
|          |         add_ln20_fu_978        |    0    |    0    |    9    |
|          |         add_ln19_fu_995        |    0    |    0    |    16   |
|          |       add_ln20_1_fu_1014       |    0    |    0    |    16   |
|          |        add_ln21_fu_1041        |    0    |    0    |    16   |
|          |       add_ln21_1_fu_1051       |    0    |    0    |    16   |
|          |       add_ln27_1_fu_1076       |    0    |    0    |    16   |
|          |        add_ln24_fu_1098        |    0    |    0    |    16   |
|          |       add_ln28_1_fu_1128       |    0    |    0    |    16   |
|          |        add_ln29_fu_1150        |    0    |    0    |    16   |
|          |       add_ln29_1_fu_1160       |    0    |    0    |    16   |
|          |        add_ln33_fu_1198        |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|          |         icmp_ln9_fu_604        |    0    |    0    |    9    |
|          |       exitcond1154_fu_776      |    0    |    0    |    11   |
|          |          cmp17_fu_832          |    0    |    0    |    11   |
|   icmp   |        icmp_ln13_fu_918        |    0    |    0    |    8    |
|          |        icmp_ln21_fu_930        |    0    |    0    |    8    |
|          |        icmp_ln20_fu_989        |    0    |    0    |    8    |
|          |        icmp_ln36_fu_1231       |    0    |    0    |    11   |
|          |       icmp_ln36_1_fu_1237      |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|          |         empty_60_fu_640        |    0    |    0    |    14   |
|          |         empty_63_fu_800        |    0    |    0    |    16   |
|    sub   |         empty_64_fu_826        |    0    |    0    |    19   |
|          |         empty_68_fu_878        |    0    |    0    |    16   |
|          |         empty_70_fu_896        |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|          |    arrayidx2562_sum1_fu_662    |    0    |    0    |    0    |
|    or    |     arrayidx54_sum2_fu_673     |    0    |    0    |    0    |
|          |    arrayidx7667_sum3_fu_706    |    0    |    0    |    0    |
|          |         or_ln36_fu_1243        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln36_fu_1247        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_553           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         zext_ln9_fu_595        |    0    |    0    |    0    |
|          |        zext_ln9_1_fu_600       |    0    |    0    |    0    |
|          |       p_shl4_cast_fu_636       |    0    |    0    |    0    |
|          |         p_cast11_fu_646        |    0    |    0    |    0    |
|          |   arrayidx72_sum_cast_fu_657   |    0    |    0    |    0    |
|          |  arrayidx2562_sum1_cast_fu_668 |    0    |    0    |    0    |
|          |   arrayidx54_sum2_cast_fu_679  |    0    |    0    |    0    |
|          |  arrayidx14428_sum_cast_fu_690 |    0    |    0    |    0    |
|          |  arrayidx15431_sum_cast_fu_701 |    0    |    0    |    0    |
|          |  arrayidx7667_sum3_cast_fu_712 |    0    |    0    |    0    |
|          |  arrayidx8670_sum_cast_fu_723  |    0    |    0    |    0    |
|          |   arrayidx174_sum_cast_fu_734  |    0    |    0    |    0    |
|          |   arrayidx185_sum_cast_fu_745  |    0    |    0    |    0    |
|          |  arrayidx20736_sum_cast_fu_756 |    0    |    0    |    0    |
|          |  arrayidx21839_sum_cast_fu_767 |    0    |    0    |    0    |
|          |          i_cast_fu_772         |    0    |    0    |    0    |
|          |       p_shl8_cast_fu_822       |    0    |    0    |    0    |
|          |          p_cast_fu_850         |    0    |    0    |    0    |
|          | indvars_iv_next112_cast_fu_862 |    0    |    0    |    0    |
|          |        zext_ln13_fu_914        |    0    |    0    |    0    |
|          |        zext_ln16_fu_941        |    0    |    0    |    0    |
|   zext   |       zext_ln16_1_fu_959       |    0    |    0    |    0    |
|          |       zext_ln16_2_fu_968       |    0    |    0    |    0    |
|          |        zext_ln19_fu_999        |    0    |    0    |    0    |
|          |        zext_ln23_fu_1004       |    0    |    0    |    0    |
|          |        zext_ln20_fu_1018       |    0    |    0    |    0    |
|          |       zext_ln20_1_fu_1023      |    0    |    0    |    0    |
|          |        zext_ln21_fu_1038       |    0    |    0    |    0    |
|          |       zext_ln21_1_fu_1046      |    0    |    0    |    0    |
|          |       zext_ln21_2_fu_1056      |    0    |    0    |    0    |
|          |        zext_ln27_fu_1071       |    0    |    0    |    0    |
|          |       zext_ln27_1_fu_1080      |    0    |    0    |    0    |
|          |        zext_ln31_fu_1085       |    0    |    0    |    0    |
|          |        zext_ln24_fu_1095       |    0    |    0    |    0    |
|          |       zext_ln24_1_fu_1103      |    0    |    0    |    0    |
|          |        zext_ln28_fu_1123       |    0    |    0    |    0    |
|          |       zext_ln28_1_fu_1132      |    0    |    0    |    0    |
|          |        zext_ln29_fu_1147       |    0    |    0    |    0    |
|          |       zext_ln29_1_fu_1155      |    0    |    0    |    0    |
|          |       zext_ln29_2_fu_1165      |    0    |    0    |    0    |
|          |        zext_ln32_fu_1185       |    0    |    0    |    0    |
|          |        zext_ln33_fu_1195       |    0    |    0    |    0    |
|          |       zext_ln33_1_fu_1203      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         empty_59_fu_616        |    0    |    0    |    0    |
|          |         empty_62_fu_788        |    0    |    0    |    0    |
|   trunc  |         empty_67_fu_866        |    0    |    0    |    0    |
|          |         empty_69_fu_884        |    0    |    0    |    0    |
|          |       trunc_ln36_fu_1227       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_shl_fu_620          |    0    |    0    |    0    |
|          |          p_shl4_fu_628         |    0    |    0    |    0    |
|          |          p_shl9_fu_792         |    0    |    0    |    0    |
|bitconcatenate|          p_shl7_fu_806         |    0    |    0    |    0    |
|          |          p_shl8_fu_814         |    0    |    0    |    0    |
|          |          p_shl6_fu_870         |    0    |    0    |    0    |
|          |          p_shl5_fu_888         |    0    |    0    |    0    |
|          |          shl_ln_fu_946         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|          tmp_15_fu_854         |    0    |    0    |    0    |
|          |          tmp_16_fu_902         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |        sext_ln20_fu_984        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|           tmp_fu_1217          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    8    |   483   |   1102  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add10_reg_1663       |   32   |
|       add12_reg_1698       |   32   |
|       add14_reg_1688       |   32   |
|       add15_reg_1714       |   32   |
|       add16_reg_1729       |   32   |
|        add2_reg_1622       |   32   |
|        add4_reg_1637       |   32   |
|        add5_reg_1531       |   32   |
|        add6_reg_1557       |   32   |
|        add8_reg_1607       |   32   |
|        add9_reg_1582       |   32   |
|      add_ln13_reg_1470     |    2   |
|      add_ln9_reg_1268      |    4   |
|        add_reg_1498        |   32   |
|    bitcast_ln16_reg_1493   |   32   |
|    bitcast_ln19_reg_1526   |   32   |
|   bitcast_ln20_1_reg_1552  |   32   |
|    bitcast_ln20_reg_1547   |   32   |
|   bitcast_ln21_1_reg_1577  |   32   |
|    bitcast_ln21_reg_1572   |   32   |
|    bitcast_ln23_reg_1602   |   32   |
|    bitcast_ln24_reg_1617   |   32   |
|   bitcast_ln27_1_reg_1632  |   32   |
|    bitcast_ln27_reg_1627   |   32   |
|   bitcast_ln28_1_reg_1658  |   32   |
|    bitcast_ln28_reg_1653   |   32   |
|   bitcast_ln29_1_reg_1683  |   32   |
|    bitcast_ln29_reg_1678   |   32   |
|    bitcast_ln31_reg_1693   |   32   |
|    bitcast_ln32_reg_1709   |   32   |
|    bitcast_ln33_reg_1724   |   32   |
|       cmp17_reg_1426       |    1   |
|         d_reg_1253         |    4   |
|      empty_63_reg_1413     |    9   |
|      empty_64_reg_1421     |   12   |
|      empty_65_reg_1430     |    9   |
|      empty_68_reg_1441     |    9   |
|      empty_70_reg_1449     |    9   |
|      empty_72_reg_457      |   32   |
|      empty_73_reg_482      |   32   |
|      empty_74_reg_467      |   32   |
|      empty_75_reg_493      |   32   |
|      empty_76_reg_503      |   32   |
|      empty_77_reg_513      |   32   |
|   firstBias_addr_reg_1283  |    3   |
|   firstBias_load_reg_1343  |   32   |
|firstKernel_addr_10_reg_1328|    7   |
|firstKernel_addr_11_reg_1333|    7   |
| firstKernel_addr_1_reg_1288|    7   |
| firstKernel_addr_2_reg_1273|    7   |
| firstKernel_addr_3_reg_1293|    7   |
| firstKernel_addr_4_reg_1298|    7   |
| firstKernel_addr_5_reg_1303|    7   |
| firstKernel_addr_6_reg_1308|    7   |
| firstKernel_addr_7_reg_1313|    7   |
| firstKernel_addr_8_reg_1318|    7   |
| firstKernel_addr_9_reg_1323|    7   |
|  firstKernel_addr_reg_1278 |    7   |
|firstKernel_load_10_reg_1395|   32   |
|firstKernel_load_11_reg_1400|   32   |
| firstKernel_load_1_reg_1348|   32   |
| firstKernel_load_2_reg_1353|   32   |
| firstKernel_load_3_reg_1358|   32   |
| firstKernel_load_4_reg_1364|   32   |
| firstKernel_load_5_reg_1369|   32   |
| firstKernel_load_6_reg_1375|   32   |
| firstKernel_load_7_reg_1380|   32   |
| firstKernel_load_8_reg_1385|   32   |
| firstKernel_load_9_reg_1390|   32   |
|  firstKernel_load_reg_1338 |   32   |
|          i_reg_434         |    8   |
|     icmp_ln20_reg_1512     |    1   |
|     icmp_ln21_reg_1479     |    1   |
|    icmp_ln36_1_reg_1739    |    1   |
|     icmp_ln36_reg_1734     |    1   |
| indvars_iv_next112_reg_1408|    8   |
|   input_addr_10_reg_1643   |    9   |
|   input_addr_11_reg_1648   |    9   |
|   input_addr_12_reg_1597   |    9   |
|   input_addr_13_reg_1668   |    9   |
|   input_addr_14_reg_1673   |    9   |
|   input_addr_15_reg_1704   |    9   |
|   input_addr_16_reg_1719   |    9   |
|    input_addr_1_reg_1516   |    9   |
|    input_addr_2_reg_1537   |    9   |
|    input_addr_3_reg_1542   |    9   |
|    input_addr_4_reg_1521   |    9   |
|    input_addr_5_reg_1562   |    9   |
|    input_addr_6_reg_1567   |    9   |
|    input_addr_7_reg_1612   |    9   |
|    input_addr_8_reg_1587   |    9   |
|    input_addr_9_reg_1592   |    9   |
|     input_addr_reg_1483    |    9   |
|          j_reg_445         |    2   |
|      out_addr_reg_1488     |   12   |
|           reg_571          |   32   |
|           reg_577          |   32   |
|           reg_582          |   32   |
|     sext_ln20_reg_1504     |    9   |
|       tmp_15_reg_1437      |    1   |
|       tmp_16_reg_1456      |    1   |
|     zext_ln13_reg_1460     |    9   |
|     zext_ln9_1_reg_1260    |    5   |
+----------------------------+--------+
|            Total           |  1990  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_209 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_209 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_209 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_209 |  p8  |   2  |   7  |   14   ||    9    |
| grp_access_fu_209 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_209 |  p13 |   2  |  32  |   64   ||    9    |
| grp_access_fu_209 |  p16 |   2  |   7  |   14   ||    9    |
| grp_access_fu_209 |  p18 |   2  |   0  |    0   ||    9    |
| grp_access_fu_209 |  p21 |   2  |  32  |   64   ||    9    |
| grp_access_fu_209 |  p24 |   2  |   7  |   14   ||    9    |
| grp_access_fu_209 |  p26 |   2  |   0  |    0   ||    9    |
| grp_access_fu_209 |  p29 |   2  |  32  |   64   ||    9    |
| grp_access_fu_259 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_283 |  p0  |  18  |   9  |   162  ||    87   |
| grp_access_fu_283 |  p2  |  16  |   0  |    0   ||    65   |
| grp_access_fu_296 |  p1  |   2  |  32  |   64   ||    9    |
|     j_reg_445     |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_532    |  p0  |  10  |  32  |   320  ||    54   |
|     grp_fu_532    |  p1  |   7  |  32  |   224  ||    37   |
|     grp_fu_545    |  p0  |  24  |  32  |   768  ||   120   |
|     grp_fu_545    |  p1  |   9  |  32  |   288  ||    49   |
|     grp_fu_549    |  p0  |  10  |  32  |   320  ||    54   |
|     grp_fu_549    |  p1  |   5  |  32  |   160  ||    26   |
|     grp_fu_559    |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2632  || 11.6408 ||   636   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   483  |  1102  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   636  |
|  Register |    -   |    -   |  1990  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   11   |  2473  |  1738  |
+-----------+--------+--------+--------+--------+
