{:input (genetic.representation/genetic-representation "../mediumcorpus/57637.8E088C6F.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_9, wire1_11, wire2_10, wire3_9, wire4_11, wire5_10);\n  wire \\:missing_edge ;\n  input wire0_9;\n  wire wire0_9;\n  input wire1_11;\n  wire wire1_11;\n  input wire2_10;\n  wire wire2_10;\n  output wire3_9;\n  wire wire3_9;\n  output wire4_11;\n  wire wire4_11;\n  output wire5_10;\n  wire wire5_10;\n  wire wire6;\n  wire wire7;\n  wire wire8;\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire4_11 = wire1_11;\n  assign wire5_10 = wire2_10;\n  assign wire3_9 = wire0_9;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/55FEB45C.v:3.1-27.10\" *)\nmodule postsynth(wire0_9, wire1_11, wire2_10, wire3_9, wire4_11, wire5_10);\n  (* src = \"/dev/shm/fuzzmount37B880B5/55FEB45C.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/55FEB45C.v:5.9-5.16\" *)\n  input wire0_9;\n  wire wire0_9;\n  (* src = \"/dev/shm/fuzzmount37B880B5/55FEB45C.v:7.9-7.17\" *)\n  input wire1_11;\n  wire wire1_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/55FEB45C.v:9.9-9.17\" *)\n  input wire2_10;\n  wire wire2_10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/55FEB45C.v:11.10-11.17\" *)\n  output wire3_9;\n  wire wire3_9;\n  (* src = \"/dev/shm/fuzzmount37B880B5/55FEB45C.v:13.10-13.18\" *)\n  output wire4_11;\n  wire wire4_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/55FEB45C.v:15.10-15.18\" *)\n  output wire5_10;\n  wire wire5_10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/55FEB45C.v:17.8-17.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/55FEB45C.v:18.8-18.13\" *)\n  wire wire7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/55FEB45C.v:19.8-19.13\" *)\n  wire wire8;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_9 = wire0_9;\n  assign wire4_11 = wire1_11;\n  assign wire5_10 = wire2_10;\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}