{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:21.1-114.10"
      },
      "ports": {
        "uartRx": {
          "direction": "input",
          "bits": [ 3877467 ]
        },
        "ioSdin": {
          "direction": "output",
          "bits": [ 3877466 ]
        },
        "ioSclk": {
          "direction": "output",
          "bits": [ 3877465 ]
        },
        "ioReset": {
          "direction": "output",
          "bits": [ 3877464 ]
        },
        "ioDc": {
          "direction": "output",
          "bits": [ 3877463 ]
        },
        "ioCs": {
          "direction": "output",
          "bits": [ 3877462 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877461 ]
        }
      },
      "cells": {
        "scr.sclk_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882333 ],
            "CE": [ 3881253 ],
            "Q": [ 3877939 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881252 ]
          }
        },
        "u.dataIn_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882260 ],
            "Q": [ 3878501 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878490 ]
          }
        },
        "u.dataIn_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882260 ],
            "Q": [ 3878532 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878521 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881543 ],
            "Q": [ 3880250 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880325 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3879796 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879760 ]
          }
        },
        "row3.dec.cachedValue_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879626 ],
            "CE": [ 3879616 ],
            "Q": [ 3879657 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877715 ]
          }
        },
        "u.dataIn_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882260 ],
            "Q": [ 3878490 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882247 ]
          }
        },
        "row2.outByteReg_DFF_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:57.5-67.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879323 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879319 ]
          }
        },
        "scr.counter_DFFRE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881403 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882333 ]
          }
        },
        "scr.counter_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881409 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882333 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881543 ],
            "Q": [ 3880259 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880327 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3879794 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879772 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882333 ],
            "CE": [ 3881262 ],
            "Q": [ 3881280 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881278 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3879802 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879678 ]
          }
        },
        "u.dataIn_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882260 ],
            "Q": [ 3878543 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878532 ]
          }
        },
        "scr.counter_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881410 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882333 ]
          }
        },
        "u.byteReady_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882121 ],
            "Q": [ 3882126 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882123 ]
          }
        },
        "u.dataIn_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882260 ],
            "Q": [ 3878511 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878501 ]
          }
        },
        "row3.dec.tens_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3879938 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879719 ]
          }
        },
        "row3.dec.tens_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3879941 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879728 ]
          }
        },
        "u.dataIn_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882260 ],
            "Q": [ 3878357 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878553 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882333 ],
            "CE": [ 3881262 ],
            "Q": [ 3881275 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881269 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3879799 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879672 ]
          }
        },
        "row3.h2.hexChar_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880138 ],
            "CE": [  ],
            "Q": [ 3880078 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880137 ]
          }
        },
        "u.dataIn_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882260 ],
            "Q": [ 3878553 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878543 ]
          }
        },
        "row3.dec.tens_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3879931 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879701 ]
          }
        },
        "row3.dec.units_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3880037 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879744 ]
          }
        },
        "u.dataIn_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882260 ],
            "Q": [ 3878521 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878511 ]
          }
        },
        "row3.outByteReg_DFF_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:152.5-169.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879356 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880068 ]
          }
        },
        "scr.counter_DFFRE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881404 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882333 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882333 ],
            "CE": [ 3881262 ],
            "Q": [ 3881285 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881283 ]
          }
        },
        "row3.dec.units_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3880044 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879767 ]
          }
        },
        "scr.dc_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882333 ],
            "CE": [ 3881551 ],
            "Q": [ 3877933 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881543 ]
          }
        },
        "scr.cs_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881539 ],
            "Q": [ 3877930 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881244 ]
          }
        },
        "row3.h1.hexChar_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880116 ],
            "CE": [  ],
            "Q": [ 3880075 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880115 ]
          }
        },
        "scr.state_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881750 ],
            "Q": [ 3881446 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881751 ]
          }
        },
        "row3.dec.units_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3880033 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879737 ]
          }
        },
        "scr.counter_DFFRE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881408 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882333 ]
          }
        },
        "row3.dec.units_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3880039 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879754 ]
          }
        },
        "scr.commandIndex_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881262 ],
            "Q": [ 3881266 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881264 ]
          }
        },
        "row3.dec.tens_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879790 ],
            "Q": [ 3879936 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879707 ]
          }
        },
        "scr.counter_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881319 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882333 ]
          }
        },
        "scr.counter_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881317 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882333 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877485 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877485 ],
            "C": [ 3877491 ],
            "B": [ 3877539 ],
            "A": [ 3877752 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877587 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877587 ],
            "C": [ 3877606 ],
            "B": [ 3877610 ],
            "A": [ 3877754 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877615 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877615 ],
            "C": [ 3877619 ],
            "B": [ 3877623 ],
            "A": [ 3877757 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877628 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877628 ],
            "C": [ 3877495 ],
            "B": [ 3877499 ],
            "A": [ 3877748 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877508 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877508 ],
            "C": [ 3877512 ],
            "B": [ 3877516 ],
            "A": [ 3877761 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877526 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877526 ],
            "C": [ 3877530 ],
            "B": [ 3877534 ],
            "A": [ 3877765 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877544 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877544 ],
            "C": [ 3877548 ],
            "B": [ 3877552 ],
            "A": [ 3877767 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877557 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877557 ],
            "C": [ 3877561 ],
            "B": [ 3877565 ],
            "A": [ 3877770 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877570 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877570 ],
            "C": [ 3877574 ],
            "B": [ 3877578 ],
            "A": [ 3877773 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_9_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877583 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877583 ],
            "C": [ 3877591 ],
            "B": [ 3877595 ],
            "A": [ 3877601 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877757 ],
            "CLK": [  ],
            "D": [ 3877628 ],
            "C": [ 3877495 ],
            "B": [ 3877499 ],
            "A": [ 3877748 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877749 ],
            "CLK": [  ],
            "D": [ 3877530 ],
            "C": [ 3877526 ],
            "B": [ 3877534 ],
            "A": [ 3877765 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877486 ],
            "Q": [ 3877633 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877633 ],
            "A": [ 3877800 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877486 ],
            "Q": [ 3877668 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877668 ],
            "A": [ 3877802 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877486 ],
            "Q": [ 3877702 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877702 ],
            "A": [ 3877715 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877800 ],
            "CLK": [  ],
            "D": [ 3877645 ],
            "C": [ 3877655 ],
            "B": [ 3877668 ],
            "A": [ 3877802 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877486 ],
            "Q": [ 3877655 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877655 ],
            "B": [ 3877668 ],
            "A": [ 3877802 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877486 ],
            "Q": [ 3877692 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877692 ],
            "B": [ 3877702 ],
            "A": [ 3877715 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877802 ],
            "CLK": [  ],
            "D": [ 3877680 ],
            "C": [ 3877692 ],
            "B": [ 3877702 ],
            "A": [ 3877715 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877486 ],
            "Q": [ 3877645 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877645 ],
            "C": [ 3877655 ],
            "B": [ 3877668 ],
            "A": [ 3877802 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877486 ],
            "Q": [ 3877680 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877680 ],
            "C": [ 3877692 ],
            "B": [ 3877702 ],
            "A": [ 3877715 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877823 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877880 ],
            "C": [ 3877874 ],
            "B": [ 3877872 ],
            "A": [ 3877871 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877830 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877884 ],
            "C": [ 3877874 ],
            "B": [ 3877883 ],
            "A": [ 3877882 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877836 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877888 ],
            "C": [ 3877874 ],
            "B": [ 3877887 ],
            "A": [ 3877886 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877843 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877892 ],
            "C": [ 3877874 ],
            "B": [ 3877891 ],
            "A": [ 3877890 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877855 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877896 ],
            "C": [ 3877874 ],
            "B": [ 3877895 ],
            "A": [ 3877894 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877868 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877900 ],
            "C": [ 3877874 ],
            "B": [ 3877899 ],
            "A": [ 3877898 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877813 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877874 ],
            "C": [ 3877904 ],
            "B": [ 3877903 ],
            "A": [ 3877902 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111001100110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877818 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877919 ],
            "C": [ 3877909 ],
            "B": [ 3877907 ],
            "A": [ 3877906 ]
          }
        },
        "u.uartRx_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882274 ],
            "CLK": [  ],
            "D": [ 3882180 ],
            "C": [ 3882176 ],
            "B": [ 3882172 ],
            "A": [ 3882247 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882260 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882176 ],
            "B": [ 3882180 ],
            "A": [ 3882172 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882305 ],
            "Q": [ 3882176 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3882176 ],
            "C": [ 3882180 ],
            "B": [ 3882313 ],
            "A": [ 3882172 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011010011010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3877958 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3878028 ],
            "C": [ 3877958 ],
            "B": [ 3878026 ],
            "A": [ 3877961 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878028 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878028 ],
            "B": [ 3878026 ],
            "A": [ 3877961 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_3_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878026 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878026 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3877947 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878041 ],
            "B": [ 3878040 ],
            "A": [ 3878038 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882313 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882286 ],
            "B": [ 3882277 ],
            "A": [ 3882282 ]
          }
        },
        "row1.state_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878248 ],
            "Q": [ 3878250 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878253 ],
            "A": [ 3878250 ]
          }
        },
        "row1.state_DFFE_Q_D_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878248 ],
            "Q": [ 3878253 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878253 ],
            "A": [ 3878250 ]
          }
        },
        "row1.state_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877944 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878250 ],
            "A": [ 3878253 ]
          }
        },
        "row1.textBuffer_DFFE_Q_100_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878270 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878274 ],
            "B": [ 3878270 ],
            "A": [ 3878272 ]
          }
        },
        "row1.textBuffer_DFFE_Q_101_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878283 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878274 ],
            "B": [ 3878283 ],
            "A": [ 3878285 ]
          }
        },
        "row1.textBuffer_DFFE_Q_102_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878289 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878274 ],
            "B": [ 3878289 ],
            "A": [ 3878291 ]
          }
        },
        "row1.textBuffer_DFFE_Q_103_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878295 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878274 ],
            "B": [ 3878295 ],
            "A": [ 3878298 ]
          }
        },
        "row1.textBuffer_DFFE_Q_104_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878302 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878306 ],
            "B": [ 3878302 ],
            "A": [ 3878304 ]
          }
        },
        "row1.textBuffer_DFFE_Q_105_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878315 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878306 ],
            "B": [ 3878315 ],
            "A": [ 3878317 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878321 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878329 ],
            "B": [ 3878321 ],
            "A": [ 3878326 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878326 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878331 ],
            "A": [ 3877947 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878334 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877961 ],
            "B": [ 3878326 ],
            "A": [ 3878341 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0_LUT3_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878352 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878357 ],
            "A": [ 3878354 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878329 ],
            "CLK": [  ],
            "D": [ 3877961 ],
            "C": [ 3878363 ],
            "B": [ 3878321 ],
            "A": [ 3878360 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I2_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878363 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878331 ],
            "B": [ 3878366 ],
            "A": [ 3878038 ]
          }
        },
        "row1.textBuffer_DFFE_Q_107_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878371 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878306 ],
            "B": [ 3878371 ],
            "A": [ 3878373 ]
          }
        },
        "row1.textBuffer_DFFE_Q_108_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878377 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878306 ],
            "B": [ 3878377 ],
            "A": [ 3878380 ]
          }
        },
        "row1.textBuffer_DFFE_Q_109_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878384 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878306 ],
            "B": [ 3878384 ],
            "A": [ 3878386 ]
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0101111100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878266 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3878266 ],
            "C": [ 3878399 ],
            "B": [ 3878398 ],
            "A": [ 3878389 ]
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878398 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877961 ],
            "B": [ 3878402 ],
            "A": [ 3877947 ]
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I1_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878404 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878398 ],
            "B": [ 3877961 ],
            "A": [ 3878389 ]
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878399 ],
            "CLK": [  ],
            "D": [ 3877961 ],
            "C": [ 3878038 ],
            "B": [ 3878366 ],
            "A": [ 3878406 ]
          }
        },
        "row1.textBuffer_DFFE_Q_110_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878413 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878306 ],
            "B": [ 3878413 ],
            "A": [ 3878415 ]
          }
        },
        "row1.textBuffer_DFFE_Q_111_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878419 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878306 ],
            "B": [ 3878419 ],
            "A": [ 3878422 ]
          }
        },
        "row1.textBuffer_DFFE_Q_112_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878426 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878334 ],
            "B": [ 3878426 ],
            "A": [ 3878428 ]
          }
        },
        "row1.textBuffer_DFFE_Q_113_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878432 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878334 ],
            "B": [ 3878432 ],
            "A": [ 3878434 ]
          }
        },
        "row1.textBuffer_DFFE_Q_114_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878438 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878442 ],
            "B": [ 3878438 ],
            "A": [ 3878341 ]
          }
        },
        "row1.textBuffer_DFFE_Q_114_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878442 ],
            "CLK": [  ],
            "D": [ 3877961 ],
            "C": [ 3878444 ],
            "B": [ 3878438 ],
            "A": [ 3878326 ]
          }
        },
        "row1.textBuffer_DFFE_Q_114_D_LUT3_F_I2_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878444 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878354 ],
            "B": [ 3878366 ],
            "A": [ 3878038 ]
          }
        },
        "row1.textBuffer_DFFE_Q_115_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878449 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878334 ],
            "B": [ 3878449 ],
            "A": [ 3878451 ]
          }
        },
        "row1.textBuffer_DFFE_Q_116_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878455 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878334 ],
            "B": [ 3878455 ],
            "A": [ 3878458 ]
          }
        },
        "row1.textBuffer_DFFE_Q_117_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878462 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878334 ],
            "B": [ 3878462 ],
            "A": [ 3878464 ]
          }
        },
        "row1.textBuffer_DFFE_Q_118_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878468 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878334 ],
            "B": [ 3878468 ],
            "A": [ 3878470 ]
          }
        },
        "row1.textBuffer_DFFE_Q_119_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878474 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878334 ],
            "B": [ 3878474 ],
            "A": [ 3878352 ]
          }
        },
        "row1.textBuffer_DFFE_Q_11_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878409 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878404 ],
            "B": [ 3878409 ],
            "A": [ 3878477 ]
          }
        },
        "row1.textBuffer_DFFE_Q_120_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878484 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878486 ],
            "B": [ 3878484 ],
            "A": [ 3878341 ]
          }
        },
        "row1.textBuffer_DFFE_Q_120_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878486 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878040 ],
            "B": [ 3878490 ],
            "A": [ 3878484 ]
          }
        },
        "row1.textBuffer_DFFE_Q_121_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878494 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878496 ],
            "B": [ 3878494 ],
            "A": [ 3878341 ]
          }
        },
        "row1.textBuffer_DFFE_Q_121_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878496 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878040 ],
            "B": [ 3878501 ],
            "A": [ 3878494 ]
          }
        },
        "row1.textBuffer_DFFE_Q_122_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878505 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878507 ],
            "B": [ 3878341 ],
            "A": [ 3877961 ]
          }
        },
        "row1.textBuffer_DFFE_Q_122_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878507 ],
            "CLK": [  ],
            "D": [ 3878040 ],
            "C": [ 3877961 ],
            "B": [ 3878505 ],
            "A": [ 3878511 ]
          }
        },
        "row1.textBuffer_DFFE_Q_123_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878515 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878517 ],
            "B": [ 3878515 ],
            "A": [ 3878341 ]
          }
        },
        "row1.textBuffer_DFFE_Q_123_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878517 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878040 ],
            "B": [ 3878521 ],
            "A": [ 3878515 ]
          }
        },
        "row1.textBuffer_DFFE_Q_124_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878525 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878528 ],
            "B": [ 3878525 ],
            "A": [ 3878341 ]
          }
        },
        "row1.textBuffer_DFFE_Q_124_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878528 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878040 ],
            "B": [ 3878532 ],
            "A": [ 3878525 ]
          }
        },
        "row1.textBuffer_DFFE_Q_125_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878536 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878538 ],
            "B": [ 3878536 ],
            "A": [ 3878341 ]
          }
        },
        "row1.textBuffer_DFFE_Q_125_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878538 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878040 ],
            "B": [ 3878543 ],
            "A": [ 3878536 ]
          }
        },
        "row1.textBuffer_DFFE_Q_126_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878547 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878549 ],
            "B": [ 3878547 ],
            "A": [ 3878341 ]
          }
        },
        "row1.textBuffer_DFFE_Q_126_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878549 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878040 ],
            "B": [ 3878553 ],
            "A": [ 3878547 ]
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878557 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878559 ],
            "B": [ 3878557 ],
            "A": [ 3878341 ]
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878341 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878354 ],
            "A": [ 3877947 ]
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878559 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878040 ],
            "B": [ 3878357 ],
            "A": [ 3878557 ]
          }
        },
        "row1.textBuffer_DFFE_Q_12_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878480 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878404 ],
            "B": [ 3878480 ],
            "A": [ 3878563 ]
          }
        },
        "row1.textBuffer_DFFE_Q_13_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878566 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878404 ],
            "B": [ 3878566 ],
            "A": [ 3878568 ]
          }
        },
        "row1.textBuffer_DFFE_Q_14_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878571 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878404 ],
            "B": [ 3878571 ],
            "A": [ 3878573 ]
          }
        },
        "row1.textBuffer_DFFE_Q_15_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878577 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878404 ],
            "B": [ 3878577 ],
            "A": [ 3878580 ]
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878583 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878585 ],
            "B": [ 3877961 ],
            "A": [ 3878389 ]
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878585 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878588 ],
            "B": [ 3878583 ],
            "A": [ 3878587 ]
          }
        },
        "row1.textBuffer_DFFE_Q_17_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878591 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878593 ],
            "B": [ 3877961 ],
            "A": [ 3878389 ]
          }
        },
        "row1.textBuffer_DFFE_Q_17_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878593 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878588 ],
            "B": [ 3878591 ],
            "A": [ 3878595 ]
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878598 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3878604 ],
            "C": [ 3878366 ],
            "B": [ 3878603 ],
            "A": [ 3878601 ]
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878603 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878038 ],
            "A": [ 3877961 ]
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110001011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878604 ],
            "CLK": [  ],
            "D": [ 3878598 ],
            "C": [ 3877961 ],
            "B": [ 3878608 ],
            "A": [ 3878389 ]
          }
        },
        "row1.textBuffer_DFFE_Q_19_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878618 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878620 ],
            "B": [ 3877961 ],
            "A": [ 3878389 ]
          }
        },
        "row1.textBuffer_DFFE_Q_19_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878620 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878588 ],
            "B": [ 3878618 ],
            "A": [ 3878622 ]
          }
        },
        "row1.textBuffer_DFFE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878262 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878625 ],
            "B": [ 3878262 ],
            "A": [ 3878624 ]
          }
        },
        "row1.textBuffer_DFFE_Q_1_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878624 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878501 ],
            "A": [ 3878402 ]
          }
        },
        "row1.textBuffer_DFFE_Q_20_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878633 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878635 ],
            "B": [ 3877961 ],
            "A": [ 3878389 ]
          }
        },
        "row1.textBuffer_DFFE_Q_20_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878635 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878588 ],
            "B": [ 3878633 ],
            "A": [ 3878637 ]
          }
        },
        "row1.textBuffer_DFFE_Q_21_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878641 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878643 ],
            "B": [ 3877961 ],
            "A": [ 3878389 ]
          }
        },
        "row1.textBuffer_DFFE_Q_21_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878643 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878588 ],
            "B": [ 3878641 ],
            "A": [ 3878645 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878649 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878651 ],
            "B": [ 3877961 ],
            "A": [ 3878389 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878651 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878588 ],
            "B": [ 3878649 ],
            "A": [ 3878653 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878588 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878608 ],
            "A": [ 3877961 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878656 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878588 ],
            "B": [ 3878660 ],
            "A": [ 3878658 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878389 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877947 ],
            "A": [ 3878406 ]
          }
        },
        "row1.textBuffer_DFFE_Q_23_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878660 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878656 ],
            "B": [ 3877961 ],
            "A": [ 3878389 ]
          }
        },
        "row1.textBuffer_DFFE_Q_24_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878669 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878671 ],
            "B": [ 3878669 ],
            "A": [ 3878608 ]
          }
        },
        "row1.textBuffer_DFFE_Q_24_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878671 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878674 ],
            "B": [ 3878490 ],
            "A": [ 3878669 ]
          }
        },
        "row1.textBuffer_DFFE_Q_25_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878678 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878680 ],
            "B": [ 3878678 ],
            "A": [ 3878608 ]
          }
        },
        "row1.textBuffer_DFFE_Q_25_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878680 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878674 ],
            "B": [ 3878501 ],
            "A": [ 3878678 ]
          }
        },
        "row1.textBuffer_DFFE_Q_26_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878685 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878687 ],
            "B": [ 3878685 ],
            "A": [ 3878608 ]
          }
        },
        "row1.textBuffer_DFFE_Q_26_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878687 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878674 ],
            "B": [ 3878511 ],
            "A": [ 3878685 ]
          }
        },
        "row1.textBuffer_DFFE_Q_27_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878692 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878694 ],
            "B": [ 3878692 ],
            "A": [ 3878608 ]
          }
        },
        "row1.textBuffer_DFFE_Q_27_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878694 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878674 ],
            "B": [ 3878521 ],
            "A": [ 3878692 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878699 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878701 ],
            "B": [ 3878699 ],
            "A": [ 3878608 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878701 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878674 ],
            "B": [ 3878532 ],
            "A": [ 3878699 ]
          }
        },
        "row1.textBuffer_DFFE_Q_29_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878706 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878708 ],
            "B": [ 3878706 ],
            "A": [ 3878608 ]
          }
        },
        "row1.textBuffer_DFFE_Q_29_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878708 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878674 ],
            "B": [ 3878543 ],
            "A": [ 3878706 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878630 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878711 ],
            "B": [ 3878630 ],
            "A": [ 3878040 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101001100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878711 ],
            "CLK": [  ],
            "D": [ 3878038 ],
            "C": [ 3878402 ],
            "B": [ 3878630 ],
            "A": [ 3878366 ]
          }
        },
        "row1.textBuffer_DFFE_Q_30_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878719 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878721 ],
            "B": [ 3878719 ],
            "A": [ 3878608 ]
          }
        },
        "row1.textBuffer_DFFE_Q_30_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878721 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878674 ],
            "B": [ 3878553 ],
            "A": [ 3878719 ]
          }
        },
        "row1.textBuffer_DFFE_Q_31_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878726 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878728 ],
            "B": [ 3878726 ],
            "A": [ 3878608 ]
          }
        },
        "row1.textBuffer_DFFE_Q_31_D_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878608 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877947 ],
            "A": [ 3878601 ]
          }
        },
        "row1.textBuffer_DFFE_Q_31_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878728 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878674 ],
            "B": [ 3878357 ],
            "A": [ 3878726 ]
          }
        },
        "row1.textBuffer_DFFE_Q_32_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878733 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878736 ],
            "B": [ 3878733 ],
            "A": [ 3878735 ]
          }
        },
        "row1.textBuffer_DFFE_Q_33_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878739 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878736 ],
            "B": [ 3878739 ],
            "A": [ 3878741 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878745 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878752 ],
            "B": [ 3878745 ],
            "A": [ 3878749 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878749 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877947 ],
            "A": [ 3878754 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878752 ],
            "CLK": [  ],
            "D": [ 3877961 ],
            "C": [ 3878756 ],
            "B": [ 3878745 ],
            "A": [ 3878674 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I2_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878756 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878038 ],
            "B": [ 3878754 ],
            "A": [ 3878366 ]
          }
        },
        "row1.textBuffer_DFFE_Q_35_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878760 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878736 ],
            "B": [ 3878760 ],
            "A": [ 3878762 ]
          }
        },
        "row1.textBuffer_DFFE_Q_36_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878765 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878736 ],
            "B": [ 3878765 ],
            "A": [ 3878272 ]
          }
        },
        "row1.textBuffer_DFFE_Q_36_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878272 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878532 ],
            "A": [ 3878754 ]
          }
        },
        "row1.textBuffer_DFFE_Q_37_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878770 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878736 ],
            "B": [ 3878770 ],
            "A": [ 3878285 ]
          }
        },
        "row1.textBuffer_DFFE_Q_37_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878285 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878543 ],
            "A": [ 3878754 ]
          }
        },
        "row1.textBuffer_DFFE_Q_38_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878775 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878736 ],
            "B": [ 3878775 ],
            "A": [ 3878291 ]
          }
        },
        "row1.textBuffer_DFFE_Q_38_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878291 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878553 ],
            "A": [ 3878754 ]
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878781 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878736 ],
            "B": [ 3878781 ],
            "A": [ 3878298 ]
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878736 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877961 ],
            "B": [ 3878674 ],
            "A": [ 3878749 ]
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT3_F_I2_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878674 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3877947 ],
            "B": [ 3878028 ],
            "A": [ 3878026 ]
          }
        },
        "row1.textBuffer_DFFE_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878715 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878625 ],
            "B": [ 3878715 ],
            "A": [ 3878786 ]
          }
        },
        "row1.textBuffer_DFFE_Q_3_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878786 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878521 ],
            "A": [ 3878402 ]
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878793 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878795 ],
            "B": [ 3878793 ],
            "A": [ 3878304 ]
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878304 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878490 ],
            "A": [ 3878331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_41_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878799 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878795 ],
            "B": [ 3878799 ],
            "A": [ 3878317 ]
          }
        },
        "row1.textBuffer_DFFE_Q_41_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878317 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878501 ],
            "A": [ 3878331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878805 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878812 ],
            "B": [ 3878805 ],
            "A": [ 3878809 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878809 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877947 ],
            "A": [ 3878331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878812 ],
            "CLK": [  ],
            "D": [ 3877961 ],
            "C": [ 3878815 ],
            "B": [ 3878805 ],
            "A": [ 3878749 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I2_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878815 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878331 ],
            "B": [ 3878038 ],
            "A": [ 3878366 ]
          }
        },
        "row1.textBuffer_DFFE_Q_43_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878819 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878795 ],
            "B": [ 3878819 ],
            "A": [ 3878373 ]
          }
        },
        "row1.textBuffer_DFFE_Q_43_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878373 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878521 ],
            "A": [ 3878331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_44_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878824 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878795 ],
            "B": [ 3878824 ],
            "A": [ 3878380 ]
          }
        },
        "row1.textBuffer_DFFE_Q_44_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878380 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878532 ],
            "A": [ 3878331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_45_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878830 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878795 ],
            "B": [ 3878830 ],
            "A": [ 3878386 ]
          }
        },
        "row1.textBuffer_DFFE_Q_45_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878386 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878543 ],
            "A": [ 3878331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878835 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878795 ],
            "B": [ 3878835 ],
            "A": [ 3878415 ]
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878415 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878553 ],
            "A": [ 3878331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT3_F_I0_LUT2_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878331 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878028 ],
            "B": [ 3877958 ],
            "A": [ 3878026 ]
          }
        },
        "row1.textBuffer_DFFE_Q_47_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878842 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878795 ],
            "B": [ 3878842 ],
            "A": [ 3878422 ]
          }
        },
        "row1.textBuffer_DFFE_Q_47_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878795 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877961 ],
            "B": [ 3878749 ],
            "A": [ 3878809 ]
          }
        },
        "row1.textBuffer_DFFE_Q_48_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878848 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878850 ],
            "B": [ 3878848 ],
            "A": [ 3878428 ]
          }
        },
        "row1.textBuffer_DFFE_Q_48_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878428 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878490 ],
            "A": [ 3878354 ]
          }
        },
        "row1.textBuffer_DFFE_Q_49_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878854 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878850 ],
            "B": [ 3878854 ],
            "A": [ 3878434 ]
          }
        },
        "row1.textBuffer_DFFE_Q_49_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878434 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878501 ],
            "A": [ 3878354 ]
          }
        },
        "row1.textBuffer_DFFE_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878790 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878625 ],
            "B": [ 3878790 ],
            "A": [ 3878858 ]
          }
        },
        "row1.textBuffer_DFFE_Q_4_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878858 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878532 ],
            "A": [ 3878402 ]
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878866 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878880 ],
            "B": [ 3878866 ],
            "A": [ 3878871 ]
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878880 ],
            "CLK": [  ],
            "D": [ 3877961 ],
            "C": [ 3878882 ],
            "B": [ 3878866 ],
            "A": [ 3878809 ]
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT3_F_I2_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878882 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878354 ],
            "B": [ 3878038 ],
            "A": [ 3878366 ]
          }
        },
        "row1.textBuffer_DFFE_Q_51_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878886 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878850 ],
            "B": [ 3878886 ],
            "A": [ 3878451 ]
          }
        },
        "row1.textBuffer_DFFE_Q_51_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878451 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878521 ],
            "A": [ 3878354 ]
          }
        },
        "row1.textBuffer_DFFE_Q_52_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878891 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878850 ],
            "B": [ 3878891 ],
            "A": [ 3878458 ]
          }
        },
        "row1.textBuffer_DFFE_Q_52_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878458 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878532 ],
            "A": [ 3878354 ]
          }
        },
        "row1.textBuffer_DFFE_Q_53_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878897 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878850 ],
            "B": [ 3878897 ],
            "A": [ 3878464 ]
          }
        },
        "row1.textBuffer_DFFE_Q_53_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878464 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878543 ],
            "A": [ 3878354 ]
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878902 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878850 ],
            "B": [ 3878902 ],
            "A": [ 3878470 ]
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878470 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878553 ],
            "A": [ 3878354 ]
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT3_F_I0_LUT2_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878354 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878026 ],
            "B": [ 3877958 ],
            "A": [ 3878028 ]
          }
        },
        "row1.textBuffer_DFFE_Q_55_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878909 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878850 ],
            "B": [ 3878909 ],
            "A": [ 3878352 ]
          }
        },
        "row1.textBuffer_DFFE_Q_55_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878850 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877961 ],
            "B": [ 3878809 ],
            "A": [ 3878871 ]
          }
        },
        "row1.textBuffer_DFFE_Q_56_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878916 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878918 ],
            "B": [ 3878916 ],
            "A": [ 3878871 ]
          }
        },
        "row1.textBuffer_DFFE_Q_56_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878918 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878921 ],
            "B": [ 3878490 ],
            "A": [ 3878916 ]
          }
        },
        "row1.textBuffer_DFFE_Q_57_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878925 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878927 ],
            "B": [ 3878925 ],
            "A": [ 3878871 ]
          }
        },
        "row1.textBuffer_DFFE_Q_57_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878927 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878921 ],
            "B": [ 3878501 ],
            "A": [ 3878925 ]
          }
        },
        "row1.textBuffer_DFFE_Q_58_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878931 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878933 ],
            "B": [ 3878871 ],
            "A": [ 3877961 ]
          }
        },
        "row1.textBuffer_DFFE_Q_58_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878933 ],
            "CLK": [  ],
            "D": [ 3878921 ],
            "C": [ 3877961 ],
            "B": [ 3878931 ],
            "A": [ 3878511 ]
          }
        },
        "row1.textBuffer_DFFE_Q_59_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878938 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878940 ],
            "B": [ 3878938 ],
            "A": [ 3878871 ]
          }
        },
        "row1.textBuffer_DFFE_Q_59_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878940 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878921 ],
            "B": [ 3878521 ],
            "A": [ 3878938 ]
          }
        },
        "row1.textBuffer_DFFE_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878862 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878625 ],
            "B": [ 3878862 ],
            "A": [ 3878943 ]
          }
        },
        "row1.textBuffer_DFFE_Q_5_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878943 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878543 ],
            "A": [ 3878402 ]
          }
        },
        "row1.textBuffer_DFFE_Q_60_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878951 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878953 ],
            "B": [ 3878951 ],
            "A": [ 3878871 ]
          }
        },
        "row1.textBuffer_DFFE_Q_60_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878953 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878921 ],
            "B": [ 3878532 ],
            "A": [ 3878951 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878958 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878961 ],
            "B": [ 3878958 ],
            "A": [ 3878871 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878961 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878921 ],
            "B": [ 3878543 ],
            "A": [ 3878958 ]
          }
        },
        "row1.textBuffer_DFFE_Q_62_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878966 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878968 ],
            "B": [ 3878966 ],
            "A": [ 3878871 ]
          }
        },
        "row1.textBuffer_DFFE_Q_62_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878968 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878921 ],
            "B": [ 3878553 ],
            "A": [ 3878966 ]
          }
        },
        "row1.textBuffer_DFFE_Q_63_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878973 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3878976 ],
            "B": [ 3878973 ],
            "A": [ 3878871 ]
          }
        },
        "row1.textBuffer_DFFE_Q_63_D_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878871 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877947 ],
            "A": [ 3878354 ]
          }
        },
        "row1.textBuffer_DFFE_Q_63_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878976 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878921 ],
            "B": [ 3878357 ],
            "A": [ 3878973 ]
          }
        },
        "row1.textBuffer_DFFE_Q_64_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878982 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878986 ],
            "B": [ 3878982 ],
            "A": [ 3878984 ]
          }
        },
        "row1.textBuffer_DFFE_Q_65_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878995 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878986 ],
            "B": [ 3878995 ],
            "A": [ 3878624 ]
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879000 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3879002 ],
            "B": [ 3879000 ],
            "A": [ 3878921 ]
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878921 ],
            "CLK": [  ],
            "D": [ 3877947 ],
            "C": [ 3877958 ],
            "B": [ 3878028 ],
            "A": [ 3878026 ]
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879002 ],
            "CLK": [  ],
            "D": [ 3878402 ],
            "C": [ 3878038 ],
            "B": [ 3879000 ],
            "A": [ 3878366 ]
          }
        },
        "row1.textBuffer_DFFE_Q_67_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879008 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878986 ],
            "B": [ 3879008 ],
            "A": [ 3878786 ]
          }
        },
        "row1.textBuffer_DFFE_Q_68_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879013 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878986 ],
            "B": [ 3879013 ],
            "A": [ 3878858 ]
          }
        },
        "row1.textBuffer_DFFE_Q_69_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879018 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878986 ],
            "B": [ 3879018 ],
            "A": [ 3878943 ]
          }
        },
        "row1.textBuffer_DFFE_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878947 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878625 ],
            "B": [ 3878947 ],
            "A": [ 3879021 ]
          }
        },
        "row1.textBuffer_DFFE_Q_6_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879021 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878553 ],
            "A": [ 3878402 ]
          }
        },
        "row1.textBuffer_DFFE_Q_70_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879030 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878986 ],
            "B": [ 3879030 ],
            "A": [ 3879021 ]
          }
        },
        "row1.textBuffer_DFFE_Q_71_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879035 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878986 ],
            "B": [ 3879035 ],
            "A": [ 3879038 ]
          }
        },
        "row1.textBuffer_DFFE_Q_72_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879042 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879046 ],
            "B": [ 3879042 ],
            "A": [ 3879044 ]
          }
        },
        "row1.textBuffer_DFFE_Q_73_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879055 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879046 ],
            "B": [ 3879055 ],
            "A": [ 3879057 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0101111100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879061 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3879061 ],
            "C": [ 3879074 ],
            "B": [ 3879073 ],
            "A": [ 3879064 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879073 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877961 ],
            "B": [ 3878402 ],
            "A": [ 3877947 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I1_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879046 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879073 ],
            "B": [ 3877961 ],
            "A": [ 3879064 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I1_LUT3_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878580 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878357 ],
            "A": [ 3878406 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879074 ],
            "CLK": [  ],
            "D": [ 3877961 ],
            "C": [ 3878406 ],
            "B": [ 3878366 ],
            "A": [ 3878038 ]
          }
        },
        "row1.textBuffer_DFFE_Q_75_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879082 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879046 ],
            "B": [ 3879082 ],
            "A": [ 3878477 ]
          }
        },
        "row1.textBuffer_DFFE_Q_75_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878477 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878521 ],
            "A": [ 3878406 ]
          }
        },
        "row1.textBuffer_DFFE_Q_76_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879089 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879046 ],
            "B": [ 3879089 ],
            "A": [ 3878563 ]
          }
        },
        "row1.textBuffer_DFFE_Q_76_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878563 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878532 ],
            "A": [ 3878406 ]
          }
        },
        "row1.textBuffer_DFFE_Q_77_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879095 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879046 ],
            "B": [ 3879095 ],
            "A": [ 3878568 ]
          }
        },
        "row1.textBuffer_DFFE_Q_77_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878568 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878543 ],
            "A": [ 3878406 ]
          }
        },
        "row1.textBuffer_DFFE_Q_78_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879101 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879046 ],
            "B": [ 3879101 ],
            "A": [ 3878573 ]
          }
        },
        "row1.textBuffer_DFFE_Q_78_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878573 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878553 ],
            "A": [ 3878406 ]
          }
        },
        "row1.textBuffer_DFFE_Q_79_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879108 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879046 ],
            "B": [ 3879108 ],
            "A": [ 3878580 ]
          }
        },
        "row1.textBuffer_DFFE_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879026 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878625 ],
            "B": [ 3879026 ],
            "A": [ 3879038 ]
          }
        },
        "row1.textBuffer_DFFE_Q_7_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879038 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878357 ],
            "A": [ 3878402 ]
          }
        },
        "row1.textBuffer_DFFE_Q_7_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878986 ],
            "CLK": [  ],
            "D": [ 3877961 ],
            "C": [ 3878921 ],
            "B": [ 3878402 ],
            "A": [ 3877947 ]
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879119 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879121 ],
            "B": [ 3877961 ],
            "A": [ 3879064 ]
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879121 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879124 ],
            "B": [ 3879119 ],
            "A": [ 3878587 ]
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878587 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878490 ],
            "A": [ 3878601 ]
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879134 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879136 ],
            "B": [ 3877961 ],
            "A": [ 3879064 ]
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879136 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879124 ],
            "B": [ 3879134 ],
            "A": [ 3878595 ]
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878595 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878501 ],
            "A": [ 3878601 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879141 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3879144 ],
            "C": [ 3878366 ],
            "B": [ 3879143 ],
            "A": [ 3878601 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878601 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877958 ],
            "B": [ 3878026 ],
            "A": [ 3878028 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879143 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878038 ],
            "A": [ 3877961 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110001011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879144 ],
            "CLK": [  ],
            "D": [ 3879141 ],
            "C": [ 3877961 ],
            "B": [ 3879149 ],
            "A": [ 3879064 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878366 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878511 ],
            "A": [ 3878040 ]
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879160 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879163 ],
            "B": [ 3877961 ],
            "A": [ 3879064 ]
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879163 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879124 ],
            "B": [ 3879160 ],
            "A": [ 3878622 ]
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878622 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878521 ],
            "A": [ 3878601 ]
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879169 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879172 ],
            "B": [ 3877961 ],
            "A": [ 3879064 ]
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879172 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879124 ],
            "B": [ 3879169 ],
            "A": [ 3878637 ]
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878637 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878532 ],
            "A": [ 3878601 ]
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879178 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879180 ],
            "B": [ 3877961 ],
            "A": [ 3879064 ]
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879180 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879124 ],
            "B": [ 3879178 ],
            "A": [ 3878645 ]
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878645 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878543 ],
            "A": [ 3878601 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879186 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879189 ],
            "B": [ 3877961 ],
            "A": [ 3879064 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879189 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879124 ],
            "B": [ 3879186 ],
            "A": [ 3878653 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878653 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878553 ],
            "A": [ 3878601 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878658 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878357 ],
            "A": [ 3878601 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879124 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879149 ],
            "A": [ 3877961 ]
          }
        },
        "row1.textBuffer_DFFE_Q_87_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879197 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879199 ],
            "B": [ 3877961 ],
            "A": [ 3879064 ]
          }
        },
        "row1.textBuffer_DFFE_Q_87_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879064 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878406 ],
            "A": [ 3877947 ]
          }
        },
        "row1.textBuffer_DFFE_Q_87_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879199 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879124 ],
            "B": [ 3879197 ],
            "A": [ 3878658 ]
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879205 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3879207 ],
            "B": [ 3879205 ],
            "A": [ 3879149 ]
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879207 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879210 ],
            "B": [ 3878490 ],
            "A": [ 3879205 ]
          }
        },
        "row1.textBuffer_DFFE_Q_89_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879214 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3879216 ],
            "B": [ 3879214 ],
            "A": [ 3879149 ]
          }
        },
        "row1.textBuffer_DFFE_Q_89_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879216 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879210 ],
            "B": [ 3878501 ],
            "A": [ 3879214 ]
          }
        },
        "row1.textBuffer_DFFE_Q_8_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879115 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878404 ],
            "B": [ 3879115 ],
            "A": [ 3879044 ]
          }
        },
        "row1.textBuffer_DFFE_Q_8_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879044 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878490 ],
            "A": [ 3878406 ]
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879226 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3879228 ],
            "B": [ 3879226 ],
            "A": [ 3879149 ]
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879228 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879210 ],
            "B": [ 3878511 ],
            "A": [ 3879226 ]
          }
        },
        "row1.textBuffer_DFFE_Q_91_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879233 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3879236 ],
            "B": [ 3879233 ],
            "A": [ 3879149 ]
          }
        },
        "row1.textBuffer_DFFE_Q_91_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879236 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879210 ],
            "B": [ 3878521 ],
            "A": [ 3879233 ]
          }
        },
        "row1.textBuffer_DFFE_Q_92_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879241 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3879243 ],
            "B": [ 3879241 ],
            "A": [ 3879149 ]
          }
        },
        "row1.textBuffer_DFFE_Q_92_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879243 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879210 ],
            "B": [ 3878532 ],
            "A": [ 3879241 ]
          }
        },
        "row1.textBuffer_DFFE_Q_93_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879248 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3879250 ],
            "B": [ 3879248 ],
            "A": [ 3879149 ]
          }
        },
        "row1.textBuffer_DFFE_Q_93_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879250 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879210 ],
            "B": [ 3878543 ],
            "A": [ 3879248 ]
          }
        },
        "row1.textBuffer_DFFE_Q_94_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879255 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3879258 ],
            "B": [ 3879255 ],
            "A": [ 3879149 ]
          }
        },
        "row1.textBuffer_DFFE_Q_94_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879258 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879210 ],
            "B": [ 3878553 ],
            "A": [ 3879255 ]
          }
        },
        "row1.textBuffer_DFFE_Q_95_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879263 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877961 ],
            "C": [ 3879265 ],
            "B": [ 3879263 ],
            "A": [ 3879149 ]
          }
        },
        "row1.textBuffer_DFFE_Q_95_D_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879149 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878601 ],
            "A": [ 3877947 ]
          }
        },
        "row1.textBuffer_DFFE_Q_95_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879265 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879210 ],
            "B": [ 3878357 ],
            "A": [ 3879263 ]
          }
        },
        "row1.textBuffer_DFFE_Q_96_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879271 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878274 ],
            "B": [ 3879271 ],
            "A": [ 3878735 ]
          }
        },
        "row1.textBuffer_DFFE_Q_96_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878735 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878490 ],
            "A": [ 3878754 ]
          }
        },
        "row1.textBuffer_DFFE_Q_97_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879277 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878274 ],
            "B": [ 3879277 ],
            "A": [ 3878741 ]
          }
        },
        "row1.textBuffer_DFFE_Q_97_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878741 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878501 ],
            "A": [ 3878754 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879283 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879286 ],
            "B": [ 3879283 ],
            "A": [ 3878360 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878360 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878754 ],
            "A": [ 3877947 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT2_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878754 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878026 ],
            "B": [ 3878028 ],
            "A": [ 3877958 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878274 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877961 ],
            "B": [ 3879210 ],
            "A": [ 3878360 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT3_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878298 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878357 ],
            "A": [ 3878754 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878306 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877961 ],
            "B": [ 3878360 ],
            "A": [ 3878326 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT3_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878422 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878357 ],
            "A": [ 3878331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879286 ],
            "CLK": [  ],
            "D": [ 3877961 ],
            "C": [ 3879294 ],
            "B": [ 3879283 ],
            "A": [ 3879210 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879210 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3878028 ],
            "B": [ 3877947 ],
            "A": [ 3878026 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879294 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878366 ],
            "B": [ 3878754 ],
            "A": [ 3878038 ]
          }
        },
        "row1.textBuffer_DFFE_Q_99_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879300 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878274 ],
            "B": [ 3879300 ],
            "A": [ 3878762 ]
          }
        },
        "row1.textBuffer_DFFE_Q_99_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878762 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878521 ],
            "A": [ 3878754 ]
          }
        },
        "row1.textBuffer_DFFE_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3879222 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878404 ],
            "B": [ 3879222 ],
            "A": [ 3879057 ]
          }
        },
        "row1.textBuffer_DFFE_Q_9_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879057 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878501 ],
            "A": [ 3878406 ]
          }
        },
        "row1.textBuffer_DFFE_Q_9_D_LUT3_F_I0_LUT2_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878406 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877958 ],
            "B": [ 3878028 ],
            "A": [ 3878026 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877944 ],
            "Q": [ 3878259 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3878625 ],
            "B": [ 3878259 ],
            "A": [ 3878984 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878984 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878490 ],
            "A": [ 3878402 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878041 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877947 ],
            "A": [ 3878402 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878040 ],
            "CLK": [  ],
            "D": [ 3877958 ],
            "C": [ 3878028 ],
            "B": [ 3877947 ],
            "A": [ 3878026 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878038 ],
            "CLK": [  ],
            "D": [ 3877947 ],
            "C": [ 3878028 ],
            "B": [ 3878026 ],
            "A": [ 3877958 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878402 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877958 ],
            "B": [ 3878028 ],
            "A": [ 3878026 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878625 ],
            "CLK": [  ],
            "D": [ 3877961 ],
            "C": [ 3878040 ],
            "B": [ 3877947 ],
            "A": [ 3878402 ]
          }
        },
        "row2.outByteReg_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877880 ],
            "CLK": [  ],
            "D": [ 3877919 ],
            "C": [ 3877909 ],
            "B": [ 3879352 ],
            "A": [ 3879323 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877884 ],
            "CLK": [  ],
            "D": [ 3877919 ],
            "C": [ 3877909 ],
            "B": [ 3879356 ],
            "A": [ 3879328 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877882 ],
            "CLK": [  ],
            "D": [ 3879384 ],
            "C": [ 3879362 ],
            "B": [ 3879360 ],
            "A": [ 3879359 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877883 ],
            "CLK": [  ],
            "D": [ 3879422 ],
            "C": [ 3879414 ],
            "B": [ 3879412 ],
            "A": [ 3879411 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879412 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3879300 ],
            "A": [ 3878449 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879411 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878371 ],
            "A": [ 3878515 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879422 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879384 ],
            "B": [ 3879449 ],
            "A": [ 3879448 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879448 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878760 ],
            "A": [ 3878886 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879449 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878819 ],
            "A": [ 3878938 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879360 ],
            "CLK": [  ],
            "D": [ 3879482 ],
            "C": [ 3879425 ],
            "B": [ 3879160 ],
            "A": [ 3878618 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879359 ],
            "CLK": [  ],
            "D": [ 3879484 ],
            "C": [ 3879451 ],
            "B": [ 3879082 ],
            "A": [ 3879233 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879484 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879451 ],
            "B": [ 3878409 ],
            "A": [ 3878692 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879482 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879425 ],
            "B": [ 3878715 ],
            "A": [ 3879008 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877888 ],
            "CLK": [  ],
            "D": [ 3877919 ],
            "C": [ 3877909 ],
            "B": [ 3879489 ],
            "A": [ 3879333 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110011110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877886 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879451 ],
            "B": [ 3879493 ],
            "A": [ 3879492 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877887 ],
            "CLK": [  ],
            "D": [ 3879503 ],
            "C": [ 3879498 ],
            "B": [ 3879496 ],
            "A": [ 3879495 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879496 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878790 ],
            "A": [ 3878633 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879495 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878480 ],
            "A": [ 3878699 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879503 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879384 ],
            "B": [ 3879508 ],
            "A": [ 3879507 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879507 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878765 ],
            "A": [ 3878891 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879508 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878824 ],
            "A": [ 3878951 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879493 ],
            "CLK": [  ],
            "D": [ 3879512 ],
            "C": [ 3879425 ],
            "B": [ 3878455 ],
            "A": [ 3879169 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879492 ],
            "CLK": [  ],
            "D": [ 3879514 ],
            "C": [ 3879384 ],
            "B": [ 3878377 ],
            "A": [ 3878525 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879514 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879384 ],
            "B": [ 3879089 ],
            "A": [ 3879241 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879512 ],
            "CLK": [  ],
            "D": [ 3879384 ],
            "C": [ 3879425 ],
            "B": [ 3879013 ],
            "A": [ 3878270 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877896 ],
            "CLK": [  ],
            "D": [ 3877919 ],
            "C": [ 3877909 ],
            "B": [ 3879519 ],
            "A": [ 3879343 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877894 ],
            "CLK": [  ],
            "D": [ 3879384 ],
            "C": [ 3879362 ],
            "B": [ 3879523 ],
            "A": [ 3879522 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877895 ],
            "CLK": [  ],
            "D": [ 3879527 ],
            "C": [ 3879414 ],
            "B": [ 3879526 ],
            "A": [ 3879525 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879526 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878289 ],
            "A": [ 3878468 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879525 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878413 ],
            "A": [ 3878547 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879527 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879384 ],
            "B": [ 3879532 ],
            "A": [ 3879531 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879531 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878775 ],
            "A": [ 3878902 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879532 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878835 ],
            "A": [ 3878966 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879523 ],
            "CLK": [  ],
            "D": [ 3879536 ],
            "C": [ 3879425 ],
            "B": [ 3879186 ],
            "A": [ 3878649 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879522 ],
            "CLK": [  ],
            "D": [ 3879538 ],
            "C": [ 3879451 ],
            "B": [ 3879101 ],
            "A": [ 3879255 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879538 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879451 ],
            "B": [ 3878571 ],
            "A": [ 3878719 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879536 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879425 ],
            "B": [ 3878947 ],
            "A": [ 3879030 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877900 ],
            "CLK": [  ],
            "D": [ 3877919 ],
            "C": [ 3877909 ],
            "B": [ 3879543 ],
            "A": [ 3879348 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877899 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879362 ],
            "B": [ 3879547 ],
            "A": [ 3879546 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877898 ],
            "CLK": [  ],
            "D": [ 3879551 ],
            "C": [ 3879414 ],
            "B": [ 3879550 ],
            "A": [ 3879549 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879551 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879556 ],
            "B": [ 3879554 ],
            "A": [ 3879553 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879550 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878295 ],
            "A": [ 3878474 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879549 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878419 ],
            "A": [ 3878557 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879547 ],
            "CLK": [  ],
            "D": [ 3879563 ],
            "C": [ 3879425 ],
            "B": [ 3878909 ],
            "A": [ 3878660 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879546 ],
            "CLK": [  ],
            "D": [ 3879565 ],
            "C": [ 3879384 ],
            "B": [ 3878842 ],
            "A": [ 3878973 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879565 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879384 ],
            "B": [ 3878577 ],
            "A": [ 3878726 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879563 ],
            "CLK": [  ],
            "D": [ 3879384 ],
            "C": [ 3879425 ],
            "B": [ 3879026 ],
            "A": [ 3878781 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110011110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877871 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879384 ],
            "B": [ 3879570 ],
            "A": [ 3879569 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877872 ],
            "CLK": [  ],
            "D": [ 3879574 ],
            "C": [ 3879498 ],
            "B": [ 3879573 ],
            "A": [ 3879572 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879574 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879556 ],
            "B": [ 3879577 ],
            "A": [ 3879576 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879576 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3879000 ],
            "A": [ 3879141 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879577 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3879061 ],
            "A": [ 3879226 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879573 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878630 ],
            "A": [ 3878598 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879572 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878266 ],
            "A": [ 3878685 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879570 ],
            "CLK": [  ],
            "D": [ 3879583 ],
            "C": [ 3879425 ],
            "B": [ 3878438 ],
            "A": [ 3878866 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879569 ],
            "CLK": [  ],
            "D": [ 3879585 ],
            "C": [ 3879451 ],
            "B": [ 3878321 ],
            "A": [ 3878505 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879585 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879451 ],
            "B": [ 3878805 ],
            "A": [ 3878931 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879583 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879425 ],
            "B": [ 3878745 ],
            "A": [ 3879283 ]
          }
        },
        "row2.outByteReg_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877907 ],
            "CLK": [  ],
            "D": [ 3879590 ],
            "C": [ 3877909 ],
            "B": [ 3879316 ],
            "A": [ 3877919 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877906 ],
            "CLK": [  ],
            "D": [ 3879595 ],
            "C": [ 3879414 ],
            "B": [ 3879594 ],
            "A": [ 3879593 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011111111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879594 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3879277 ],
            "A": [ 3878494 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879593 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878315 ],
            "A": [ 3878432 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879595 ],
            "CLK": [  ],
            "D": [ 3879601 ],
            "C": [ 3879498 ],
            "B": [ 3879600 ],
            "A": [ 3879599 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879600 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878262 ],
            "A": [ 3878591 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879599 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3879222 ],
            "A": [ 3878678 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879601 ],
            "CLK": [  ],
            "D": [ 3879607 ],
            "C": [ 3879556 ],
            "B": [ 3879606 ],
            "A": [ 3879605 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879606 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878995 ],
            "A": [ 3879134 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879605 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3879055 ],
            "A": [ 3879214 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879607 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879384 ],
            "B": [ 3879612 ],
            "A": [ 3879611 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879611 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878739 ],
            "A": [ 3878854 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879612 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878799 ],
            "A": [ 3878925 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879616 ],
            "Q": [ 3879622 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879626 ],
            "B": [ 3879624 ],
            "A": [ 3877645 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879616 ],
            "Q": [ 3879624 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879626 ],
            "B": [ 3879640 ],
            "A": [ 3877655 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879616 ],
            "Q": [ 3879640 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879626 ],
            "B": [ 3879644 ],
            "A": [ 3877668 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879616 ],
            "Q": [ 3879644 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879626 ],
            "B": [ 3879648 ],
            "A": [ 3877680 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879616 ],
            "Q": [ 3879648 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879626 ],
            "B": [ 3879652 ],
            "A": [ 3877692 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879616 ],
            "Q": [ 3879652 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879626 ],
            "B": [ 3879657 ],
            "A": [ 3877702 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879616 ],
            "Q": [ 3879619 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879626 ],
            "B": [ 3879622 ],
            "A": [ 3877633 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000101000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879767 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3879667 ],
            "C": [ 3879664 ],
            "B": [ 3879662 ],
            "A": [ 3879619 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879760 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879674 ],
            "B": [ 3879672 ],
            "A": [ 3879626 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879672 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879680 ],
            "B": [ 3879678 ],
            "A": [ 3879626 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879680 ],
            "CLK": [  ],
            "D": [ 3879687 ],
            "C": [ 3879672 ],
            "B": [ 3879684 ],
            "A": [ 3879682 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879682 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879684 ],
            "B": [ 3879678 ],
            "A": [ 3879697 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879678 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879702 ],
            "B": [ 3879701 ],
            "A": [ 3879626 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_2_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879702 ],
            "CLK": [  ],
            "D": [ 3879687 ],
            "C": [ 3879678 ],
            "B": [ 3879684 ],
            "A": [ 3879697 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879701 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879709 ],
            "B": [ 3879707 ],
            "A": [ 3879626 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879709 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879687 ],
            "B": [ 3879712 ],
            "A": [ 3879697 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3_I2_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879697 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879701 ],
            "B": [ 3879707 ],
            "A": [ 3879715 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879707 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879721 ],
            "B": [ 3879719 ],
            "A": [ 3879626 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_4_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879721 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879687 ],
            "B": [ 3879707 ],
            "A": [ 3879715 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_4_I2_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879715 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879719 ],
            "B": [ 3879712 ],
            "A": [ 3879724 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879719 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879730 ],
            "B": [ 3879728 ],
            "A": [ 3879626 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_5_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879730 ],
            "CLK": [  ],
            "D": [ 3879687 ],
            "C": [ 3879719 ],
            "B": [ 3879712 ],
            "A": [ 3879724 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_5_I2_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879724 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879712 ],
            "B": [ 3879728 ],
            "A": [ 3879733 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879728 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879739 ],
            "B": [ 3879737 ],
            "A": [ 3879626 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879739 ],
            "CLK": [  ],
            "D": [ 3879687 ],
            "C": [ 3879728 ],
            "B": [ 3879712 ],
            "A": [ 3879733 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_I2_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879733 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879737 ],
            "B": [ 3879744 ],
            "A": [ 3879742 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_I2_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879712 ],
            "CLK": [  ],
            "D": [ 3879701 ],
            "C": [ 3879707 ],
            "B": [ 3879719 ],
            "A": [ 3879728 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879737 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879749 ],
            "B": [ 3879744 ],
            "A": [ 3879626 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_7_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879749 ],
            "CLK": [  ],
            "D": [ 3879687 ],
            "C": [ 3879737 ],
            "B": [ 3879744 ],
            "A": [ 3879742 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879744 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879755 ],
            "B": [ 3879754 ],
            "A": [ 3879626 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_8_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879755 ],
            "CLK": [  ],
            "D": [ 3879687 ],
            "C": [ 3879744 ],
            "B": [ 3879742 ],
            "A": [ 3879737 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879674 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879687 ],
            "B": [ 3879760 ],
            "A": [ 3879758 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_I2_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879758 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879684 ],
            "B": [ 3879672 ],
            "A": [ 3879682 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879754 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3879626 ],
            "C": [ 3879767 ],
            "B": [ 3879687 ],
            "A": [ 3879765 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000111110001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879777 ],
            "Q": [ 3879772 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3879770 ],
            "C": [ 3879684 ],
            "B": [ 3879760 ],
            "A": [ 3879626 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879684 ],
            "CLK": [  ],
            "D": [ 3879772 ],
            "C": [ 3879760 ],
            "B": [ 3879672 ],
            "A": [ 3879678 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879770 ],
            "CLK": [  ],
            "D": [ 3879687 ],
            "C": [ 3879772 ],
            "B": [ 3879760 ],
            "A": [ 3879758 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100110100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879765 ],
            "CLK": [  ],
            "D": [ 3879754 ],
            "C": [ 3879737 ],
            "B": [ 3879767 ],
            "A": [ 3879744 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879662 ],
            "CLK": [  ],
            "D": [ 3879767 ],
            "C": [ 3879744 ],
            "B": [ 3879737 ],
            "A": [ 3879754 ]
          }
        },
        "row3.dec.digits_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879777 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879790 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000011100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882305 ],
            "Q": [ 3882180 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3882176 ],
            "C": [ 3882172 ],
            "B": [ 3882180 ],
            "A": [ 3882313 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882335 ],
            "Q": [ 3879664 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879664 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000010011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882335 ],
            "Q": [ 3879667 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3879667 ],
            "C": [ 3879664 ],
            "B": [ 3879901 ],
            "A": [ 3879899 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879922 ],
            "CE": [ 3879915 ],
            "Q": [ 3879899 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879899 ],
            "A": [ 3879901 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879922 ],
            "CE": [ 3879915 ],
            "Q": [ 3879908 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879908 ],
            "A": [ 3879906 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879922 ],
            "CE": [ 3879915 ],
            "Q": [ 3879912 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879912 ],
            "B": [ 3879908 ],
            "A": [ 3879906 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879901 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879912 ],
            "B": [ 3879908 ],
            "A": [ 3879906 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879915 ],
            "CLK": [  ],
            "D": [ 3879664 ],
            "C": [ 3879901 ],
            "B": [ 3879667 ],
            "A": [ 3879899 ]
          }
        },
        "row3.dec.state_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879616 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879664 ]
          }
        },
        "row3.dec.state_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879687 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879664 ],
            "A": [ 3879667 ]
          }
        },
        "row3.dec.state_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879626 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879667 ],
            "A": [ 3879664 ]
          }
        },
        "row3.dec.state_LUT2_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879790 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879667 ],
            "A": [ 3879664 ]
          }
        },
        "row3.dec.state_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879742 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879754 ],
            "A": [ 3879767 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_3_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879922 ],
            "CE": [ 3879915 ],
            "Q": [ 3879906 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879906 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879922 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879667 ],
            "A": [ 3879664 ]
          }
        },
        "row3.dec.tens_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879944 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879931 ],
            "B": [ 3879946 ],
            "A": [ 3879498 ]
          }
        },
        "row3.dec.tens_LUT3_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879948 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879384 ],
            "B": [ 3879425 ],
            "A": [ 3879451 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879950 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879362 ],
            "A": [ 3879425 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I0_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879498 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879451 ],
            "A": [ 3879384 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879946 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879425 ],
            "A": [ 3879362 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879955 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879556 ],
            "A": [ 3879946 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879556 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879384 ],
            "A": [ 3879451 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877902 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879556 ],
            "B": [ 3879960 ],
            "A": [ 3879959 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877874 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877919 ],
            "A": [ 3877909 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877903 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879414 ],
            "B": [ 3879964 ],
            "A": [ 3879963 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879963 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3879271 ],
            "A": [ 3878426 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879964 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878302 ],
            "A": [ 3878484 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877904 ],
            "CLK": [  ],
            "D": [ 3879970 ],
            "C": [ 3879498 ],
            "B": [ 3879969 ],
            "A": [ 3879968 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879969 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878259 ],
            "A": [ 3878583 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879968 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3879115 ],
            "A": [ 3878669 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879970 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879384 ],
            "B": [ 3879975 ],
            "A": [ 3879974 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879974 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878733 ],
            "A": [ 3878848 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879975 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878793 ],
            "A": [ 3878916 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879959 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878982 ],
            "A": [ 3879119 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879960 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3879042 ],
            "A": [ 3879205 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879553 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3879035 ],
            "A": [ 3879197 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879554 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3879108 ],
            "A": [ 3879263 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879338 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879946 ],
            "A": [ 3879414 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879316 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879414 ],
            "A": [ 3879950 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879333 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879414 ],
            "A": [ 3879986 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879319 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879986 ],
            "A": [ 3879414 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879348 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879425 ],
            "B": [ 3879990 ],
            "A": [ 3879989 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879989 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879994 ],
            "B": [ 3879451 ],
            "A": [ 3879993 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879990 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879384 ],
            "B": [ 3879997 ],
            "A": [ 3879996 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879996 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879362 ],
            "B": [ 3877702 ],
            "A": [ 3877692 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879997 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879362 ],
            "B": [ 3877655 ],
            "A": [ 3877645 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879993 ],
            "CLK": [  ],
            "D": [ 3879384 ],
            "C": [ 3879362 ],
            "B": [ 3877715 ],
            "A": [ 3877668 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879994 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879993 ],
            "B": [ 3877680 ],
            "A": [ 3877633 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011011111101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879328 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3879451 ],
            "C": [ 3879362 ],
            "B": [ 3879384 ],
            "A": [ 3879425 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879986 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879362 ],
            "A": [ 3879425 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_I0_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879414 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879451 ],
            "A": [ 3879384 ]
          }
        },
        "row3.dec.tens_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011101100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880006 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879362 ],
            "B": [ 3879384 ],
            "A": [ 3879938 ]
          }
        },
        "row3.dec.tens_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880008 ],
            "CLK": [  ],
            "D": [ 3880009 ],
            "C": [ 3879946 ],
            "B": [ 3879498 ],
            "A": [ 3879936 ]
          }
        },
        "row3.dec.tens_LUT4_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880011 ],
            "CLK": [  ],
            "D": [ 3880012 ],
            "C": [ 3879451 ],
            "B": [ 3879986 ],
            "A": [ 3879384 ]
          }
        },
        "row3.dec.tens_LUT4_I0_1_F_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880012 ],
            "CLK": [  ],
            "D": [ 3880014 ],
            "C": [ 3879384 ],
            "B": [ 3879796 ],
            "A": [ 3879451 ]
          }
        },
        "row3.dec.tens_LUT4_I0_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880009 ],
            "CLK": [  ],
            "D": [ 3880019 ],
            "C": [ 3879955 ],
            "B": [ 3880018 ],
            "A": [ 3880016 ]
          }
        },
        "row3.dec.tens_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880022 ],
            "CLK": [  ],
            "D": [ 3880025 ],
            "C": [ 3879955 ],
            "B": [ 3880018 ],
            "A": [ 3880023 ]
          }
        },
        "row3.dec.tens_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880029 ],
            "CLK": [  ],
            "D": [ 3879498 ],
            "C": [ 3879425 ],
            "B": [ 3879941 ],
            "A": [ 3879802 ]
          }
        },
        "row3.dec.units_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880046 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880051 ],
            "B": [ 3880044 ],
            "A": [ 3880050 ]
          }
        },
        "row3.dec.units_LUT3_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010110011000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880053 ],
            "CLK": [  ],
            "D": [ 3880029 ],
            "C": [ 3879425 ],
            "B": [ 3879362 ],
            "A": [ 3879451 ]
          }
        },
        "row3.dec.units_LUT3_I1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880051 ],
            "CLK": [  ],
            "D": [ 3880060 ],
            "C": [ 3879955 ],
            "B": [ 3880018 ],
            "A": [ 3880057 ]
          }
        },
        "row3.dec.units_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880062 ],
            "CLK": [  ],
            "D": [ 3879948 ],
            "C": [ 3879944 ],
            "B": [ 3880050 ],
            "A": [ 3880033 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880163 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3880011 ],
            "C": [ 3880008 ],
            "B": [ 3880050 ],
            "A": [ 3880037 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879352 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880069 ],
            "A": [ 3880068 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011110111000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880069 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879384 ],
            "B": [ 3879362 ],
            "A": [ 3879451 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879590 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3880076 ],
            "B": [ 3880075 ],
            "A": [ 3879955 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880076 ],
            "CLK": [  ],
            "D": [ 3880078 ],
            "C": [ 3880018 ],
            "B": [ 3879950 ],
            "A": [ 3879384 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879519 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3880022 ],
            "C": [ 3880082 ],
            "B": [ 3879425 ],
            "A": [ 3880006 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111001100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879543 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3880053 ],
            "C": [ 3880029 ],
            "B": [ 3880046 ],
            "A": [ 3879384 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880068 ],
            "CLK": [  ],
            "D": [ 3880092 ],
            "C": [ 3880091 ],
            "B": [ 3879955 ],
            "A": [ 3880089 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_2_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880091 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880096 ],
            "A": [ 3880018 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_2_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111101110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880092 ],
            "CLK": [  ],
            "D": [ 3879384 ],
            "C": [ 3879451 ],
            "B": [ 3879362 ],
            "A": [ 3879425 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879489 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3880062 ],
            "C": [ 3880102 ],
            "B": [ 3880101 ],
            "A": [ 3879794 ]
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880101 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880014 ],
            "A": [ 3879498 ]
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT2_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880014 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879362 ],
            "A": [ 3879425 ]
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT2_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880018 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879556 ],
            "A": [ 3880014 ]
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT2_F_I1_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879343 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879414 ],
            "A": [ 3880014 ]
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880102 ],
            "CLK": [  ],
            "D": [ 3880110 ],
            "C": [ 3879955 ],
            "B": [ 3880018 ],
            "A": [ 3880108 ]
          }
        },
        "row3.dec.units_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880082 ],
            "CLK": [  ],
            "D": [ 3880101 ],
            "C": [ 3879799 ],
            "B": [ 3880039 ],
            "A": [ 3880050 ]
          }
        },
        "row3.h1.hexChar_DFFR_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880115 ],
            "CLK": [  ],
            "D": [ 3877680 ],
            "C": [ 3877692 ],
            "B": [ 3877702 ],
            "A": [ 3877715 ]
          }
        },
        "row3.h1.hexChar_DFFS_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880116 ],
            "CE": [  ],
            "Q": [ 3880089 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880115 ]
          }
        },
        "row3.h1.hexChar_DFFS_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880116 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877680 ],
            "B": [ 3877702 ],
            "A": [ 3877692 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880019 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877692 ],
            "C": [ 3877680 ],
            "B": [ 3877715 ],
            "A": [ 3877702 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100111100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880025 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877702 ],
            "C": [ 3877680 ],
            "B": [ 3877715 ],
            "A": [ 3877692 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880060 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877715 ],
            "A": [ 3880116 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880110 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877680 ],
            "B": [ 3877692 ],
            "A": [ 3877702 ]
          }
        },
        "row3.h2.hexChar_DFFR_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880137 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880138 ],
            "B": [ 3877633 ],
            "A": [ 3877668 ]
          }
        },
        "row3.h2.hexChar_DFFS_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880138 ],
            "CE": [  ],
            "Q": [ 3880096 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880137 ]
          }
        },
        "row3.h2.hexChar_DFFS_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880138 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877633 ],
            "B": [ 3877655 ],
            "A": [ 3877645 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880016 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877645 ],
            "C": [ 3877633 ],
            "B": [ 3877668 ],
            "A": [ 3877655 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100111100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880023 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877655 ],
            "C": [ 3877633 ],
            "B": [ 3877668 ],
            "A": [ 3877645 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880057 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877668 ],
            "A": [ 3880138 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880108 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877633 ],
            "B": [ 3877645 ],
            "A": [ 3877655 ]
          }
        },
        "row3.outByteReg_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877892 ],
            "CLK": [  ],
            "D": [ 3877919 ],
            "C": [ 3877909 ],
            "B": [ 3879338 ],
            "A": [ 3880163 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877890 ],
            "CLK": [  ],
            "D": [ 3879451 ],
            "C": [ 3879362 ],
            "B": [ 3880170 ],
            "A": [ 3880169 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877891 ],
            "CLK": [  ],
            "D": [ 3880174 ],
            "C": [ 3879414 ],
            "B": [ 3880173 ],
            "A": [ 3880172 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880174 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879556 ],
            "B": [ 3880177 ],
            "A": [ 3880176 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880176 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3879018 ],
            "A": [ 3879178 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880177 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3879095 ],
            "A": [ 3879248 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880173 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879425 ],
            "B": [ 3878283 ],
            "A": [ 3878462 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880172 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879362 ],
            "B": [ 3878384 ],
            "A": [ 3878536 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880170 ],
            "CLK": [  ],
            "D": [ 3880183 ],
            "C": [ 3879425 ],
            "B": [ 3878897 ],
            "A": [ 3878641 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880169 ],
            "CLK": [  ],
            "D": [ 3880185 ],
            "C": [ 3879384 ],
            "B": [ 3878830 ],
            "A": [ 3878958 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880185 ],
            "CLK": [  ],
            "D": [ 3879425 ],
            "C": [ 3879384 ],
            "B": [ 3878566 ],
            "A": [ 3878706 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880183 ],
            "CLK": [  ],
            "D": [ 3879384 ],
            "C": [ 3879425 ],
            "B": [ 3878862 ],
            "A": [ 3878770 ]
          }
        },
        "row4.outByteReg_DFF_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880196 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880201 ],
            "A": [ 3880199 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880215 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880201 ],
            "A": [ 3880218 ]
          }
        },
        "row4.outByteReg_DFF_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880222 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880201 ],
            "A": [ 3880225 ]
          }
        },
        "row4.outByteReg_DFF_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880229 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880201 ],
            "A": [ 3880225 ]
          }
        },
        "row4.outByteReg_DFF_Q_4_D_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880225 ],
            "CLK": [  ],
            "D": [ 3880239 ],
            "C": [ 3880237 ],
            "B": [ 3880235 ],
            "A": [ 3880234 ]
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880243 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880201 ],
            "A": [ 3880218 ]
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880218 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880237 ],
            "B": [ 3880235 ],
            "A": [ 3880239 ]
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880235 ],
            "CLK": [  ],
            "D": [ 3880234 ],
            "C": [ 3880259 ],
            "B": [ 3880250 ],
            "A": [ 3880248 ]
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000000000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880248 ],
            "CLK": [  ],
            "D": [ 3880271 ],
            "C": [ 3880259 ],
            "B": [ 3880050 ],
            "A": [ 3879319 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880286 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880201 ],
            "A": [ 3880199 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880199 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880234 ],
            "A": [ 3880291 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880234 ],
            "CLK": [  ],
            "D": [ 3880296 ],
            "C": [ 3880271 ],
            "B": [ 3880294 ],
            "A": [ 3879319 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880296 ],
            "CLK": [  ],
            "D": [ 3880050 ],
            "C": [ 3880250 ],
            "B": [ 3880259 ],
            "A": [ 3880271 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880050 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879950 ],
            "A": [ 3879498 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3_LUT4_F_I3_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880300 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880050 ],
            "A": [ 3880302 ]
          }
        },
        "row4.outByteReg_DFF_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880306 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880201 ],
            "A": [ 3880291 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880191 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880201 ],
            "A": [ 3880291 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880291 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880237 ],
            "A": [ 3880239 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010100011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880237 ],
            "CLK": [  ],
            "D": [ 3877633 ],
            "C": [ 3880314 ],
            "B": [ 3880313 ],
            "A": [ 3879451 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880239 ],
            "CLK": [  ],
            "D": [ 3880300 ],
            "C": [ 3880294 ],
            "B": [ 3880271 ],
            "A": [ 3879319 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881543 ],
            "Q": [ 3880201 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880201 ],
            "A": [ 3880300 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881543 ],
            "Q": [ 3879384 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879384 ],
            "A": [ 3880320 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881543 ],
            "Q": [ 3879362 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879362 ],
            "A": [ 3880302 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880325 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880271 ],
            "A": [ 3880250 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880327 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880259 ],
            "A": [ 3880328 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880328 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880271 ],
            "A": [ 3880250 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880302 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880259 ],
            "A": [ 3880328 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880294 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880250 ],
            "A": [ 3880259 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880333 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880201 ],
            "B": [ 3880271 ],
            "A": [ 3880294 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880336 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880201 ],
            "B": [ 3880294 ],
            "A": [ 3880302 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880339 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880336 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880360 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880363 ],
            "A": [ 3880361 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880367 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880372 ],
            "B": [ 3880369 ],
            "A": [ 3880339 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880420 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880426 ],
            "B": [ 3880422 ],
            "A": [ 3880336 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880428 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880441 ],
            "B": [ 3880437 ],
            "A": [ 3880430 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880467 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880428 ],
            "B": [ 3880420 ],
            "A": [ 3880469 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880471 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880475 ],
            "B": [ 3880473 ],
            "A": [ 3880467 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880528 ],
            "CLK": [  ],
            "D": [ 3880542 ],
            "C": [ 3880475 ],
            "B": [ 3880532 ],
            "A": [ 3880530 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880544 ],
            "CLK": [  ],
            "D": [ 3880548 ],
            "C": [ 3880546 ],
            "B": [ 3880532 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880542 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880552 ],
            "B": [ 3880551 ],
            "A": [ 3880550 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880554 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880471 ],
            "B": [ 3880544 ],
            "A": [ 3880528 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_I2_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880596 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877843 ],
            "A": [ 3880426 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880426 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880601 ],
            "B": [ 3880548 ],
            "A": [ 3880599 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880603 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880342 ],
            "B": [ 3880430 ],
            "A": [ 3880336 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880606 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880342 ],
            "B": [ 3880608 ],
            "A": [ 3880336 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880611 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880475 ],
            "B": [ 3880532 ],
            "A": [ 3880613 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880616 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880441 ],
            "B": [ 3880613 ],
            "A": [ 3880618 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101111100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880622 ],
            "CLK": [  ],
            "D": [ 3877855 ],
            "C": [ 3880339 ],
            "B": [ 3880360 ],
            "A": [ 3880271 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880624 ],
            "CLK": [  ],
            "D": [ 3880626 ],
            "C": [ 3880374 ],
            "B": [ 3880437 ],
            "A": [ 3880259 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010001100110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880628 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880441 ],
            "B": [ 3880603 ],
            "A": [ 3880624 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000001110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880630 ],
            "CLK": [  ],
            "D": [ 3880363 ],
            "C": [ 3880361 ],
            "B": [ 3880626 ],
            "A": [ 3880374 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880632 ],
            "CLK": [  ],
            "D": [ 3880634 ],
            "C": [ 3880363 ],
            "B": [ 3880336 ],
            "A": [ 3880626 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880641 ],
            "CLK": [  ],
            "D": [ 3880632 ],
            "C": [ 3880613 ],
            "B": [ 3880643 ],
            "A": [ 3880618 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880649 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880653 ],
            "B": [ 3880606 ],
            "A": [ 3880651 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880655 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880641 ],
            "B": [ 3880649 ],
            "A": [ 3880475 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880657 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880659 ],
            "B": [ 3880475 ],
            "A": [ 3880658 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880661 ],
            "CLK": [  ],
            "D": [ 3880611 ],
            "C": [ 3880616 ],
            "B": [ 3880622 ],
            "A": [ 3880606 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880658 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880374 ],
            "B": [ 3880664 ],
            "A": [ 3880663 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880663 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3877855 ],
            "B": [ 3880613 ],
            "A": [ 3880626 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880664 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880342 ],
            "B": [ 3880626 ],
            "A": [ 3880667 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880659 ],
            "CLK": [  ],
            "D": [ 3880672 ],
            "C": [ 3880532 ],
            "B": [ 3880670 ],
            "A": [ 3880339 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880674 ],
            "CLK": [  ],
            "D": [ 3880532 ],
            "C": [ 3880342 ],
            "B": [ 3880626 ],
            "A": [ 3880333 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880676 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880342 ],
            "B": [ 3880548 ],
            "A": [ 3880333 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880550 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880626 ],
            "B": [ 3880342 ],
            "A": [ 3880441 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880548 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880259 ],
            "A": [ 3880626 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011001100110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880680 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880441 ],
            "B": [ 3880667 ],
            "A": [ 3880626 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880682 ],
            "CLK": [  ],
            "D": [ 3880680 ],
            "C": [ 3880674 ],
            "B": [ 3880374 ],
            "A": [ 3880684 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880686 ],
            "CLK": [  ],
            "D": [ 3880684 ],
            "C": [ 3880651 ],
            "B": [ 3880374 ],
            "A": [ 3880688 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880651 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880374 ],
            "B": [ 3880441 ],
            "A": [ 3880626 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F_LUT4_F_I2_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880653 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880374 ],
            "B": [ 3880694 ],
            "A": [ 3880692 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010111111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880696 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880475 ],
            "B": [ 3880682 ],
            "A": [ 3880686 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880684 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880626 ],
            "B": [ 3880342 ],
            "A": [ 3880667 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880699 ],
            "CLK": [  ],
            "D": [ 3880701 ],
            "C": [ 3880374 ],
            "B": [ 3880333 ],
            "A": [ 3880430 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880706 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880699 ],
            "B": [ 3877843 ],
            "A": [ 3880708 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880710 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880530 ],
            "B": [ 3880608 ],
            "A": [ 3880441 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111101110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880712 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880713 ],
            "B": [ 3877855 ],
            "A": [ 3880339 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880715 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880716 ],
            "A": [ 3880363 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880530 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880608 ],
            "B": [ 3880271 ],
            "A": [ 3880667 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880719 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880706 ],
            "B": [ 3880712 ],
            "A": [ 3880710 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880708 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877855 ],
            "B": [ 3880721 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880701 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880441 ],
            "A": [ 3877868 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880724 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880333 ],
            "B": [ 3880259 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880726 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880724 ],
            "B": [ 3880728 ],
            "A": [ 3880548 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_F_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880730 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880731 ],
            "B": [ 3880726 ],
            "A": [ 3880374 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880731 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880734 ],
            "B": [ 3880676 ],
            "A": [ 3880550 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_F_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880734 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880374 ],
            "B": [ 3880422 ],
            "A": [ 3880430 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880728 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880342 ],
            "B": [ 3880626 ],
            "A": [ 3880739 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880741 ],
            "CLK": [  ],
            "D": [ 3880728 ],
            "C": [ 3877855 ],
            "B": [ 3880746 ],
            "A": [ 3880743 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1_LUT4_I3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000011001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880748 ],
            "CLK": [  ],
            "D": [ 3880596 ],
            "C": [ 3880556 ],
            "B": [ 3880374 ],
            "A": [ 3880430 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1_LUT4_I3_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880473 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880374 ],
            "B": [ 3880430 ],
            "A": [ 3880626 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880751 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880201 ],
            "B": [ 3880259 ],
            "A": [ 3880328 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880753 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880751 ],
            "A": [ 3880374 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880755 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880751 ],
            "A": [ 3880757 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880760 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880755 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT2_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880763 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880755 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT2_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880766 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880374 ],
            "A": [ 3877855 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880772 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880342 ],
            "B": [ 3880755 ],
            "A": [ 3880774 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880777 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880532 ],
            "A": [ 3880772 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880779 ],
            "CLK": [  ],
            "D": [ 3880777 ],
            "C": [ 3877843 ],
            "B": [ 3880784 ],
            "A": [ 3880781 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880786 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880787 ],
            "B": [ 3880532 ],
            "A": [ 3880774 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880789 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880795 ],
            "B": [ 3880793 ],
            "A": [ 3880791 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880795 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880441 ],
            "B": [ 3880799 ],
            "A": [ 3880798 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_1_I2_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880801 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880271 ],
            "B": [ 3880441 ],
            "A": [ 3880803 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880787 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880809 ],
            "B": [ 3880374 ],
            "A": [ 3880806 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880811 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880374 ],
            "B": [ 3880772 ],
            "A": [ 3880806 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880814 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880766 ],
            "A": [ 3880760 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880809 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877868 ],
            "B": [ 3880806 ],
            "A": [ 3880441 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880818 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880820 ],
            "B": [ 3880819 ],
            "A": [ 3880814 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880822 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880809 ],
            "B": [ 3880814 ],
            "A": [ 3880811 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880820 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880532 ],
            "B": [ 3880827 ],
            "A": [ 3880825 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880819 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880832 ],
            "B": [ 3880831 ],
            "A": [ 3880701 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880832 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880835 ],
            "B": [ 3880806 ],
            "A": [ 3880441 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880837 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880441 ],
            "B": [ 3880825 ],
            "A": [ 3880755 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880839 ],
            "CLK": [  ],
            "D": [ 3880844 ],
            "C": [ 3880342 ],
            "B": [ 3880841 ],
            "A": [ 3880753 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880846 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880532 ],
            "A": [ 3880847 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880847 ],
            "CLK": [  ],
            "D": [ 3880849 ],
            "C": [ 3880250 ],
            "B": [ 3880259 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880851 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880847 ],
            "B": [ 3880853 ],
            "A": [ 3880441 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880855 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880532 ],
            "B": [ 3880798 ],
            "A": [ 3880763 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880858 ],
            "CLK": [  ],
            "D": [ 3880546 ],
            "C": [ 3880860 ],
            "B": [ 3880825 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880862 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880863 ],
            "B": [ 3880766 ],
            "A": [ 3880827 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880863 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880342 ],
            "B": [ 3880831 ],
            "A": [ 3880757 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880866 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880863 ],
            "B": [ 3880374 ],
            "A": [ 3880867 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101110100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880869 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880871 ],
            "B": [ 3880763 ],
            "A": [ 3880546 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010111000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880873 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880874 ],
            "B": [ 3880374 ],
            "A": [ 3880766 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F_LUT4_F_1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880874 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880342 ],
            "B": [ 3880835 ],
            "A": [ 3880806 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880867 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880841 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880878 ],
            "CLK": [  ],
            "D": [ 3880532 ],
            "C": [ 3880760 ],
            "B": [ 3880879 ],
            "A": [ 3880867 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880881 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880862 ],
            "B": [ 3880839 ],
            "A": [ 3880846 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880883 ],
            "CLK": [  ],
            "D": [ 3880886 ],
            "C": [ 3880475 ],
            "B": [ 3880885 ],
            "A": [ 3880884 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880888 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880858 ],
            "B": [ 3880855 ],
            "A": [ 3880851 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880884 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880894 ],
            "B": [ 3880803 ],
            "A": [ 3880891 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880885 ],
            "CLK": [  ],
            "D": [ 3880897 ],
            "C": [ 3880374 ],
            "B": [ 3880441 ],
            "A": [ 3880422 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880886 ],
            "CLK": [  ],
            "D": [ 3877836 ],
            "C": [ 3880806 ],
            "B": [ 3880441 ],
            "A": [ 3880374 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880904 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880883 ],
            "B": [ 3880881 ],
            "A": [ 3880888 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880907 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880599 ],
            "A": [ 3877823 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880919 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880556 ],
            "B": [ 3880920 ],
            "A": [ 3880822 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880922 ],
            "CLK": [  ],
            "D": [ 3880925 ],
            "C": [ 3880924 ],
            "B": [ 3880532 ],
            "A": [ 3880923 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880844 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880342 ],
            "B": [ 3880831 ],
            "A": [ 3880757 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880929 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880835 ],
            "B": [ 3880342 ],
            "A": [ 3880751 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880931 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880831 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880933 ],
            "CLK": [  ],
            "D": [ 3880849 ],
            "C": [ 3880250 ],
            "B": [ 3880342 ],
            "A": [ 3880259 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880935 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880250 ],
            "A": [ 3880259 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880849 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880201 ],
            "A": [ 3880271 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880939 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880259 ],
            "A": [ 3880849 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880841 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880935 ],
            "A": [ 3880849 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880374 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877843 ],
            "A": [ 3880599 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_1_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880342 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877868 ],
            "A": [ 3880599 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880757 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880201 ],
            "A": [ 3880935 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880897 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880250 ],
            "A": [ 3880849 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_3_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880825 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880259 ],
            "A": [ 3880897 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_3_F_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880827 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880897 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_3_F_LUT2_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880950 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880897 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880835 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880271 ],
            "A": [ 3880757 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880739 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880935 ],
            "A": [ 3880201 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_F_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880667 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880739 ],
            "A": [ 3880271 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_F_LUT2_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880430 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880608 ],
            "A": [ 3880271 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_F_LUT2_I1_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880618 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880739 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880608 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880259 ],
            "B": [ 3880201 ],
            "A": [ 3880250 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880960 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880961 ],
            "B": [ 3880271 ],
            "A": [ 3880931 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880961 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880757 ],
            "B": [ 3880271 ],
            "A": [ 3880939 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0_I2_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880964 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880441 ],
            "B": [ 3880961 ],
            "A": [ 3880897 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0_I2_LUT4_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880475 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877836 ],
            "A": [ 3880599 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880968 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880342 ],
            "B": [ 3880751 ],
            "A": [ 3880835 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880853 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880342 ],
            "B": [ 3880751 ],
            "A": [ 3880835 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880971 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880972 ],
            "B": [ 3880853 ],
            "A": [ 3877855 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880975 ],
            "CLK": [  ],
            "D": [ 3877855 ],
            "C": [ 3880271 ],
            "B": [ 3880977 ],
            "A": [ 3880860 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880920 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880475 ],
            "B": [ 3880971 ],
            "A": [ 3880975 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880972 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880441 ],
            "B": [ 3880806 ],
            "A": [ 3880774 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880774 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880831 ],
            "A": [ 3880835 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT4_F_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880891 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877855 ],
            "B": [ 3880342 ],
            "A": [ 3880774 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880983 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880441 ],
            "B": [ 3880929 ],
            "A": [ 3880984 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880986 ],
            "CLK": [  ],
            "D": [ 3880968 ],
            "C": [ 3880374 ],
            "B": [ 3880803 ],
            "A": [ 3880751 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880984 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880835 ],
            "B": [ 3880831 ],
            "A": [ 3880751 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880989 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880441 ],
            "B": [ 3880475 ],
            "A": [ 3880986 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880991 ],
            "CLK": [  ],
            "D": [ 3880869 ],
            "C": [ 3880873 ],
            "B": [ 3880866 ],
            "A": [ 3880475 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880993 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880995 ],
            "B": [ 3880968 ],
            "A": [ 3880827 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880995 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880532 ],
            "A": [ 3880475 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880998 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881002 ],
            "B": [ 3881000 ],
            "A": [ 3880995 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881005 ],
            "CLK": [  ],
            "D": [ 3880599 ],
            "C": [ 3881007 ],
            "B": [ 3877823 ],
            "A": [ 3880998 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881020 ],
            "CLK": [  ],
            "D": [ 3881021 ],
            "C": [ 3880781 ],
            "B": [ 3880556 ],
            "A": [ 3877843 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880781 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877855 ],
            "B": [ 3880835 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881024 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880374 ],
            "B": [ 3880933 ],
            "A": [ 3880806 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881021 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880799 ],
            "B": [ 3880766 ],
            "A": [ 3877830 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881002 ],
            "CLK": [  ],
            "D": [ 3880532 ],
            "C": [ 3880475 ],
            "B": [ 3880867 ],
            "A": [ 3881000 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881028 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3881031 ],
            "B": [ 3881002 ],
            "A": [ 3881029 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881033 ],
            "CLK": [  ],
            "D": [ 3881034 ],
            "C": [ 3880634 ],
            "B": [ 3880372 ],
            "A": [ 3880891 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881036 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3881037 ],
            "B": [ 3880618 ],
            "A": [ 3880766 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881037 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880374 ],
            "B": [ 3881041 ],
            "A": [ 3881040 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_1_I2_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881040 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880441 ],
            "B": [ 3880430 ],
            "A": [ 3880667 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881034 ],
            "CLK": [  ],
            "D": [ 3880618 ],
            "C": [ 3880643 ],
            "B": [ 3880271 ],
            "A": [ 3880441 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881045 ],
            "CLK": [  ],
            "D": [ 3881028 ],
            "C": [ 3881033 ],
            "B": [ 3880556 ],
            "A": [ 3881036 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881031 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880766 ],
            "B": [ 3880369 ],
            "A": [ 3877836 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881029 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3881049 ],
            "B": [ 3880374 ],
            "A": [ 3881048 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881048 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880708 ],
            "A": [ 3880791 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881049 ],
            "CLK": [  ],
            "D": [ 3880766 ],
            "C": [ 3880342 ],
            "B": [ 3880437 ],
            "A": [ 3880430 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880803 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880342 ],
            "B": [ 3880831 ],
            "A": [ 3880757 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881054 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880803 ],
            "B": [ 3880897 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT4_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880634 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880374 ],
            "A": [ 3877836 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT4_I2_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880556 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877830 ],
            "A": [ 3880599 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT4_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881059 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880897 ],
            "B": [ 3880643 ],
            "A": [ 3880363 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881061 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880751 ],
            "B": [ 3880841 ],
            "A": [ 3880939 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881063 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3881065 ],
            "B": [ 3881061 ],
            "A": [ 3880441 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881068 ],
            "CLK": [  ],
            "D": [ 3881069 ],
            "C": [ 3880950 ],
            "B": [ 3880825 ],
            "A": [ 3877843 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881071 ],
            "CLK": [  ],
            "D": [ 3881068 ],
            "C": [ 3880599 ],
            "B": [ 3877836 ],
            "A": [ 3881063 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881073 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880475 ],
            "B": [ 3881076 ],
            "A": [ 3881075 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881075 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880891 ],
            "B": [ 3880441 ],
            "A": [ 3880803 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881079 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3881081 ],
            "B": [ 3880891 ],
            "A": [ 3881080 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881080 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880441 ],
            "A": [ 3880803 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881084 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3881088 ],
            "B": [ 3881086 ],
            "A": [ 3881080 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881091 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880374 ],
            "B": [ 3881092 ],
            "A": [ 3880806 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881094 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3877855 ],
            "B": [ 3877843 ],
            "A": [ 3880760 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111011100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881092 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880806 ],
            "B": [ 3877855 ],
            "A": [ 3880841 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F_LUT4_F_I1_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881097 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880475 ],
            "B": [ 3881092 ],
            "A": [ 3880975 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881076 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880983 ],
            "B": [ 3880968 ],
            "A": [ 3880532 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881100 ],
            "CLK": [  ],
            "D": [ 3881007 ],
            "C": [ 3880993 ],
            "B": [ 3880991 ],
            "A": [ 3880989 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881102 ],
            "CLK": [  ],
            "D": [ 3881100 ],
            "C": [ 3881071 ],
            "B": [ 3881073 ],
            "A": [ 3880556 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881104 ],
            "CLK": [  ],
            "D": [ 3881007 ],
            "C": [ 3880907 ],
            "B": [ 3881106 ],
            "A": [ 3881105 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881105 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880786 ],
            "B": [ 3880779 ],
            "A": [ 3880789 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881106 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880556 ],
            "B": [ 3881097 ],
            "A": [ 3881109 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881109 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3881113 ],
            "B": [ 3880701 ],
            "A": [ 3881112 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881112 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880374 ],
            "A": [ 3880894 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101011111010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881116 ],
            "CLK": [  ],
            "D": [ 3880259 ],
            "C": [ 3880441 ],
            "B": [ 3880342 ],
            "A": [ 3880897 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011101011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881113 ],
            "CLK": [  ],
            "D": [ 3881118 ],
            "C": [ 3880475 ],
            "B": [ 3880532 ],
            "A": [ 3880939 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881118 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880342 ],
            "B": [ 3880835 ],
            "A": [ 3881121 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_I2_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880441 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877855 ],
            "A": [ 3880599 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_I2_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880798 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880806 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880599 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881127 ],
            "B": [ 3877823 ],
            "A": [ 3877818 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_I2_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880422 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880599 ],
            "B": [ 3877868 ],
            "A": [ 3877855 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881065 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880891 ],
            "B": [ 3880827 ],
            "A": [ 3880441 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881131 ],
            "CLK": [  ],
            "D": [ 3881134 ],
            "C": [ 3880643 ],
            "B": [ 3881065 ],
            "A": [ 3881133 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881136 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880532 ],
            "B": [ 3880950 ],
            "A": [ 3881138 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881138 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880774 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881041 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3881141 ],
            "B": [ 3880743 ],
            "A": [ 3881138 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881141 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880667 ],
            "A": [ 3880342 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881144 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3881141 ],
            "B": [ 3880743 ],
            "A": [ 3880369 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880552 ],
            "CLK": [  ],
            "D": [ 3880426 ],
            "C": [ 3880441 ],
            "B": [ 3880667 ],
            "A": [ 3877868 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881147 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3880374 ],
            "B": [ 3881148 ],
            "A": [ 3880670 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881148 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880626 ],
            "A": [ 3880441 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881151 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881148 ],
            "A": [ 3880667 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881153 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880721 ],
            "B": [ 3880548 ],
            "A": [ 3880739 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881155 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3881151 ],
            "B": [ 3880422 ],
            "A": [ 3881153 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881157 ],
            "CLK": [  ],
            "D": [ 3880734 ],
            "C": [ 3880441 ],
            "B": [ 3880670 ],
            "A": [ 3881158 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881160 ],
            "CLK": [  ],
            "D": [ 3881162 ],
            "C": [ 3881040 ],
            "B": [ 3880651 ],
            "A": [ 3881161 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881162 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880374 ],
            "B": [ 3880701 ],
            "A": [ 3881164 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881161 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880342 ],
            "B": [ 3880430 ],
            "A": [ 3880548 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881158 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880548 ],
            "B": [ 3880721 ],
            "A": [ 3880667 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881168 ],
            "CLK": [  ],
            "D": [ 3881147 ],
            "C": [ 3880374 ],
            "B": [ 3880552 ],
            "A": [ 3881144 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881170 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3881075 ],
            "B": [ 3880814 ],
            "A": [ 3881079 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881172 ],
            "CLK": [  ],
            "D": [ 3880907 ],
            "C": [ 3881131 ],
            "B": [ 3881170 ],
            "A": [ 3881136 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881133 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880867 ],
            "A": [ 3880441 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880924 ],
            "CLK": [  ],
            "D": [ 3877843 ],
            "C": [ 3880475 ],
            "B": [ 3881133 ],
            "A": [ 3881176 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880532 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880599 ],
            "B": [ 3877843 ],
            "A": [ 3877855 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011101100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880923 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880933 ],
            "B": [ 3880929 ],
            "A": [ 3880931 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880925 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880475 ],
            "B": [ 3881181 ],
            "A": [ 3881180 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881181 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880546 ],
            "B": [ 3880977 ],
            "A": [ 3881121 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881180 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880837 ],
            "B": [ 3880871 ],
            "A": [ 3880844 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881134 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880556 ],
            "B": [ 3881185 ],
            "A": [ 3880791 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I3_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880791 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880422 ],
            "A": [ 3880774 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I3_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881185 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3881189 ],
            "B": [ 3880441 ],
            "A": [ 3880950 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881191 ],
            "CLK": [  ],
            "D": [ 3881065 ],
            "C": [ 3880441 ],
            "B": [ 3880763 ],
            "A": [ 3880950 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881193 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880374 ],
            "B": [ 3881194 ],
            "A": [ 3881191 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881196 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3881200 ],
            "B": [ 3881198 ],
            "A": [ 3880784 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880784 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880441 ],
            "B": [ 3880977 ],
            "A": [ 3880763 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881200 ],
            "CLK": [  ],
            "D": [ 3880760 ],
            "C": [ 3877855 ],
            "B": [ 3881203 ],
            "A": [ 3880325 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881203 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880825 ],
            "B": [ 3880342 ],
            "A": [ 3880441 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT4_F_I1_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880793 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881203 ],
            "B": [ 3880701 ],
            "A": [ 3880831 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881207 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880556 ],
            "B": [ 3881193 ],
            "A": [ 3881196 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881194 ],
            "CLK": [  ],
            "D": [ 3881210 ],
            "C": [ 3881069 ],
            "B": [ 3880701 ],
            "A": [ 3880831 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880320 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879950 ],
            "A": [ 3880302 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881543 ],
            "Q": [ 3879451 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879451 ],
            "B": [ 3879384 ],
            "A": [ 3880320 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881543 ],
            "Q": [ 3879425 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3879425 ],
            "B": [ 3879362 ],
            "A": [ 3880302 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881543 ],
            "Q": [ 3877919 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877919 ],
            "B": [ 3880201 ],
            "A": [ 3880300 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881543 ],
            "Q": [ 3877909 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877909 ],
            "C": [ 3880201 ],
            "B": [ 3877919 ],
            "A": [ 3880300 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880313 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879384 ],
            "A": [ 3877645 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880314 ],
            "CLK": [  ],
            "D": [ 3881224 ],
            "C": [ 3881223 ],
            "B": [ 3879425 ],
            "A": [ 3877655 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881223 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881226 ],
            "B": [ 3879362 ],
            "A": [ 3877668 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100110110110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881226 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3881228 ],
            "B": [ 3877680 ],
            "A": [ 3880259 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010101100100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881228 ],
            "CLK": [  ],
            "D": [ 3880271 ],
            "C": [ 3877702 ],
            "B": [ 3877692 ],
            "A": [ 3880250 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881224 ],
            "CLK": [  ],
            "D": [ 3877655 ],
            "C": [ 3879425 ],
            "B": [ 3877645 ],
            "A": [ 3879384 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881232 ],
            "Q": [ 3881238 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881244 ],
            "B": [ 3881241 ],
            "A": [ 3881238 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881232 ],
            "Q": [ 3881241 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881241 ],
            "A": [ 3881244 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881232 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881244 ],
            "A": [ 3881249 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT2_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881249 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881253 ],
            "B": [ 3881252 ],
            "A": [ 3881251 ]
          }
        },
        "scr.bitNumber_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110000111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881232 ],
            "Q": [ 3881234 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881244 ],
            "C": [ 3881234 ],
            "B": [ 3881241 ],
            "A": [ 3881238 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881258 ],
            "CE": [ 3881232 ],
            "Q": [ 3881257 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881257 ],
            "C": [ 3881234 ],
            "B": [ 3881241 ],
            "A": [ 3881238 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881258 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881244 ]
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881295 ],
            "Q": [ 3881297 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881253 ],
            "C": [ 3881252 ],
            "B": [ 3881300 ],
            "A": [ 3881297 ]
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881323 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881323 ],
            "A": [ 3881328 ]
          }
        },
        "scr.counter_DFFRE_Q_11_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881332 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881300 ],
            "C": [ 3881332 ],
            "B": [ 3881339 ],
            "A": [ 3881337 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881339 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881339 ],
            "A": [ 3881337 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881337 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881350 ],
            "A": [ 3881348 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881328 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881332 ],
            "B": [ 3881339 ],
            "A": [ 3881337 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881350 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881350 ],
            "A": [ 3881348 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881348 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881364 ],
            "B": [ 3881359 ],
            "A": [ 3881357 ]
          }
        },
        "scr.counter_DFFRE_Q_14_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881364 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881300 ],
            "C": [ 3881364 ],
            "B": [ 3881359 ],
            "A": [ 3881357 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881359 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881359 ],
            "A": [ 3881357 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881357 ],
            "CLK": [  ],
            "D": [ 3881377 ],
            "C": [ 3881375 ],
            "B": [ 3881373 ],
            "A": [ 3881372 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881373 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881389 ],
            "B": [ 3881386 ],
            "A": [ 3881382 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881393 ],
            "CLK": [  ],
            "D": [ 3881398 ],
            "C": [ 3881397 ],
            "B": [ 3881396 ],
            "A": [ 3881394 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881401 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881404 ],
            "B": [ 3881403 ],
            "A": [ 3881402 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881407 ],
            "CLK": [  ],
            "D": [ 3881319 ],
            "C": [ 3881410 ],
            "B": [ 3881409 ],
            "A": [ 3881408 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881398 ],
            "CLK": [  ],
            "D": [ 3881377 ],
            "C": [ 3881375 ],
            "B": [ 3881414 ],
            "A": [ 3881413 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881416 ],
            "CLK": [  ],
            "D": [ 3881420 ],
            "C": [ 3881419 ],
            "B": [ 3881418 ],
            "A": [ 3881417 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881419 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881394 ],
            "A": [ 3881397 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881420 ],
            "CLK": [  ],
            "D": [ 3881424 ],
            "C": [ 3881323 ],
            "B": [ 3881386 ],
            "A": [ 3881382 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881417 ],
            "CLK": [  ],
            "D": [ 3881432 ],
            "C": [ 3881431 ],
            "B": [ 3881430 ],
            "A": [ 3881428 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT4_F_1_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881431 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881434 ],
            "A": [ 3881297 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881432 ],
            "CLK": [  ],
            "D": [ 3881396 ],
            "C": [ 3881439 ],
            "B": [ 3881438 ],
            "A": [ 3881437 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881252 ],
            "CLK": [  ],
            "D": [ 3881407 ],
            "C": [ 3881398 ],
            "B": [ 3881401 ],
            "A": [ 3881416 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881253 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881448 ],
            "B": [ 3881446 ],
            "A": [ 3881443 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881251 ],
            "CLK": [  ],
            "D": [ 3881234 ],
            "C": [ 3881257 ],
            "B": [ 3881241 ],
            "A": [ 3881238 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881389 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881389 ],
            "A": [ 3881454 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881454 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881386 ],
            "B": [ 3881382 ],
            "A": [ 3881456 ]
          }
        },
        "scr.counter_DFFRE_Q_17_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881386 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881300 ],
            "C": [ 3881386 ],
            "B": [ 3881382 ],
            "A": [ 3881456 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881382 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881382 ],
            "A": [ 3881456 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881456 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881377 ],
            "A": [ 3881464 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881377 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881377 ],
            "A": [ 3881464 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881464 ],
            "CLK": [  ],
            "D": [ 3881375 ],
            "C": [ 3881414 ],
            "B": [ 3881413 ],
            "A": [ 3881469 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881375 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881375 ],
            "A": [ 3881372 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881372 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881469 ],
            "B": [ 3881414 ],
            "A": [ 3881413 ]
          }
        },
        "scr.counter_DFFRE_Q_21_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881414 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881300 ],
            "C": [ 3881414 ],
            "B": [ 3881413 ],
            "A": [ 3881469 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881413 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881413 ],
            "A": [ 3881469 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881469 ],
            "CLK": [  ],
            "D": [ 3881394 ],
            "C": [ 3881397 ],
            "B": [ 3881396 ],
            "A": [ 3881482 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881394 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881486 ],
            "A": [ 3881300 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881486 ],
            "CLK": [  ],
            "D": [ 3881394 ],
            "C": [ 3881397 ],
            "B": [ 3881396 ],
            "A": [ 3881482 ]
          }
        },
        "scr.counter_DFFRE_Q_24_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881397 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881300 ],
            "C": [ 3881397 ],
            "B": [ 3881396 ],
            "A": [ 3881482 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881396 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881396 ],
            "A": [ 3881482 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881482 ],
            "CLK": [  ],
            "D": [ 3881439 ],
            "C": [ 3881438 ],
            "B": [ 3881437 ],
            "A": [ 3881495 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881439 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881499 ],
            "A": [ 3881300 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881499 ],
            "CLK": [  ],
            "D": [ 3881439 ],
            "C": [ 3881438 ],
            "B": [ 3881437 ],
            "A": [ 3881495 ]
          }
        },
        "scr.counter_DFFRE_Q_27_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881438 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881300 ],
            "C": [ 3881438 ],
            "B": [ 3881437 ],
            "A": [ 3881495 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881437 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881437 ],
            "A": [ 3881495 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881495 ],
            "CLK": [  ],
            "D": [ 3881430 ],
            "C": [ 3881428 ],
            "B": [ 3881434 ],
            "A": [ 3881297 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881430 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881511 ],
            "A": [ 3881300 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881511 ],
            "CLK": [  ],
            "D": [ 3881430 ],
            "C": [ 3881428 ],
            "B": [ 3881434 ],
            "A": [ 3881297 ]
          }
        },
        "scr.counter_DFFRE_Q_30_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881428 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881300 ],
            "C": [ 3881428 ],
            "B": [ 3881434 ],
            "A": [ 3881297 ]
          }
        },
        "scr.counter_DFFRE_Q_31_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881434 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881300 ],
            "B": [ 3881434 ],
            "A": [ 3881297 ]
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881402 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881300 ],
            "C": [ 3881402 ],
            "B": [ 3881328 ],
            "A": [ 3881527 ]
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881531 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881300 ],
            "C": [ 3881533 ],
            "B": [ 3881328 ],
            "A": [ 3881527 ]
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881533 ],
            "CLK": [  ],
            "D": [ 3881531 ],
            "C": [ 3881424 ],
            "B": [ 3881323 ],
            "A": [ 3881328 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881253 ],
            "CE": [ 3881295 ],
            "Q": [ 3881424 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881300 ],
            "C": [ 3881424 ],
            "B": [ 3881323 ],
            "A": [ 3881328 ]
          }
        },
        "scr.cs_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881539 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881446 ],
            "B": [ 3881443 ],
            "A": [ 3881448 ]
          }
        },
        "scr.cs_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881244 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881543 ],
            "A": [ 3881262 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881551 ],
            "Q": [ 3881556 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881543 ],
            "B": [ 3881559 ],
            "A": [ 3881558 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881558 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881564 ],
            "B": [ 3880196 ],
            "A": [ 3881563 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011101111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881559 ],
            "CLK": [  ],
            "D": [ 3881269 ],
            "C": [ 3881566 ],
            "B": [ 3881292 ],
            "A": [ 3881285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101110111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881566 ],
            "CLK": [  ],
            "D": [ 3881280 ],
            "C": [ 3881285 ],
            "B": [ 3881266 ],
            "A": [ 3881292 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881551 ],
            "Q": [ 3881570 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881543 ],
            "B": [ 3881573 ],
            "A": [ 3881572 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881573 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881576 ],
            "B": [ 3881575 ],
            "A": [ 3881266 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881572 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881564 ],
            "B": [ 3880215 ],
            "A": [ 3881580 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010101000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881576 ],
            "CLK": [  ],
            "D": [ 3881285 ],
            "C": [ 3881275 ],
            "B": [ 3881292 ],
            "A": [ 3881280 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881575 ],
            "CLK": [  ],
            "D": [ 3881285 ],
            "C": [ 3881275 ],
            "B": [ 3881292 ],
            "A": [ 3881280 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881551 ],
            "Q": [ 3881586 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881543 ],
            "B": [ 3881589 ],
            "A": [ 3881588 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881589 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881592 ],
            "B": [ 3881591 ],
            "A": [ 3881285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881588 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881564 ],
            "B": [ 3880222 ],
            "A": [ 3881596 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111011101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881592 ],
            "CLK": [  ],
            "D": [ 3881280 ],
            "C": [ 3881266 ],
            "B": [ 3881292 ],
            "A": [ 3881275 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881591 ],
            "CLK": [  ],
            "D": [ 3881292 ],
            "C": [ 3881280 ],
            "B": [ 3881275 ],
            "A": [ 3881266 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881551 ],
            "Q": [ 3881601 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881543 ],
            "B": [ 3881604 ],
            "A": [ 3881603 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881603 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881564 ],
            "B": [ 3880229 ],
            "A": [ 3881608 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881604 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881613 ],
            "B": [ 3881612 ],
            "A": [ 3881610 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881610 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881264 ],
            "B": [ 3881278 ],
            "A": [ 3881283 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881613 ],
            "CLK": [  ],
            "D": [ 3881269 ],
            "C": [ 3881280 ],
            "B": [ 3881292 ],
            "A": [ 3881285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881612 ],
            "CLK": [  ],
            "D": [ 3881269 ],
            "C": [ 3881617 ],
            "B": [ 3881285 ],
            "A": [ 3881280 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881617 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881264 ],
            "B": [ 3881278 ],
            "A": [ 3881292 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881620 ],
            "CLK": [  ],
            "D": [ 3881612 ],
            "C": [ 3881292 ],
            "B": [ 3881278 ],
            "A": [ 3881264 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_I3_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881622 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881564 ],
            "B": [ 3880306 ],
            "A": [ 3881626 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_I3_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881628 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881269 ],
            "B": [ 3881278 ],
            "A": [ 3881283 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881564 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877919 ],
            "A": [ 3877909 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881551 ],
            "Q": [ 3881632 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881637 ],
            "C": [ 3881636 ],
            "B": [ 3881634 ],
            "A": [ 3881269 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111011000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881634 ],
            "CLK": [  ],
            "D": [ 3881280 ],
            "C": [ 3881292 ],
            "B": [ 3881266 ],
            "A": [ 3881285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881637 ],
            "CLK": [  ],
            "D": [ 3881543 ],
            "C": [ 3881564 ],
            "B": [ 3880243 ],
            "A": [ 3881642 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881551 ],
            "Q": [ 3881645 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881648 ],
            "C": [ 3881636 ],
            "B": [ 3881647 ],
            "A": [ 3881269 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881636 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881543 ],
            "A": [ 3881650 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881650 ],
            "CLK": [  ],
            "D": [ 3881269 ],
            "C": [ 3881292 ],
            "B": [ 3881280 ],
            "A": [ 3881285 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100001111111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881647 ],
            "CLK": [  ],
            "D": [ 3881280 ],
            "C": [ 3881266 ],
            "B": [ 3881285 ],
            "A": [ 3881292 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881648 ],
            "CLK": [  ],
            "D": [ 3881543 ],
            "C": [ 3881564 ],
            "B": [ 3880286 ],
            "A": [ 3881656 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881551 ],
            "Q": [ 3881660 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881543 ],
            "C": [ 3881622 ],
            "B": [ 3881620 ],
            "A": [ 3881628 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881551 ],
            "Q": [ 3881553 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881665 ],
            "C": [ 3881664 ],
            "B": [ 3881663 ],
            "A": [ 3881269 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111110000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881663 ],
            "CLK": [  ],
            "D": [ 3881292 ],
            "C": [ 3881280 ],
            "B": [ 3881285 ],
            "A": [ 3881266 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881665 ],
            "CLK": [  ],
            "D": [ 3881543 ],
            "C": [ 3881564 ],
            "B": [ 3880191 ],
            "A": [ 3881670 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881664 ],
            "CLK": [  ],
            "D": [ 3881543 ],
            "C": [ 3881672 ],
            "B": [ 3881285 ],
            "A": [ 3881280 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F_2_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881672 ],
            "CLK": [  ],
            "D": [ 3881269 ],
            "C": [ 3881280 ],
            "B": [ 3881292 ],
            "A": [ 3881285 ]
          }
        },
        "scr.dc_DFFSE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881551 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881244 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_9_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881543 ],
            "Q": [ 3880271 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880271 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881696 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881401 ],
            "B": [ 3881407 ],
            "A": [ 3881317 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881691 ],
            "CLK": [  ],
            "D": [ 3881300 ],
            "C": [ 3881446 ],
            "B": [ 3881443 ],
            "A": [ 3881448 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881699 ],
            "CLK": [  ],
            "D": [ 3881531 ],
            "C": [ 3881424 ],
            "B": [ 3881323 ],
            "A": [ 3881700 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881700 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881332 ],
            "B": [ 3881339 ],
            "A": [ 3881702 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881702 ],
            "CLK": [  ],
            "D": [ 3881706 ],
            "C": [ 3881359 ],
            "B": [ 3881704 ],
            "A": [ 3881389 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881704 ],
            "CLK": [  ],
            "D": [ 3881386 ],
            "C": [ 3881382 ],
            "B": [ 3881709 ],
            "A": [ 3881377 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881709 ],
            "CLK": [  ],
            "D": [ 3881375 ],
            "C": [ 3881413 ],
            "B": [ 3881414 ],
            "A": [ 3881419 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881706 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881350 ],
            "A": [ 3881364 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881713 ],
            "CLK": [  ],
            "D": [ 3881317 ],
            "C": [ 3881531 ],
            "B": [ 3881359 ],
            "A": [ 3881389 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881715 ],
            "CLK": [  ],
            "D": [ 3881323 ],
            "C": [ 3881706 ],
            "B": [ 3881716 ],
            "A": [ 3881339 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881418 ],
            "CLK": [  ],
            "D": [ 3881706 ],
            "C": [ 3881713 ],
            "B": [ 3881332 ],
            "A": [ 3881339 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881719 ],
            "CLK": [  ],
            "D": [ 3881402 ],
            "C": [ 3881404 ],
            "B": [ 3881403 ],
            "A": [ 3881531 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881721 ],
            "CLK": [  ],
            "D": [ 3881719 ],
            "C": [ 3881424 ],
            "B": [ 3881715 ],
            "A": [ 3881332 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881300 ],
            "CLK": [  ],
            "D": [ 3881407 ],
            "C": [ 3881317 ],
            "B": [ 3881721 ],
            "A": [ 3881401 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881716 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881359 ],
            "B": [ 3881724 ],
            "A": [ 3881386 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881724 ],
            "CLK": [  ],
            "D": [ 3881389 ],
            "C": [ 3881382 ],
            "B": [ 3881726 ],
            "A": [ 3881377 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881726 ],
            "CLK": [  ],
            "D": [ 3881375 ],
            "C": [ 3881414 ],
            "B": [ 3881394 ],
            "A": [ 3881413 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881693 ],
            "CE": [ 3881691 ],
            "Q": [ 3877936 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881696 ],
            "B": [ 3881527 ],
            "A": [ 3881729 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881527 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881531 ],
            "B": [ 3881424 ],
            "A": [ 3881323 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881729 ],
            "CLK": [  ],
            "D": [ 3881332 ],
            "C": [ 3881339 ],
            "B": [ 3881732 ],
            "A": [ 3881350 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881732 ],
            "CLK": [  ],
            "D": [ 3881364 ],
            "C": [ 3881359 ],
            "B": [ 3881393 ],
            "A": [ 3881373 ]
          }
        },
        "scr.reset_DFFSE_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881693 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881696 ],
            "B": [ 3881691 ],
            "A": [ 3881699 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881737 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881253 ],
            "A": [ 3881252 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881737 ],
            "Q": [ 3877942 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881238 ],
            "C": [ 3881743 ],
            "B": [ 3881742 ],
            "A": [ 3881741 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881743 ],
            "CLK": [  ],
            "D": [ 3881745 ],
            "C": [ 3881241 ],
            "B": [ 3881586 ],
            "A": [ 3881660 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881742 ],
            "CLK": [  ],
            "D": [ 3881234 ],
            "C": [ 3881241 ],
            "B": [ 3881556 ],
            "A": [ 3881632 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881741 ],
            "CLK": [  ],
            "D": [ 3881241 ],
            "C": [ 3881234 ],
            "B": [ 3881553 ],
            "A": [ 3881601 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011111101010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881745 ],
            "CLK": [  ],
            "D": [ 3881234 ],
            "C": [ 3881241 ],
            "B": [ 3881570 ],
            "A": [ 3881645 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881750 ],
            "CLK": [  ],
            "D": [ 3881757 ],
            "C": [ 3881691 ],
            "B": [ 3881443 ],
            "A": [ 3881448 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111111110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881757 ],
            "CLK": [  ],
            "D": [ 3881446 ],
            "C": [ 3881443 ],
            "B": [ 3881251 ],
            "A": [ 3881252 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881750 ],
            "Q": [ 3881448 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881244 ],
            "A": [ 3881253 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881750 ],
            "Q": [ 3881443 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881244 ],
            "A": [ 3881751 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881751 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881763 ],
            "B": [ 3881762 ],
            "A": [ 3881275 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881269 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881275 ],
            "A": [ 3881762 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0_F_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882333 ],
            "CE": [ 3881262 ],
            "Q": [ 3881292 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881292 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881283 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881285 ],
            "A": [ 3881292 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881278 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881280 ],
            "B": [ 3881285 ],
            "A": [ 3881292 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881264 ],
            "CLK": [  ],
            "D": [ 3881266 ],
            "C": [ 3881280 ],
            "B": [ 3881285 ],
            "A": [ 3881292 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881763 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881448 ],
            "B": [ 3881443 ],
            "A": [ 3881446 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881762 ],
            "CLK": [  ],
            "D": [ 3881266 ],
            "C": [ 3881280 ],
            "B": [ 3881285 ],
            "A": [ 3881292 ]
          }
        },
        "scr.state_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881295 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881446 ],
            "A": [ 3881443 ]
          }
        },
        "scr.state_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881262 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881443 ],
            "B": [ 3881446 ],
            "A": [ 3881448 ]
          }
        },
        "scr.state_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881543 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881446 ],
            "B": [ 3881443 ],
            "A": [ 3881448 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3881596 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881792 ],
            "B": [ 3881791 ],
            "A": [ 3881007 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3881626 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3881007 ],
            "B": [ 3881795 ],
            "A": [ 3881794 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010001111010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881792 ],
            "CLK": [  ],
            "D": [ 3881007 ],
            "C": [ 3877830 ],
            "B": [ 3881797 ],
            "A": [ 3881005 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881791 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3881005 ],
            "B": [ 3877843 ],
            "A": [ 3881020 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881797 ],
            "CLK": [  ],
            "D": [ 3881007 ],
            "C": [ 3881801 ],
            "B": [ 3881800 ],
            "A": [ 3880441 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881801 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877836 ],
            "B": [ 3880546 ],
            "A": [ 3880827 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880546 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880441 ],
            "A": [ 3877843 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010111100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881800 ],
            "CLK": [  ],
            "D": [ 3881000 ],
            "C": [ 3881007 ],
            "B": [ 3880871 ],
            "A": [ 3880634 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880871 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881121 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881189 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880806 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881808 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3877855 ],
            "B": [ 3880831 ],
            "A": [ 3880841 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880831 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880201 ],
            "B": [ 3880259 ],
            "A": [ 3880250 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881000 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880825 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881812 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880546 ],
            "B": [ 3881189 ],
            "A": [ 3881000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881814 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880939 ],
            "B": [ 3880250 ],
            "A": [ 3880757 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881816 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881817 ],
            "B": [ 3881000 ],
            "A": [ 3880867 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3881608 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881102 ],
            "C": [ 3881104 ],
            "B": [ 3881172 ],
            "A": [ 3881207 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3881580 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881007 ],
            "C": [ 3881045 ],
            "B": [ 3881821 ],
            "A": [ 3881820 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881821 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881824 ],
            "B": [ 3881823 ],
            "A": [ 3880907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011101100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881823 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3881827 ],
            "B": [ 3881826 ],
            "A": [ 3880367 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881824 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880556 ],
            "B": [ 3881830 ],
            "A": [ 3881829 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881829 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880596 ],
            "B": [ 3880532 ],
            "A": [ 3881832 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881832 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880342 ],
            "B": [ 3880437 ],
            "A": [ 3880721 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880721 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880271 ],
            "A": [ 3880608 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010111111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881830 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880613 ],
            "B": [ 3880441 ],
            "A": [ 3880601 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880601 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877855 ],
            "A": [ 3877868 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881838 ],
            "CLK": [  ],
            "D": [ 3877818 ],
            "C": [ 3877830 ],
            "B": [ 3877836 ],
            "A": [ 3877843 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881127 ],
            "CLK": [  ],
            "D": [ 3877813 ],
            "C": [ 3877823 ],
            "B": [ 3881838 ],
            "A": [ 3880601 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881007 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877818 ],
            "B": [ 3877823 ],
            "A": [ 3881127 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881794 ],
            "CLK": [  ],
            "D": [ 3880907 ],
            "C": [ 3880904 ],
            "B": [ 3880922 ],
            "A": [ 3880919 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881795 ],
            "CLK": [  ],
            "D": [ 3881849 ],
            "C": [ 3881848 ],
            "B": [ 3881846 ],
            "A": [ 3881844 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881827 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880713 ],
            "B": [ 3881853 ],
            "A": [ 3881852 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881826 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880734 ],
            "B": [ 3880613 ],
            "A": [ 3880422 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881820 ],
            "CLK": [  ],
            "D": [ 3880907 ],
            "C": [ 3880655 ],
            "B": [ 3880661 ],
            "A": [ 3880657 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3881642 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881007 ],
            "C": [ 3881859 ],
            "B": [ 3881858 ],
            "A": [ 3881857 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881859 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881863 ],
            "B": [ 3881862 ],
            "A": [ 3881861 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881861 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3881816 ],
            "B": [ 3881866 ],
            "A": [ 3880960 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881862 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3881871 ],
            "B": [ 3880475 ],
            "A": [ 3881870 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881871 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3877855 ],
            "B": [ 3880950 ],
            "A": [ 3880806 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880799 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880835 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881863 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3881875 ],
            "B": [ 3881846 ],
            "A": [ 3881844 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881875 ],
            "CLK": [  ],
            "D": [ 3881059 ],
            "C": [ 3880634 ],
            "B": [ 3881210 ],
            "A": [ 3881877 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_I2_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881877 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880441 ],
            "B": [ 3880827 ],
            "A": [ 3880841 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881858 ],
            "CLK": [  ],
            "D": [ 3880907 ],
            "C": [ 3881881 ],
            "B": [ 3881880 ],
            "A": [ 3880556 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881857 ],
            "CLK": [  ],
            "D": [ 3880907 ],
            "C": [ 3880556 ],
            "B": [ 3881884 ],
            "A": [ 3881883 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881883 ],
            "CLK": [  ],
            "D": [ 3881890 ],
            "C": [ 3881889 ],
            "B": [ 3881887 ],
            "A": [ 3877836 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881884 ],
            "CLK": [  ],
            "D": [ 3881893 ],
            "C": [ 3881889 ],
            "B": [ 3881892 ],
            "A": [ 3880475 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881887 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880374 ],
            "B": [ 3881895 ],
            "A": [ 3880841 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011101111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881895 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880441 ],
            "B": [ 3880897 ],
            "A": [ 3880259 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881890 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3881902 ],
            "B": [ 3881901 ],
            "A": [ 3881899 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881901 ],
            "CLK": [  ],
            "D": [ 3880827 ],
            "C": [ 3877855 ],
            "B": [ 3880271 ],
            "A": [ 3880977 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881902 ],
            "CLK": [  ],
            "D": [ 3877843 ],
            "C": [ 3880897 ],
            "B": [ 3880259 ],
            "A": [ 3880363 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880977 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880831 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1_LUT4_F_I0_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880860 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880757 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100110000110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881880 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880374 ],
            "B": [ 3881909 ],
            "A": [ 3881908 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881881 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3881091 ],
            "B": [ 3881084 ],
            "A": [ 3881094 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881908 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3881912 ],
            "B": [ 3881210 ],
            "A": [ 3881198 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881909 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3881916 ],
            "B": [ 3881915 ],
            "A": [ 3881088 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881088 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880897 ],
            "A": [ 3880422 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881919 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881808 ],
            "B": [ 3880871 ],
            "A": [ 3881189 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011111101000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881921 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880835 ],
            "B": [ 3880441 ],
            "A": [ 3881121 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881923 ],
            "CLK": [  ],
            "D": [ 3881919 ],
            "C": [ 3881921 ],
            "B": [ 3880374 ],
            "A": [ 3881088 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881916 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881817 ],
            "B": [ 3880441 ],
            "A": [ 3880806 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881198 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880441 ],
            "B": [ 3880798 ],
            "A": [ 3880827 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881176 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880342 ],
            "B": [ 3881121 ],
            "A": [ 3880825 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881899 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880841 ],
            "B": [ 3880342 ],
            "A": [ 3877855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881210 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880441 ],
            "B": [ 3880950 ],
            "A": [ 3880799 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881069 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880441 ],
            "B": [ 3880760 ],
            "A": [ 3880827 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011101111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881912 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880879 ],
            "B": [ 3880757 ],
            "A": [ 3877868 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880879 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880342 ],
            "B": [ 3881121 ],
            "A": [ 3880825 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881933 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880897 ],
            "B": [ 3880259 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001000111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3881670 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881007 ],
            "C": [ 3881937 ],
            "B": [ 3881936 ],
            "A": [ 3881935 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000000010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881937 ],
            "CLK": [  ],
            "D": [ 3880907 ],
            "C": [ 3881939 ],
            "B": [ 3880719 ],
            "A": [ 3880554 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881936 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3881942 ],
            "B": [ 3881941 ],
            "A": [ 3880643 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880643 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880374 ],
            "A": [ 3880475 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880363 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880342 ],
            "A": [ 3880441 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881942 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880475 ],
            "B": [ 3880628 ],
            "A": [ 3880630 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881941 ],
            "CLK": [  ],
            "D": [ 3881947 ],
            "C": [ 3880469 ],
            "B": [ 3880342 ],
            "A": [ 3880716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880716 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880327 ],
            "A": [ 3880201 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880743 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880548 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880469 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880441 ],
            "B": [ 3880608 ],
            "A": [ 3877868 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881947 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880667 ],
            "B": [ 3880441 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881953 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880643 ],
            "B": [ 3881852 ],
            "A": [ 3881947 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881955 ],
            "CLK": [  ],
            "D": [ 3880634 ],
            "C": [ 3880743 ],
            "B": [ 3880441 ],
            "A": [ 3880369 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011101111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881957 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3881958 ],
            "B": [ 3880369 ],
            "A": [ 3877855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881958 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880667 ],
            "B": [ 3880342 ],
            "A": [ 3880441 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880369 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880437 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880372 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880469 ],
            "B": [ 3880743 ],
            "A": [ 3880441 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881852 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880430 ],
            "B": [ 3880342 ],
            "A": [ 3880441 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880713 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880734 ],
            "B": [ 3880701 ],
            "A": [ 3881164 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881853 ],
            "CLK": [  ],
            "D": [ 3881966 ],
            "C": [ 3880441 ],
            "B": [ 3880430 ],
            "A": [ 3880369 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101000000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881935 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880556 ],
            "B": [ 3881969 ],
            "A": [ 3881968 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881969 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881973 ],
            "B": [ 3881972 ],
            "A": [ 3881971 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881973 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880616 ],
            "B": [ 3880422 ],
            "A": [ 3880716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881971 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880342 ],
            "B": [ 3880716 ],
            "A": [ 3880437 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881972 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880715 ],
            "B": [ 3880422 ],
            "A": [ 3880613 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880437 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880271 ],
            "A": [ 3880739 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880613 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880608 ],
            "A": [ 3880437 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881968 ],
            "CLK": [  ],
            "D": [ 3881981 ],
            "C": [ 3881980 ],
            "B": [ 3880374 ],
            "A": [ 3880360 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881980 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880672 ],
            "B": [ 3880546 ],
            "A": [ 3880746 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880670 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880626 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880672 ],
            "CLK": [  ],
            "D": [ 3880546 ],
            "C": [ 3880626 ],
            "B": [ 3880342 ],
            "A": [ 3880259 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881981 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880692 ],
            "B": [ 3881986 ],
            "A": [ 3880437 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881986 ],
            "CLK": [  ],
            "D": [ 3880551 ],
            "C": [ 3880441 ],
            "B": [ 3880618 ],
            "A": [ 3880608 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1_LUT4_F_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880551 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880422 ],
            "A": [ 3880361 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1_LUT4_F_I3_LUT2_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880361 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880608 ],
            "A": [ 3880739 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880692 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880422 ],
            "B": [ 3880430 ],
            "A": [ 3880437 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880694 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880342 ],
            "B": [ 3880430 ],
            "A": [ 3880667 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3881563 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3881007 ],
            "C": [ 3881995 ],
            "B": [ 3881994 ],
            "A": [ 3881993 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881993 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3880907 ],
            "B": [ 3881998 ],
            "A": [ 3881997 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881995 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3882001 ],
            "B": [ 3881031 ],
            "A": [ 3882000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882001 ],
            "CLK": [  ],
            "D": [ 3881955 ],
            "C": [ 3881953 ],
            "B": [ 3881957 ],
            "A": [ 3880475 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882000 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3882005 ],
            "B": [ 3880430 ],
            "A": [ 3880766 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882005 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880430 ],
            "B": [ 3880342 ],
            "A": [ 3880546 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882008 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3882010 ],
            "B": [ 3882005 ],
            "A": [ 3882009 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881939 ],
            "CLK": [  ],
            "D": [ 3880696 ],
            "C": [ 3880556 ],
            "B": [ 3882008 ],
            "A": [ 3880730 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882010 ],
            "CLK": [  ],
            "D": [ 3880746 ],
            "C": [ 3880546 ],
            "B": [ 3881164 ],
            "A": [ 3880532 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882009 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3882014 ],
            "B": [ 3880430 ],
            "A": [ 3880422 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882014 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880342 ],
            "B": [ 3880626 ],
            "A": [ 3880437 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881164 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880271 ],
            "A": [ 3880361 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881994 ],
            "CLK": [  ],
            "D": [ 3880907 ],
            "C": [ 3880475 ],
            "B": [ 3882019 ],
            "A": [ 3882018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882018 ],
            "CLK": [  ],
            "D": [ 3882022 ],
            "C": [ 3882021 ],
            "B": [ 3880626 ],
            "A": [ 3877843 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882019 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3881168 ],
            "B": [ 3882025 ],
            "A": [ 3882024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882025 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880734 ],
            "B": [ 3880441 ],
            "A": [ 3881164 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882024 ],
            "CLK": [  ],
            "D": [ 3881966 ],
            "C": [ 3880715 ],
            "B": [ 3880530 ],
            "A": [ 3880441 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881966 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880374 ],
            "B": [ 3880422 ],
            "A": [ 3880626 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880626 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880250 ],
            "B": [ 3880201 ],
            "A": [ 3880271 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882022 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880532 ],
            "B": [ 3880746 ],
            "A": [ 3880556 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880746 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880721 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882021 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3880556 ],
            "B": [ 3882033 ],
            "A": [ 3880688 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011001100110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880688 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880441 ],
            "B": [ 3880626 ],
            "A": [ 3880430 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882033 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880441 ],
            "B": [ 3880626 ],
            "A": [ 3880667 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110110000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881998 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880748 ],
            "B": [ 3880473 ],
            "A": [ 3880741 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000000010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881997 ],
            "CLK": [  ],
            "D": [ 3877830 ],
            "C": [ 3881160 ],
            "B": [ 3881157 ],
            "A": [ 3881155 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3881656 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3882041 ],
            "C": [ 3882040 ],
            "B": [ 3882039 ],
            "A": [ 3881007 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882041 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881007 ],
            "B": [ 3882044 ],
            "A": [ 3882043 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882044 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882047 ],
            "B": [ 3882046 ],
            "A": [ 3877836 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001100111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882046 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3877855 ],
            "B": [ 3880806 ],
            "A": [ 3880894 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882047 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3882051 ],
            "B": [ 3881866 ],
            "A": [ 3882050 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882051 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3881817 ],
            "B": [ 3881081 ],
            "A": [ 3880891 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882050 ],
            "CLK": [  ],
            "D": [ 3882055 ],
            "C": [ 3880939 ],
            "B": [ 3880342 ],
            "A": [ 3877855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882055 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880897 ],
            "B": [ 3880342 ],
            "A": [ 3880259 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882058 ],
            "CLK": [  ],
            "D": [ 3881887 ],
            "C": [ 3880878 ],
            "B": [ 3880374 ],
            "A": [ 3882055 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882060 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881933 ],
            "B": [ 3880879 ],
            "A": [ 3880441 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010110011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882062 ],
            "CLK": [  ],
            "D": [ 3881899 ],
            "C": [ 3880342 ],
            "B": [ 3880897 ],
            "A": [ 3880806 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882064 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880643 ],
            "B": [ 3882055 ],
            "A": [ 3881088 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882066 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880634 ],
            "B": [ 3881069 ],
            "A": [ 3881210 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882068 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882069 ],
            "B": [ 3880858 ],
            "A": [ 3880374 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882069 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880798 ],
            "B": [ 3880827 ],
            "A": [ 3880441 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000011101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881892 ],
            "CLK": [  ],
            "D": [ 3881081 ],
            "C": [ 3880374 ],
            "B": [ 3877855 ],
            "A": [ 3882069 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881889 ],
            "CLK": [  ],
            "D": [ 3880643 ],
            "C": [ 3880897 ],
            "B": [ 3880363 ],
            "A": [ 3880259 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881893 ],
            "CLK": [  ],
            "D": [ 3880634 ],
            "C": [ 3880894 ],
            "B": [ 3880441 ],
            "A": [ 3882074 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882074 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882076 ],
            "A": [ 3880860 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_1_I0_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882076 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3881121 ],
            "B": [ 3880825 ],
            "A": [ 3880835 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881081 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880757 ],
            "B": [ 3877868 ],
            "A": [ 3880271 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881817 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880374 ],
            "B": [ 3880441 ],
            "A": [ 3880897 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882081 ],
            "CLK": [  ],
            "D": [ 3881899 ],
            "C": [ 3880701 ],
            "B": [ 3880757 ],
            "A": [ 3880825 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881866 ],
            "CLK": [  ],
            "D": [ 3880374 ],
            "C": [ 3877855 ],
            "B": [ 3880950 ],
            "A": [ 3880799 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010110011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882084 ],
            "CLK": [  ],
            "D": [ 3880897 ],
            "C": [ 3880441 ],
            "B": [ 3881866 ],
            "A": [ 3882081 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880894 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880441 ],
            "B": [ 3880897 ],
            "A": [ 3880806 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880806 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880831 ],
            "A": [ 3880271 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882043 ],
            "CLK": [  ],
            "D": [ 3882064 ],
            "C": [ 3882066 ],
            "B": [ 3881846 ],
            "A": [ 3882068 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881846 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880475 ],
            "A": [ 3880964 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881844 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881176 ],
            "B": [ 3881899 ],
            "A": [ 3881198 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881849 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880475 ],
            "B": [ 3882084 ],
            "A": [ 3881923 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881848 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3881059 ],
            "B": [ 3881054 ],
            "A": [ 3880634 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882040 ],
            "CLK": [  ],
            "D": [ 3880907 ],
            "C": [ 3880556 ],
            "B": [ 3882094 ],
            "A": [ 3882093 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882039 ],
            "CLK": [  ],
            "D": [ 3880556 ],
            "C": [ 3880907 ],
            "B": [ 3882097 ],
            "A": [ 3882096 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882096 ],
            "CLK": [  ],
            "D": [ 3882100 ],
            "C": [ 3882099 ],
            "B": [ 3880975 ],
            "A": [ 3880643 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882097 ],
            "CLK": [  ],
            "D": [ 3880818 ],
            "C": [ 3882102 ],
            "B": [ 3880374 ],
            "A": [ 3881915 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881915 ],
            "CLK": [  ],
            "D": [ 3880441 ],
            "C": [ 3880825 ],
            "B": [ 3880827 ],
            "A": [ 3880798 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882102 ],
            "CLK": [  ],
            "D": [ 3881812 ],
            "C": [ 3880475 ],
            "B": [ 3881814 ],
            "A": [ 3880532 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882100 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880634 ],
            "B": [ 3881086 ],
            "A": [ 3882106 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881086 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880701 ],
            "B": [ 3880841 ],
            "A": [ 3881121 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882106 ],
            "CLK": [  ],
            "D": [ 3880342 ],
            "C": [ 3880441 ],
            "B": [ 3880835 ],
            "A": [ 3880939 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882099 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3881024 ],
            "B": [ 3877843 ],
            "A": [ 3880781 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882094 ],
            "CLK": [  ],
            "D": [ 3880475 ],
            "C": [ 3882058 ],
            "B": [ 3882062 ],
            "A": [ 3882060 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882093 ],
            "CLK": [  ],
            "D": [ 3882113 ],
            "C": [ 3881870 ],
            "B": [ 3880475 ],
            "A": [ 3882112 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881870 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880374 ],
            "B": [ 3880801 ],
            "A": [ 3880795 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882113 ],
            "CLK": [  ],
            "D": [ 3882116 ],
            "C": [ 3881121 ],
            "B": [ 3880766 ],
            "A": [ 3880342 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882112 ],
            "CLK": [  ],
            "D": [ 3881112 ],
            "C": [ 3880960 ],
            "B": [ 3881116 ],
            "A": [ 3880374 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881121 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880271 ],
            "A": [ 3880831 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882116 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880475 ],
            "B": [ 3880422 ],
            "A": [ 3880806 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882121 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882129 ],
            "A": [ 3882128 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882131 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882132 ],
            "A": [ 3882123 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882136 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882136 ],
            "A": [ 3882131 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882221 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882143 ],
            "A": [ 3882142 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882202 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882146 ],
            "A": [ 3882142 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882188 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882149 ],
            "A": [ 3882142 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882164 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882154 ],
            "A": [ 3882153 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_3_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882154 ],
            "CLK": [  ],
            "D": [ 3882164 ],
            "C": [ 3882161 ],
            "B": [ 3882158 ],
            "A": [ 3882156 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882210 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882169 ],
            "A": [ 3882168 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882142 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882180 ],
            "B": [ 3882176 ],
            "A": [ 3882172 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882149 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882188 ],
            "B": [ 3882186 ],
            "A": [ 3882184 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882192 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3882192 ],
            "B": [ 3882191 ],
            "A": [ 3882142 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882223 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3882142 ],
            "B": [ 3882191 ],
            "A": [ 3882196 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882186 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3882186 ],
            "B": [ 3882184 ],
            "A": [ 3882168 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882184 ],
            "CLK": [  ],
            "D": [ 3882164 ],
            "C": [ 3882161 ],
            "B": [ 3882158 ],
            "A": [ 3882156 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882146 ],
            "CLK": [  ],
            "D": [ 3882202 ],
            "C": [ 3882188 ],
            "B": [ 3882186 ],
            "A": [ 3882184 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882204 ],
            "CLK": [  ],
            "D": [ 3882212 ],
            "C": [ 3882211 ],
            "B": [ 3882210 ],
            "A": [ 3882206 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882212 ],
            "CLK": [  ],
            "D": [ 3882164 ],
            "C": [ 3882161 ],
            "B": [ 3882158 ],
            "A": [ 3882214 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F_LUT4_F_I2_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882211 ],
            "CLK": [  ],
            "D": [ 3882136 ],
            "C": [ 3882186 ],
            "B": [ 3882192 ],
            "A": [ 3882188 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882206 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3882136 ],
            "B": [ 3882206 ],
            "A": [ 3882153 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882191 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882223 ],
            "B": [ 3882221 ],
            "A": [ 3882219 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882143 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882221 ],
            "A": [ 3882219 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F_I0_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882196 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882223 ],
            "B": [ 3882219 ],
            "A": [ 3882221 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882219 ],
            "CLK": [  ],
            "D": [ 3882202 ],
            "C": [ 3882188 ],
            "B": [ 3882186 ],
            "A": [ 3882184 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000011100001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882161 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3882161 ],
            "C": [ 3882153 ],
            "B": [ 3882158 ],
            "A": [ 3882156 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882158 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3882158 ],
            "B": [ 3882156 ],
            "A": [ 3882131 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT3_I0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882156 ],
            "CLK": [  ],
            "D": [ 3882214 ],
            "C": [ 3882136 ],
            "B": [ 3882210 ],
            "A": [ 3882206 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000011100001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882253 ],
            "Q": [ 3882214 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3882214 ],
            "C": [ 3882131 ],
            "B": [ 3882136 ],
            "A": [ 3882206 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882153 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882132 ],
            "A": [ 3882128 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882132 ],
            "CLK": [  ],
            "D": [ 3882176 ],
            "C": [ 3882180 ],
            "B": [ 3882172 ],
            "A": [ 3882236 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882236 ],
            "CLK": [  ],
            "D": [ 3882136 ],
            "C": [ 3882239 ],
            "B": [ 3882238 ],
            "A": [ 3882206 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882238 ],
            "CLK": [  ],
            "D": [ 3882202 ],
            "C": [ 3882188 ],
            "B": [ 3882186 ],
            "A": [ 3882210 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882239 ],
            "CLK": [  ],
            "D": [ 3882164 ],
            "C": [ 3882161 ],
            "B": [ 3882158 ],
            "A": [ 3882242 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882242 ],
            "CLK": [  ],
            "D": [ 3882214 ],
            "C": [ 3882192 ],
            "B": [ 3882223 ],
            "A": [ 3882221 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882128 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882123 ],
            "A": [ 3882245 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882129 ],
            "CLK": [  ],
            "D": [ 3882172 ],
            "C": [ 3882176 ],
            "B": [ 3882180 ],
            "A": [ 3882247 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882245 ],
            "CLK": [  ],
            "D": [ 3882196 ],
            "C": [ 3882204 ],
            "B": [ 3882146 ],
            "A": [ 3882143 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882168 ],
            "CLK": [  ],
            "D": [ 3882176 ],
            "C": [ 3882180 ],
            "B": [ 3882172 ],
            "A": [ 3882245 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882251 ],
            "CLK": [  ],
            "D": [ 3882180 ],
            "C": [ 3882176 ],
            "B": [ 3882172 ],
            "A": [ 3882245 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111110101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882253 ],
            "CLK": [  ],
            "D": [ 3882180 ],
            "C": [ 3882172 ],
            "B": [ 3882247 ],
            "A": [ 3882176 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882255 ],
            "CLK": [  ],
            "D": [ 3882176 ],
            "C": [ 3882180 ],
            "B": [ 3882172 ],
            "A": [ 3882236 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882169 ],
            "CLK": [  ],
            "D": [ 3882210 ],
            "C": [ 3882214 ],
            "B": [ 3882136 ],
            "A": [ 3882206 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882176 ],
            "B": [ 3882172 ],
            "A": [ 3882180 ]
          }
        },
        "u.byteReady_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878248 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878253 ],
            "B": [ 3882126 ],
            "A": [ 3878250 ]
          }
        },
        "u.dataIn_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877961 ],
            "CLK": [  ],
            "D": [ 3882270 ],
            "C": [ 3882269 ],
            "B": [ 3878543 ],
            "A": [ 3878501 ]
          }
        },
        "u.dataIn_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882270 ],
            "CLK": [  ],
            "D": [ 3878532 ],
            "C": [ 3878501 ],
            "B": [ 3878521 ],
            "A": [ 3878490 ]
          }
        },
        "u.dataIn_LUT4_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882269 ],
            "CLK": [  ],
            "D": [ 3878511 ],
            "C": [ 3878553 ],
            "B": [ 3878357 ],
            "A": [ 3878501 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882278 ],
            "CE": [ 3882274 ],
            "Q": [ 3882286 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882286 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882278 ],
            "CE": [ 3882274 ],
            "Q": [ 3882282 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882286 ],
            "A": [ 3882282 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882278 ],
            "CE": [ 3882274 ],
            "Q": [ 3882277 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3882277 ],
            "B": [ 3882286 ],
            "A": [ 3882282 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882278 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882274 ],
            "A": [ 3882260 ]
          }
        },
        "u.rxState_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882305 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882253 ],
            "B": [ 3882255 ],
            "A": [ 3882251 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882305 ],
            "Q": [ 3882172 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882313 ],
            "A": [ 3882260 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_9_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877591 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877591 ],
            "B": [ 3877595 ],
            "A": [ 3877601 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877574 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877574 ],
            "B": [ 3877578 ],
            "A": [ 3877773 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877561 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877561 ],
            "B": [ 3877565 ],
            "A": [ 3877770 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877548 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877548 ],
            "B": [ 3877552 ],
            "A": [ 3877767 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877530 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877530 ],
            "B": [ 3877534 ],
            "A": [ 3877765 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877512 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877512 ],
            "B": [ 3877516 ],
            "A": [ 3877761 ]
          }
        },
        "u.uartRx_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:32.11-32.17",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3882247 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "ioSdin_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:28.12-28.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877942 ],
            "PAD": [  ]
          }
        },
        "ioSclk_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C11_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:27.12-27.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877939 ],
            "PAD": [  ]
          }
        },
        "ioReset_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:31.12-31.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877936 ],
            "PAD": [  ]
          }
        },
        "ioDc_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C33_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:30.12-30.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877933 ],
            "PAD": [  ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877495 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877495 ],
            "B": [ 3877499 ],
            "A": [ 3877748 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877619 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877619 ],
            "B": [ 3877623 ],
            "A": [ 3877757 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877606 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877606 ],
            "B": [ 3877610 ],
            "A": [ 3877754 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877491 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [ 3877491 ],
            "B": [ 3877539 ],
            "A": [ 3877752 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877752 ],
            "CLK": [  ],
            "D": [ 3877587 ],
            "C": [ 3877606 ],
            "B": [ 3877610 ],
            "A": [ 3877754 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_9_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877773 ],
            "CLK": [  ],
            "D": [ 3877583 ],
            "C": [ 3877591 ],
            "B": [ 3877595 ],
            "A": [ 3877601 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_9_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877578 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877578 ],
            "A": [ 3877773 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_8_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877770 ],
            "CLK": [  ],
            "D": [ 3877570 ],
            "C": [ 3877574 ],
            "B": [ 3877578 ],
            "A": [ 3877773 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877565 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877565 ],
            "A": [ 3877770 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_7_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877767 ],
            "CLK": [  ],
            "D": [ 3877557 ],
            "C": [ 3877561 ],
            "B": [ 3877565 ],
            "A": [ 3877770 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877552 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877552 ],
            "A": [ 3877767 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_6_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877765 ],
            "CLK": [  ],
            "D": [ 3877544 ],
            "C": [ 3877548 ],
            "B": [ 3877552 ],
            "A": [ 3877767 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877534 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877534 ],
            "A": [ 3877765 ]
          }
        },
        "ioCs_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C29_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:29.12-29.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877930 ],
            "PAD": [  ]
          }
        },
        "c.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:26.11-26.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877471 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877521 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877521 ],
            "A": [ 3877749 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_4_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877761 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877521 ],
            "A": [ 3877749 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3882335 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877516 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877516 ],
            "A": [ 3877761 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877499 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877499 ],
            "A": [ 3877748 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877623 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877623 ],
            "A": [ 3877757 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877754 ],
            "CLK": [  ],
            "D": [ 3877615 ],
            "C": [ 3877619 ],
            "B": [ 3877623 ],
            "A": [ 3877757 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_10_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877595 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877595 ],
            "A": [ 3877601 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877610 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877610 ],
            "A": [ 3877754 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877539 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877539 ],
            "A": [ 3877752 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877504 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [ 3877504 ],
            "C": [ 3877521 ],
            "B": [ 3877728 ],
            "A": [ 3877749 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877748 ],
            "CLK": [  ],
            "D": [ 3877521 ],
            "C": [ 3877504 ],
            "B": [ 3877728 ],
            "A": [ 3877749 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877739 ],
            "CLK": [  ],
            "D": [ 3877504 ],
            "C": [ 3877526 ],
            "B": [ 3877534 ],
            "A": [ 3877544 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877740 ],
            "CLK": [  ],
            "D": [ 3877548 ],
            "C": [ 3877552 ],
            "B": [ 3877561 ],
            "A": [ 3877565 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3882333 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877741 ],
            "CLK": [  ],
            "D": [ 3877606 ],
            "C": [ 3877610 ],
            "B": [ 3877615 ],
            "A": [ 3877619 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877742 ],
            "CLK": [  ],
            "D": [ 3877623 ],
            "C": [ 3877628 ],
            "B": [ 3877495 ],
            "A": [ 3877499 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877735 ],
            "CLK": [  ],
            "D": [ 3877742 ],
            "C": [ 3877741 ],
            "B": [ 3877740 ],
            "A": [ 3877739 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877736 ],
            "CLK": [  ],
            "D": [ 3877574 ],
            "C": [ 3877578 ],
            "B": [ 3877583 ],
            "A": [ 3877591 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877727 ],
            "CLK": [  ],
            "D": [ 3877736 ],
            "C": [ 3877735 ],
            "B": [ 3877595 ],
            "A": [ 3877601 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877729 ],
            "CLK": [  ],
            "D": [ 3877521 ],
            "C": [ 3877530 ],
            "B": [ 3877557 ],
            "A": [ 3877570 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877730 ],
            "CLK": [  ],
            "D": [ 3877485 ],
            "C": [ 3877491 ],
            "B": [ 3877539 ],
            "A": [ 3877587 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877728 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877508 ],
            "B": [ 3877512 ],
            "A": [ 3877516 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877486 ],
            "CLK": [  ],
            "D": [ 3877730 ],
            "C": [ 3877729 ],
            "B": [ 3877728 ],
            "A": [ 3877727 ]
          }
        },
        "c.counterValue_DFFE_Q_7_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877486 ],
            "Q": [ 3877715 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877715 ]
          }
        },
        "c.clockCounter_DFFR_Q_32_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R2C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877486 ],
            "CE": [  ],
            "Q": [ 3877601 ],
            "F": [  ],
            "CLK": [ 3877471 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877601 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3882335 ]
          }
        }
      },
      "netnames": {
        "scr.counter_DFFRE_Q_28_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881495 ] ,
          "attributes": {
            "ROUTING": "R14C5_A5;R14C5_N121_A5;1;R14C5_A3;R14C5_N111_A3;1;R15C5_SN20;R15C5_F1_SN20;1;R14C5_A7;R14C5_N121_A7;1;R15C5_F1;;1;R15C5_SN10;R15C5_F1_SN10;1;R14C5_A1;R14C5_N111_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT3_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 3882164 ] ,
          "attributes": {
            "ROUTING": "R12C5_S13;R12C5_Q2_S130;1;R12C5_D6;R12C5_S130_D6;1;R12C4_D6;R12C4_W121_D6;1;R11C4_X07;R11C4_N221_X07;1;R11C4_D7;R11C4_X07_D7;1;R12C5_Q2;;1;R12C5_EW20;R12C5_Q2_EW20;1;R12C4_N22;R12C4_W121_N220;1;R11C4_D0;R11C4_N221_D0;1",
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT3_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3882161 ] ,
          "attributes": {
            "ROUTING": "R12C5_D3;R12C5_X06_D3;1;R12C5_X06;R12C5_Q3_X06;1;R12C5_C6;R12C5_X06_C6;1;R12C5_W10;R12C5_Q3_W100;1;R12C4_C6;R12C4_W101_C6;1;R11C4_C7;R11C4_W241_C7;1;R12C5_Q3;;1;R12C5_N10;R12C5_Q3_N100;1;R11C5_W24;R11C5_N101_W240;1;R11C4_C0;R11C4_W241_C0;1",
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881486 ] ,
          "attributes": {
            "ROUTING": "R14C3_F6;;1;R14C3_S10;R14C3_F6_S100;1;R14C3_B1;R14C3_S100_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT3_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882158 ] ,
          "attributes": {
            "ROUTING": "R12C4_W13;R12C4_Q1_W130;1;R12C4_B6;R12C4_W130_B6;1;R11C4_B7;R11C4_X08_B7;1;R12C5_B6;R12C5_E131_B6;1;R12C4_C1;R12C4_X02_C1;1;R12C4_X02;R12C4_Q1_X02;1;R11C4_X08;R11C4_N211_X08;1;R12C5_B3;R12C5_E131_B3;1;R12C4_E13;R12C4_Q1_E130;1;R12C4_Q1;;1;R12C4_N21;R12C4_Q1_N210;1;R11C4_B0;R11C4_N211_B0;1",
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881482 ] ,
          "attributes": {
            "ROUTING": "R14C3_N21;R14C3_W212_N210;1;R14C3_A3;R14C3_N210_A3;1;R14C3_A5;R14C3_X06_A5;1;R14C3_A6;R14C3_X06_A6;1;R14C5_F1;;1;R14C5_W21;R14C5_F1_W210;1;R14C3_X06;R14C3_W212_X06;1;R14C3_A7;R14C3_X06_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT3_I0_I1[0]": {
          "hide_name": 0,
          "bits": [ 3882156 ] ,
          "attributes": {
            "ROUTING": "R11C4_S24;R11C4_F4_S240;1;R12C4_X05;R12C4_S241_X05;1;R12C4_B1;R12C4_X05_B1;1;R12C5_X02;R12C5_S231_X02;1;R12C5_A3;R12C5_X02_A3;1;R11C4_X03;R11C4_F4_X03;1;R11C4_A0;R11C4_X03_A0;1;R11C4_F4;;1;R11C4_E13;R11C4_F4_E130;1;R11C5_S23;R11C5_E131_S230;1;R12C5_A6;R12C5_S231_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_3_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882154 ] ,
          "attributes": {
            "ROUTING": "R12C5_F6;;1;R12C5_X03;R12C5_F6_X03;1;R12C5_B2;R12C5_X03_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_3_I1[0]": {
          "hide_name": 0,
          "bits": [ 3882153 ] ,
          "attributes": {
            "ROUTING": "R12C5_N13;R12C5_F4_N130;1;R12C5_A2;R12C5_N130_A2;1;R12C5_C3;R12C5_F4_C3;1;R12C5_F4;;1;R12C5_W13;R12C5_F4_W130;1;R12C4_A5;R12C4_W131_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881469 ] ,
          "attributes": {
            "ROUTING": "R15C3_S23;R15C3_S131_S230;1;R16C3_A7;R16C3_S231_A7;1;R14C3_S13;R14C3_F7_S130;1;R15C3_C7;R15C3_S131_C7;1;R14C3_F7;;1;R14C3_S27;R14C3_F7_S270;1;R16C3_A0;R16C3_S272_A0;1;R16C3_A1;R16C3_S272_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3882251 ] ,
          "attributes": {
            "ROUTING": "R13C5_F5;;1;R13C5_A4;R13C5_F5_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881464 ] ,
          "attributes": {
            "ROUTING": "R17C3_A2;R17C3_S131_A2;1;R16C3_F7;;1;R16C3_S13;R16C3_F7_S130;1;R17C3_A1;R17C3_S131_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882149 ] ,
          "attributes": {
            "ROUTING": "R11C3_F4;;1;R11C3_X03;R11C3_F4_X03;1;R11C3_B2;R11C3_X03_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.uartRx": {
          "hide_name": 0,
          "bits": [ 3882247 ] ,
          "attributes": {
            "ROUTING": "R13C4_W83;R13C4_N834_W830;1;R13C5_W25;R13C5_E838_W250;1;R13C4_A3;R13C4_W251_A3;1;R13C6_X03;R13C6_E262_X03;1;R13C6_A0;R13C6_X03_A0;1;R13C4_E25;R13C4_N834_E250;1;R13C5_A7;R13C5_E251_A7;1;R13C4_E26;R13C4_N834_E260;1;R29C2_Q6;;1;R29C2_N26;R29C2_Q6_N260;1;R27C2_N27;R27C2_N262_N270;1;R25C2_N22;R25C2_N272_N220;1;R23C2_E22;R23C2_N222_E220;1;R23C4_N22;R23C4_E222_N220;1;R21C4_N23;R21C4_N222_N230;1;R19C4_N26;R19C4_N232_N260;1;R17C4_N83;R17C4_N262_N830;1;R13C5_X08;R13C5_E251_X08;1;R13C5_B6;R13C5_X08_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:9.11-9.17",
            "hdlname": "u uartRx"
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881456 ] ,
          "attributes": {
            "ROUTING": "R17C3_A4;R17C3_X06_A4;1;R17C3_A5;R17C3_X06_A5;1;R17C3_F1;;1;R17C3_X06;R17C3_F1_X06;1;R17C3_A7;R17C3_X06_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881454 ] ,
          "attributes": {
            "ROUTING": "R17C3_F7;;1;R17C3_A3;R17C3_F7_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3882146 ] ,
          "attributes": {
            "ROUTING": "R12C3_SN10;R12C3_F6_SN10;1;R13C3_B0;R13C3_S111_B0;1;R12C3_F6;;1;R12C3_SN20;R12C3_F6_SN20;1;R13C3_B7;R13C3_S121_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881448 ] ,
          "attributes": {
            "ROUTING": "R18C9_N23;R18C9_Q3_N230;1;R17C9_A5;R17C9_N231_A5;1;R18C10_A6;R18C10_E111_A6;1;R17C8_A2;R17C8_N251_A2;1;R18C9_EW20;R18C9_Q3_EW20;1;R18C10_C1;R18C10_E121_C1;1;R18C10_A7;R18C10_E111_A7;1;R18C8_N25;R18C8_W111_N250;1;R17C8_X06;R17C8_N251_X06;1;R17C8_C4;R17C8_X06_C4;1;R18C9_Q3;;1;R18C9_EW10;R18C9_Q3_EW10;1;R18C10_A3;R18C10_E111_A3;1",
            "hdlname": "scr state",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881446 ] ,
          "attributes": {
            "ROUTING": "R17C8_B6;R17C8_W231_B6;1;R18C10_X05;R18C10_E221_X05;1;R18C10_C6;R18C10_X05_C6;1;R17C9_E27;R17C9_N131_E270;1;R17C9_D1;R17C9_E270_D1;1;R17C8_X02;R17C8_W231_X02;1;R17C8_C2;R17C8_X02_C2;1;R18C9_N13;R18C9_Q2_N130;1;R17C9_W23;R17C9_N131_W230;1;R17C8_B4;R17C8_W231_B4;1;R18C10_B7;R18C10_E131_B7;1;R18C10_C3;R18C10_X01_C3;1;R18C10_A1;R18C10_X01_A1;1;R18C9_E13;R18C9_Q2_E130;1;R18C9_Q2;;1;R18C9_E22;R18C9_Q2_E220;1;R18C10_X01;R18C10_E221_X01;1",
            "hdlname": "scr state",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:25.13-25.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881443 ] ,
          "attributes": {
            "ROUTING": "R17C9_E25;R17C9_N111_E250;1;R17C9_B5;R17C9_E250_B5;1;R18C9_SN20;R18C9_Q4_SN20;1;R17C9_C1;R17C9_N121_C1;1;R18C10_B6;R18C10_X07_B6;1;R17C8_A6;R17C8_W251_A6;1;R17C9_W21;R17C9_N111_W210;1;R17C8_B2;R17C8_W211_B2;1;R18C10_X07;R18C10_E241_X07;1;R18C10_B1;R18C10_X07_B1;1;R18C9_E24;R18C9_Q4_E240;1;R18C10_C7;R18C10_E241_C7;1;R18C9_S10;R18C9_Q4_S100;1;R18C9_E21;R18C9_S100_E210;1;R18C10_B3;R18C10_E211_B3;1;R17C8_A4;R17C8_W251_A4;1;R18C9_Q4;;1;R18C9_SN10;R18C9_Q4_SN10;1;R17C9_W25;R17C9_N111_W250;1",
            "hdlname": "scr state",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[6]": {
          "hide_name": 0,
          "bits": [ 3881439 ] ,
          "attributes": {
            "ROUTING": "R14C5_W10;R14C5_Q2_W100;1;R14C5_D1;R14C5_W100_D1;1;R14C5_X01;R14C5_Q2_X01;1;R14C5_C0;R14C5_X01_C0;1;R14C5_Q2;;1;R14C5_S13;R14C5_Q2_S130;1;R14C5_D7;R14C5_S130_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[5]": {
          "hide_name": 0,
          "bits": [ 3881438 ] ,
          "attributes": {
            "ROUTING": "R14C5_N10;R14C5_Q5_N100;1;R14C5_C5;R14C5_N100_C5;1;R14C5_C7;R14C5_N130_C7;1;R14C5_B0;R14C5_W250_B0;1;R14C5_C1;R14C5_E100_C1;1;R14C5_E10;R14C5_Q5_E100;1;R14C5_Q5;;1;R14C5_N13;R14C5_Q5_N130;1;R14C5_W25;R14C5_Q5_W250;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[4]": {
          "hide_name": 0,
          "bits": [ 3881437 ] ,
          "attributes": {
            "ROUTING": "R14C5_W80;R14C5_Q3_W800;1;R14C4_E23;R14C4_E808_E230;1;R14C5_B5;R14C5_E231_B5;1;R14C5_B3;R14C5_Q3_B3;1;R14C5_W13;R14C5_Q3_W130;1;R14C5_B7;R14C5_W130_B7;1;R14C5_X02;R14C5_Q3_X02;1;R14C5_A0;R14C5_X02_A0;1;R14C5_Q3;;1;R14C5_S10;R14C5_Q3_S100;1;R14C5_B1;R14C5_S100_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[1]": {
          "hide_name": 0,
          "bits": [ 3881434 ] ,
          "attributes": {
            "ROUTING": "R15C6_S13;R15C6_Q2_S130;1;R15C6_B2;R15C6_S130_B2;1;R15C5_B5;R15C5_W111_B5;1;R15C5_B6;R15C5_W111_B6;1;R15C5_B0;R15C5_W111_B0;1;R15C6_Q2;;1;R15C6_EW10;R15C6_Q2_EW10;1;R15C5_B1;R15C5_W111_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881432 ] ,
          "attributes": {
            "ROUTING": "R14C5_F0;;1;R14C5_SN10;R14C5_F0_SN10;1;R15C5_D7;R15C5_S111_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881431 ] ,
          "attributes": {
            "ROUTING": "R15C5_F0;;1;R15C5_N13;R15C5_F0_N130;1;R15C5_C7;R15C5_N130_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[3]": {
          "hide_name": 0,
          "bits": [ 3881430 ] ,
          "attributes": {
            "ROUTING": "R15C5_X02;R15C5_Q3_X02;1;R15C5_D6;R15C5_X02_D6;1;R15C5_W13;R15C5_Q3_W130;1;R15C5_B7;R15C5_W130_B7;1;R15C5_Q3;;1;R15C5_X06;R15C5_Q3_X06;1;R15C5_D1;R15C5_X06_D1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[2]": {
          "hide_name": 0,
          "bits": [ 3881428 ] ,
          "attributes": {
            "ROUTING": "R15C5_C5;R15C5_X08_C5;1;R15C5_X08;R15C5_Q5_X08;1;R15C5_C6;R15C5_X08_C6;1;R15C5_E13;R15C5_Q5_E130;1;R15C5_A7;R15C5_E130_A7;1;R15C5_Q5;;1;R15C5_X04;R15C5_Q5_X04;1;R15C5_C1;R15C5_X04_C1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[23]": {
          "hide_name": 0,
          "bits": [ 3881424 ] ,
          "attributes": {
            "ROUTING": "R17C5_C5;R17C5_S201_C5;1;R17C5_C3;R17C5_X01_C3;1;R16C5_X01;R16C5_Q0_X01;1;R16C5_C0;R16C5_X01_C0;1;R16C5_S20;R16C5_Q0_S200;1;R17C5_X01;R17C5_S201_X01;1;R16C5_SN20;R16C5_Q0_SN20;1;R17C5_B7;R17C5_S121_B7;1;R16C4_X05;R16C4_W201_X05;1;R16C4_C5;R16C4_X05_C5;1;R16C5_Q0;;1;R16C5_W20;R16C5_Q0_W200;1;R16C4_D7;R16C4_W201_D7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881420 ] ,
          "attributes": {
            "ROUTING": "R16C4_F7;;1;R16C4_N13;R16C4_F7_N130;1;R15C4_D6;R15C4_N131_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881419 ] ,
          "attributes": {
            "ROUTING": "R15C3_S10;R15C3_F2_S100;1;R16C3_A6;R16C3_S101_A6;1;R15C3_F2;;1;R15C3_EW20;R15C3_F2_EW20;1;R15C4_C6;R15C4_E121_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881418 ] ,
          "attributes": {
            "ROUTING": "R16C4_F4;;1;R16C4_N10;R16C4_F4_N100;1;R15C4_B6;R15C4_N101_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881417 ] ,
          "attributes": {
            "ROUTING": "R15C5_F7;;1;R15C5_W27;R15C5_F7_W270;1;R15C4_A6;R15C4_W271_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3881416 ] ,
          "attributes": {
            "ROUTING": "R15C4_F6;;1;R15C4_N10;R15C4_F6_N100;1;R15C4_A1;R15C4_N100_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[11]": {
          "hide_name": 0,
          "bits": [ 3881414 ] ,
          "attributes": {
            "ROUTING": "R16C3_W13;R16C3_Q1_W130;1;R16C3_B6;R16C3_W130_B6;1;R16C3_X02;R16C3_Q1_X02;1;R16C3_C1;R16C3_X02_C1;1;R16C3_N13;R16C3_Q1_N130;1;R16C3_C7;R16C3_N130_C7;1;R16C3_C4;R16C3_N100_C4;1;R15C3_B5;R15C3_N101_B5;1;R16C3_Q1;;1;R16C3_N10;R16C3_Q1_N100;1;R15C3_B7;R15C3_N101_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[10]": {
          "hide_name": 0,
          "bits": [ 3881413 ] ,
          "attributes": {
            "ROUTING": "R16C3_C6;R16C3_X05_C6;1;R16C3_X05;R16C3_Q0_X05;1;R16C3_B7;R16C3_X05_B7;1;R16C3_B0;R16C3_S100_B0;1;R16C3_B1;R16C3_S100_B1;1;R16C3_S10;R16C3_Q0_S100;1;R16C3_E10;R16C3_Q0_E100;1;R16C3_A4;R16C3_E100_A4;1;R15C3_A5;R15C3_N121_A5;1;R16C3_Q0;;1;R16C3_SN20;R16C3_Q0_SN20;1;R15C3_A7;R15C3_N121_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[30]": {
          "hide_name": 0,
          "bits": [ 3881410 ] ,
          "attributes": {
            "ROUTING": "R14C4_Q2;;1;R14C4_X05;R14C4_Q2_X05;1;R14C4_C6;R14C4_X05_C6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[29]": {
          "hide_name": 0,
          "bits": [ 3881409 ] ,
          "attributes": {
            "ROUTING": "R14C4_Q3;;1;R14C4_W13;R14C4_Q3_W130;1;R14C4_B6;R14C4_W130_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[28]": {
          "hide_name": 0,
          "bits": [ 3881408 ] ,
          "attributes": {
            "ROUTING": "R14C4_Q1;;1;R14C4_X06;R14C4_Q1_X06;1;R14C4_A6;R14C4_X06_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881407 ] ,
          "attributes": {
            "ROUTING": "R14C4_SN20;R14C4_F6_SN20;1;R15C4_D1;R15C4_S121_D1;1;R16C4_X03;R16C4_S262_X03;1;R16C4_D1;R16C4_X03_D1;1;R14C4_F6;;1;R14C4_S26;R14C4_F6_S260;1;R16C4_S27;R16C4_S262_S270;1;R17C4_B4;R17C4_S271_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[27]": {
          "hide_name": 0,
          "bits": [ 3881404 ] ,
          "attributes": {
            "ROUTING": "R17C4_C7;R17C4_X05_C7;1;R17C4_Q2;;1;R17C4_X05;R17C4_Q2_X05;1;R17C4_C6;R17C4_X05_C6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[26]": {
          "hide_name": 0,
          "bits": [ 3881403 ] ,
          "attributes": {
            "ROUTING": "R17C4_B7;R17C4_W130_B7;1;R17C4_Q3;;1;R17C4_W13;R17C4_Q3_W130;1;R17C4_B6;R17C4_W130_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[25]": {
          "hide_name": 0,
          "bits": [ 3881402 ] ,
          "attributes": {
            "ROUTING": "R17C5_W21;R17C5_Q1_W210;1;R17C4_X06;R17C4_W211_X06;1;R17C4_A6;R17C4_X06_A6;1;R17C5_EW20;R17C5_Q1_EW20;1;R17C4_D7;R17C4_W121_D7;1;R17C5_Q1;;1;R17C5_X02;R17C5_Q1_X02;1;R17C5_C1;R17C5_X02_C1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3881401 ] ,
          "attributes": {
            "ROUTING": "R17C4_C4;R17C4_F6_C4;1;R17C4_SN10;R17C4_F6_SN10;1;R16C4_A1;R16C4_N111_A1;1;R17C4_F6;;1;R17C4_N26;R17C4_F6_N260;1;R15C4_X05;R15C4_N262_X05;1;R15C4_B1;R15C4_X05_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3881398 ] ,
          "attributes": {
            "ROUTING": "R15C3_X04;R15C3_F5_X04;1;R15C3_D4;R15C3_X04_D4;1;R15C3_F5;;1;R15C3_E25;R15C3_F5_E250;1;R15C4_X04;R15C4_E251_X04;1;R15C4_C1;R15C4_X04_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[8]": {
          "hide_name": 0,
          "bits": [ 3881397 ] ,
          "attributes": {
            "ROUTING": "R14C3_N10;R14C3_Q5_N100;1;R14C3_C5;R14C3_N100_C5;1;R14C3_C7;R14C3_N130_C7;1;R14C3_C6;R14C3_N130_C6;1;R14C3_N13;R14C3_Q5_N130;1;R15C3_X06;R15C3_S251_X06;1;R15C3_C4;R15C3_X06_C4;1;R14C3_Q5;;1;R14C3_S25;R14C3_Q5_S250;1;R15C3_A2;R15C3_S251_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[7]": {
          "hide_name": 0,
          "bits": [ 3881396 ] ,
          "attributes": {
            "ROUTING": "R14C3_W10;R14C3_Q3_W100;1;R14C3_B5;R14C3_W100_B5;1;R14C3_B3;R14C3_Q3_B3;1;R14C3_B6;R14C3_W130_B6;1;R14C3_W13;R14C3_Q3_W130;1;R14C3_B7;R14C3_W130_B7;1;R14C3_SN20;R14C3_Q3_SN20;1;R15C3_B4;R15C3_S121_B4;1;R14C3_Q3;;1;R14C3_E23;R14C3_Q3_E230;1;R14C5_X06;R14C5_E232_X06;1;R14C5_D0;R14C5_X06_D0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[9]": {
          "hide_name": 0,
          "bits": [ 3881394 ] ,
          "attributes": {
            "ROUTING": "R14C3_SN10;R14C3_Q1_SN10;1;R15C3_S25;R15C3_S111_S250;1;R16C3_B4;R16C3_S251_B4;1;R14C3_D7;R14C3_X02_D7;1;R15C3_A4;R15C3_S211_A4;1;R15C3_B2;R15C3_S211_B2;1;R14C3_Q1;;1;R14C3_S21;R14C3_Q1_S210;1;R14C3_D6;R14C3_X02_D6;1;R14C3_X02;R14C3_Q1_X02;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881393 ] ,
          "attributes": {
            "ROUTING": "R15C3_F4;;1;R15C3_E13;R15C3_F4_E130;1;R15C4_B0;R15C4_E131_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[16]": {
          "hide_name": 0,
          "bits": [ 3881389 ] ,
          "attributes": {
            "ROUTING": "R16C3_E27;R16C3_N131_E270;1;R16C4_A6;R16C4_E271_A6;1;R17C3_B3;R17C3_Q3_B3;1;R17C3_C6;R17C3_N130_C6;1;R17C3_N13;R17C3_Q3_N130;1;R16C3_D5;R16C3_N131_D5;1;R17C3_Q3;;1;R17C3_EW10;R17C3_Q3_EW10;1;R17C4_A1;R17C4_E111_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[15]": {
          "hide_name": 0,
          "bits": [ 3881386 ] ,
          "attributes": {
            "ROUTING": "R16C3_X06;R16C3_N251_X06;1;R16C3_D2;R16C3_X06_D2;1;R17C3_C5;R17C3_S220_C5;1;R17C3_C7;R17C3_E220_C7;1;R17C3_B6;R17C3_W130_B6;1;R17C4_N25;R17C4_E251_N250;1;R16C4_B7;R16C4_N251_B7;1;R17C3_W13;R17C3_Q5_W130;1;R17C3_N25;R17C3_Q5_N250;1;R16C3_A3;R16C3_N251_A3;1;R17C3_E25;R17C3_Q5_E250;1;R17C3_Q5;;1;R17C3_E22;R17C3_E100_E220;1;R17C3_S22;R17C3_E100_S220;1;R17C3_E10;R17C3_Q5_E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[14]": {
          "hide_name": 0,
          "bits": [ 3881382 ] ,
          "attributes": {
            "ROUTING": "R17C3_SN10;R17C3_Q4_SN10;1;R16C3_C5;R16C3_N111_C5;1;R17C3_X03;R17C3_Q4_X03;1;R17C3_B5;R17C3_X03_B5;1;R17C3_X07;R17C3_Q4_X07;1;R17C3_B7;R17C3_X07_B7;1;R17C3_A6;R17C3_E130_A6;1;R17C3_E13;R17C3_Q4_E130;1;R17C4_N23;R17C4_E131_N230;1;R16C4_A7;R16C4_N231_A7;1;R17C3_Q4;;1;R17C3_N24;R17C3_Q4_N240;1;R16C3_C2;R16C3_N241_C2;1;R17C3_B4;R17C3_X03_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[13]": {
          "hide_name": 0,
          "bits": [ 3881377 ] ,
          "attributes": {
            "ROUTING": "R17C3_N10;R17C3_Q2_N100;1;R16C3_E20;R16C3_N101_E200;1;R16C3_A2;R16C3_E200_A2;1;R16C3_A5;R16C3_N121_A5;1;R15C3_D3;R15C3_N221_D3;1;R17C3_S10;R17C3_Q2_S100;1;R17C3_B1;R17C3_S100_B1;1;R15C3_X07;R15C3_N221_X07;1;R15C3_D5;R15C3_X07_D5;1;R17C3_SN20;R17C3_Q2_SN20;1;R16C3_N22;R16C3_N121_N220;1;R17C3_Q2;;1;R17C3_X01;R17C3_Q2_X01;1;R17C3_B2;R17C3_X01_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[12]": {
          "hide_name": 0,
          "bits": [ 3881375 ] ,
          "attributes": {
            "ROUTING": "R16C3_D6;R16C3_S111_D6;1;R15C3_B1;R15C3_Q1_B1;1;R15C3_N10;R15C3_Q1_N100;1;R15C3_C5;R15C3_N100_C5;1;R15C3_X02;R15C3_Q1_X02;1;R15C3_C3;R15C3_X02_C3;1;R16C3_D7;R16C3_S111_D7;1;R15C3_Q1;;1;R15C3_SN10;R15C3_Q1_SN10;1;R16C3_D4;R16C3_S111_D4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881373 ] ,
          "attributes": {
            "ROUTING": "R15C3_E26;R15C3_N262_E260;1;R15C4_X03;R15C4_E261_X03;1;R15C4_A0;R15C4_X03_A0;1;R17C3_F6;;1;R17C3_N26;R17C3_F6_N260;1;R15C3_X01;R15C3_N262_X01;1;R15C3_B3;R15C3_X01_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881372 ] ,
          "attributes": {
            "ROUTING": "R15C3_A1;R15C3_F7_A1;1;R15C3_F7;;1;R15C3_A3;R15C3_F7_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882245 ] ,
          "attributes": {
            "ROUTING": "R13C4_E27;R13C4_E131_E270;1;R13C5_A5;R13C5_E271_A5;1;R13C3_EW10;R13C3_F7_EW10;1;R13C4_A4;R13C4_E111_A4;1;R13C3_F7;;1;R13C3_E13;R13C3_F7_E130;1;R13C4_N27;R13C4_E131_N270;1;R12C4_A2;R12C4_N271_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3882143 ] ,
          "attributes": {
            "ROUTING": "R13C3_B3;R13C3_X03_B3;1;R13C3_F6;;1;R13C3_X03;R13C3_F6_X03;1;R13C3_A7;R13C3_X03_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[18]": {
          "hide_name": 0,
          "bits": [ 3881364 ] ,
          "attributes": {
            "ROUTING": "R15C4_C2;R15C4_X01_C2;1;R15C4_W10;R15C4_Q2_W100;1;R15C4_D0;R15C4_W100_D0;1;R15C4_S22;R15C4_Q2_S220;1;R15C4_C5;R15C4_S220_C5;1;R15C4_Q2;;1;R15C4_X01;R15C4_Q2_X01;1;R15C4_A7;R15C4_X01_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[17]": {
          "hide_name": 0,
          "bits": [ 3881359 ] ,
          "attributes": {
            "ROUTING": "R15C4_SN20;R15C4_Q3_SN20;1;R16C4_E22;R16C4_S121_E220;1;R16C4_C6;R16C4_E220_C6;1;R15C4_W24;R15C4_N130_W240;1;R15C4_B2;R15C4_W240_B2;1;R15C4_B3;R15C4_Q3_B3;1;R15C4_N13;R15C4_Q3_N130;1;R15C4_N24;R15C4_N130_N240;1;R15C4_B5;R15C4_N240_B5;1;R15C4_X02;R15C4_Q3_X02;1;R15C4_C0;R15C4_X02_C0;1;R15C4_EW20;R15C4_Q3_EW20;1;R15C3_S26;R15C3_W121_S260;1;R16C3_C3;R16C3_S261_C3;1;R15C4_Q3;;1;R15C4_S23;R15C4_Q3_S230;1;R17C4_B1;R17C4_S232_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881357 ] ,
          "attributes": {
            "ROUTING": "R15C4_A2;R15C4_E111_A2;1;R15C4_A3;R15C4_E111_A3;1;R15C3_F3;;1;R15C3_EW10;R15C3_F3_EW10;1;R15C4_A5;R15C4_E111_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882142 ] ,
          "attributes": {
            "ROUTING": "R13C3_A0;R13C3_W131_A0;1;R13C3_A3;R13C3_W131_A3;1;R13C3_N23;R13C3_W131_N230;1;R13C3_C2;R13C3_N230_C2;1;R13C3_A1;R13C3_W131_A1;1;R13C4_F6;;1;R13C4_W13;R13C4_F6_W130;1;R13C3_N27;R13C3_W131_N270;1;R11C3_A2;R11C3_N272_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[19]": {
          "hide_name": 0,
          "bits": [ 3881350 ] ,
          "attributes": {
            "ROUTING": "R15C5_W10;R15C5_Q4_W100;1;R15C5_B4;R15C5_W100_B4;1;R15C5_S13;R15C5_Q4_S130;1;R16C5_A2;R16C5_S131_A2;1;R15C4_B4;R15C4_W111_B4;1;R15C5_Q4;;1;R15C5_EW10;R15C5_Q4_EW10;1;R15C4_B7;R15C4_W111_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881348 ] ,
          "attributes": {
            "ROUTING": "R15C4_A4;R15C4_F5_A4;1;R15C4_F5;;1;R15C4_E25;R15C4_F5_E250;1;R15C5_A4;R15C5_E251_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882242 ] ,
          "attributes": {
            "ROUTING": "R12C3_F4;;1;R12C3_EW10;R12C3_F4_EW10;1;R12C4_A6;R12C4_E111_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[20]": {
          "hide_name": 0,
          "bits": [ 3881339 ] ,
          "attributes": {
            "ROUTING": "R16C5_B6;R16C5_X08_B6;1;R16C5_X08;R16C5_Q5_X08;1;R16C5_B5;R16C5_X08_B5;1;R16C5_EW10;R16C5_Q5_EW10;1;R16C4_B3;R16C4_W111_B3;1;R16C5_X04;R16C5_Q5_X04;1;R16C5_C2;R16C5_X04_C2;1;R16C5_B7;R16C5_W130_B7;1;R16C4_A0;R16C4_W131_A0;1;R16C5_Q5;;1;R16C5_W13;R16C5_Q5_W130;1;R16C4_A4;R16C4_W131_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881337 ] ,
          "attributes": {
            "ROUTING": "R15C4_S13;R15C4_F4_S130;1;R16C4_A3;R16C4_S131_A3;1;R16C5_A5;R16C5_S211_A5;1;R15C4_F4;;1;R15C4_EW10;R15C4_F4_EW10;1;R15C5_S21;R15C5_E111_S210;1;R16C5_A7;R16C5_S211_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[21]": {
          "hide_name": 0,
          "bits": [ 3881332 ] ,
          "attributes": {
            "ROUTING": "R16C4_E10;R16C4_Q3_E100;1;R16C4_A5;R16C4_E100_A5;1;R16C4_C3;R16C4_X02_C3;1;R16C5_C6;R16C5_X06_C6;1;R16C4_X02;R16C4_Q3_X02;1;R16C5_D2;R16C5_X06_D2;1;R16C4_E23;R16C4_Q3_E230;1;R16C5_X06;R16C5_E231_X06;1;R16C5_C7;R16C5_X06_C7;1;R16C4_Q3;;1;R16C4_W10;R16C4_Q3_W100;1;R16C4_B4;R16C4_W100_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3882136 ] ,
          "attributes": {
            "ROUTING": "R12C4_B4;R12C4_X03_B4;1;R12C4_X07;R12C4_Q4_X07;1;R12C4_B0;R12C4_X07_B0;1;R12C4_N10;R12C4_Q4_N100;1;R12C4_C5;R12C4_N100_C5;1;R12C4_X03;R12C4_Q4_X03;1;R12C4_D3;R12C4_X03_D3;1;R11C4_W21;R11C4_N111_W210;1;R11C3_B5;R11C3_W211_B5;1;R12C4_EW20;R12C4_Q4_EW20;1;R12C3_D0;R12C3_W121_D0;1;R12C4_Q4;;1;R12C4_SN10;R12C4_Q4_SN10;1;R11C4_C4;R11C4_N111_C4;1",
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881328 ] ,
          "attributes": {
            "ROUTING": "R16C5_A0;R16C5_F7_A0;1;R16C5_A4;R16C5_F7_A4;1;R17C5_B1;R17C5_S111_B1;1;R16C5_SN10;R16C5_F7_SN10;1;R17C5_B0;R17C5_S111_B0;1;R16C5_F7;;1;R16C5_S10;R16C5_F7_S100;1;R17C5_A5;R17C5_S101_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[22]": {
          "hide_name": 0,
          "bits": [ 3881323 ] ,
          "attributes": {
            "ROUTING": "R17C5_B3;R17C5_X03_B3;1;R16C5_B0;R16C5_S240_B0;1;R16C5_B4;R16C5_W100_B4;1;R17C5_B5;R17C5_X03_B5;1;R16C5_S24;R16C5_Q4_S240;1;R17C5_X03;R17C5_S241_X03;1;R17C5_A7;R17C5_X03_A7;1;R16C5_EW20;R16C5_Q4_EW20;1;R16C4_D0;R16C4_W121_D0;1;R16C5_Q4;;1;R16C5_W10;R16C5_Q4_W100;1;R16C4_C7;R16C4_W101_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3882239 ] ,
          "attributes": {
            "ROUTING": "R12C4_F6;;1;R12C4_C3;R12C4_F6_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[31]": {
          "hide_name": 0,
          "bits": [ 3881319 ] ,
          "attributes": {
            "ROUTING": "R14C4_Q5;;1;R14C4_X04;R14C4_Q5_X04;1;R14C4_D6;R14C4_X04_D6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[32]": {
          "hide_name": 0,
          "bits": [ 3881317 ] ,
          "attributes": {
            "ROUTING": "R16C4_N22;R16C4_Q2_N220;1;R16C4_C1;R16C4_N220_C1;1;R17C4_X07;R17C4_S221_X07;1;R17C4_A4;R17C4_X07_A4;1;R16C4_Q2;;1;R16C4_S22;R16C4_Q2_S220;1;R17C4_D1;R17C4_S221_D1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881300 ] ,
          "attributes": {
            "ROUTING": "R17C5_E22;R17C5_S221_E220;1;R17C7_E22;R17C7_E222_E220;1;R17C8_D2;R17C8_E221_D2;1;R16C4_E13;R16C4_F1_E130;1;R16C5_N27;R16C5_E131_N270;1;R15C5_A3;R15C5_N271_A3;1;R15C5_C4;R15C5_N221_C4;1;R14C3_A1;R14C3_X01_A1;1;R14C3_X01;R14C3_N262_X01;1;R16C5_C5;R16C5_E121_C5;1;R15C4_C3;R15C4_N121_C3;1;R16C3_W23;R16C3_W131_W230;1;R16C3_C0;R16C3_W230_C0;1;R16C5_C4;R16C5_E121_C4;1;R16C3_D1;R16C3_W121_D1;1;R16C5_N22;R16C5_E121_N220;1;R17C5_D1;R17C5_S221_D1;1;R16C4_W13;R16C4_F1_W130;1;R16C4_D3;R16C4_W130_D3;1;R16C5_S22;R16C5_E121_S220;1;R17C5_D0;R17C5_S221_D0;1;R17C3_C3;R17C3_S261_C3;1;R16C3_N26;R16C3_W121_N260;1;R15C3_C1;R15C3_N261_C1;1;R16C5_S26;R16C5_E121_S260;1;R16C5_D0;R16C5_S260_D0;1;R15C5_D5;R15C5_E221_D5;1;R17C3_D5;R17C3_S261_D5;1;R16C3_S26;R16C3_W121_S260;1;R17C3_C2;R17C3_S261_C2;1;R14C5_D5;R14C5_N262_D5;1;R15C6_B4;R15C6_X01_B4;1;R16C4_N21;R16C4_F1_N210;1;R15C4_X08;R15C4_N211_X08;1;R14C5_X05;R14C5_N262_X05;1;R14C5_A2;R14C5_X05_A2;1;R14C3_C3;R14C3_N262_C3;1;R15C4_D2;R15C4_X08_D2;1;R16C5_N26;R16C5_E121_N260;1;R14C5_C3;R14C5_N262_C3;1;R16C4_SN20;R16C4_F1_SN20;1;R15C4_E22;R15C4_N121_E220;1;R15C6_X01;R15C6_E222_X01;1;R15C6_C2;R15C6_X01_C2;1;R16C4_F1;;1;R16C4_EW20;R16C4_F1_EW20;1;R14C3_D5;R14C3_N262_D5;1;R17C4_W26;R17C4_S121_W260;1;R17C3_C4;R17C3_W261_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[0]": {
          "hide_name": 0,
          "bits": [ 3881297 ] ,
          "attributes": {
            "ROUTING": "R15C6_E10;R15C6_Q4_E100;1;R15C6_A4;R15C6_E100_A4;1;R15C6_A2;R15C6_N130_A2;1;R15C6_N13;R15C6_Q4_N130;1;R15C5_A5;R15C5_W131_A5;1;R15C5_A6;R15C5_W131_A6;1;R15C5_A0;R15C5_W131_A0;1;R15C6_Q4;;1;R15C6_W13;R15C6_Q4_W130;1;R15C5_A1;R15C5_W131_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882132 ] ,
          "attributes": {
            "ROUTING": "R12C5_B4;R12C5_F1_B4;1;R12C5_F1;;1;R12C5_EW10;R12C5_F1_EW10;1;R12C4_B7;R12C4_W111_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3881295 ] ,
          "attributes": {
            "ROUTING": "R16C3_X07;R16C3_N221_X07;1;R16C3_CE0;R16C3_X07_CE0;1;R15C5_CE2;R15C5_X05_CE2;1;R15C4_N22;R15C4_N272_N220;1;R14C4_W22;R14C4_N221_W220;1;R14C3_X05;R14C3_W221_X05;1;R14C3_CE2;R14C3_X05_CE2;1;R15C4_X06;R15C4_N272_X06;1;R15C4_CE1;R15C4_X06_CE1;1;R15C6_N27;R15C6_N262_N270;1;R14C6_W27;R14C6_N271_W270;1;R14C4_X08;R14C4_W272_X08;1;R14C4_CE1;R14C4_X08_CE1;1;R17C5_X08;R17C5_W271_X08;1;R17C5_CE0;R17C5_X08_CE0;1;R17C3_N22;R17C3_W221_N220;1;R15C3_X05;R15C3_N222_X05;1;R15C3_CE0;R15C3_X05_CE0;1;R15C6_CE1;R15C6_X07_CE1;1;R17C3_CE2;R17C3_X05_CE2;1;R15C6_X07;R15C6_N262_X07;1;R15C6_CE2;R15C6_X07_CE2;1;R17C4_W27;R17C4_W262_W270;1;R17C3_N27;R17C3_W271_N270;1;R15C3_N22;R15C3_N272_N220;1;R14C3_X07;R14C3_N221_X07;1;R14C3_CE0;R14C3_X07_CE0;1;R17C3_CE1;R17C3_X05_CE1;1;R16C5_CE2;R16C5_X05_CE2;1;R17C6_W26;R17C6_W262_W260;1;R17C5_N26;R17C5_W261_N260;1;R16C5_X05;R16C5_N261_X05;1;R16C5_CE0;R16C5_X05_CE0;1;R17C8_W26;R17C8_F6_W260;1;R17C6_W27;R17C6_W262_W270;1;R17C4_X08;R17C4_W272_X08;1;R17C4_CE1;R17C4_X08_CE1;1;R17C4_N27;R17C4_W272_N270;1;R14C4_CE0;R14C4_X08_CE0;1;R16C4_X06;R16C4_N271_X06;1;R16C4_CE1;R16C4_X06_CE1;1;R17C3_X05;R17C3_W221_X05;1;R14C5_CE2;R14C5_X08_CE2;1;R14C5_X08;R14C5_W271_X08;1;R14C3_CE1;R14C3_X07_CE1;1;R14C5_CE1;R14C5_X08_CE1;1;R17C8_F6;;1;R17C4_W22;R17C4_W272_W220;1;R15C5_X05;R15C5_N262_X05;1;R15C5_CE1;R15C5_X05_CE1;1;R17C6_N26;R17C6_W262_N260;1;R14C4_CE2;R14C4_X08_CE2;1"
          }
        },
        "scr.commandIndex[3]": {
          "hide_name": 0,
          "bits": [ 3881292 ] ,
          "attributes": {
            "ROUTING": "R16C14_B6;R16C14_E232_B6;1;R16C14_A4;R16C14_E251_A4;1;R17C14_C3;R17C14_E242_C3;1;R16C14_D5;R16C14_E221_D5;1;R15C12_D1;R15C12_N101_D1;1;R17C13_X08;R17C13_S231_X08;1;R17C13_C5;R17C13_X08_C5;1;R15C12_B6;R15C12_N101_B6;1;R16C12_N13;R16C12_Q3_N130;1;R15C12_B3;R15C12_N131_B3;1;R16C12_N10;R16C12_Q3_N100;1;R15C12_B5;R15C12_N101_B5;1;R16C12_EW10;R16C12_Q3_EW10;1;R16C13_E25;R16C13_E111_E250;1;R17C12_A7;R17C12_S101_A7;1;R16C12_A3;R16C12_N130_A3;1;R17C12_E24;R17C12_S101_E240;1;R17C14_C6;R17C14_X06_C6;1;R16C12_E23;R16C12_Q3_E230;1;R16C14_B3;R16C14_E232_B3;1;R17C14_X06;R17C14_E231_X06;1;R17C14_A7;R17C14_X06_A7;1;R17C13_B3;R17C13_S231_B3;1;R17C12_A2;R17C12_S131_A2;1;R16C12_S10;R16C12_Q3_S100;1;R17C12_A6;R17C12_S101_A6;1;R16C12_S13;R16C12_Q3_S130;1;R17C12_A1;R17C12_S131_A1;1;R17C13_E23;R17C13_S231_E230;1;R16C12_EW20;R16C12_Q3_EW20;1;R16C13_E22;R16C13_E121_E220;1;R16C12_Q3;;1;R16C12_E13;R16C12_Q3_E130;1;R16C13_S23;R16C13_E131_S230;1;R17C13_A7;R17C13_S231_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "u.dataIn_LUT4_I0_2_F[3]": {
          "hide_name": 0,
          "bits": [ 3882270 ] ,
          "attributes": {
            "ROUTING": "R9C5_F3;;1;R9C5_W13;R9C5_F3_W130;1;R9C5_D2;R9C5_W130_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[4]": {
          "hide_name": 0,
          "bits": [ 3881285 ] ,
          "attributes": {
            "ROUTING": "R17C12_B3;R17C12_W240_B3;1;R17C12_W24;R17C12_Q4_W240;1;R17C12_B2;R17C12_W240_B2;1;R17C12_B6;R17C12_X07_B6;1;R17C12_X07;R17C12_Q4_X07;1;R17C12_B1;R17C12_X07_B1;1;R17C13_A3;R17C13_E111_A3;1;R17C14_A3;R17C14_E251_A3;1;R16C14_A6;R16C14_X03_A6;1;R16C14_B5;R16C14_N240_B5;1;R16C12_E22;R16C12_N121_E220;1;R16C14_X05;R16C14_E222_X05;1;R17C14_B7;R17C14_E211_B7;1;R17C13_B7;R17C13_N250_B7;1;R15C12_X05;R15C12_N242_X05;1;R15C12_A4;R15C12_X05_A4;1;R17C14_A6;R17C14_E251_A6;1;R17C12_EW10;R17C12_Q4_EW10;1;R15C12_X03;R15C12_N242_X03;1;R15C12_D3;R15C12_X03_D3;1;R17C13_N25;R17C13_E111_N250;1;R16C14_X03;R16C14_E242_X03;1;R17C12_N24;R17C12_Q4_N240;1;R15C12_D5;R15C12_N242_D5;1;R16C14_N24;R16C14_E242_N240;1;R16C14_C4;R16C14_X05_C4;1;R16C12_E24;R16C12_N101_E240;1;R16C14_B7;R16C14_X05_B7;1;R17C12_SN20;R17C12_Q4_SN20;1;R17C12_Q4;;1;R17C13_E25;R17C13_E111_E250;1;R17C12_N10;R17C12_Q4_N100;1;R16C14_A3;R16C14_X05_A3;1;R17C13_E21;R17C13_E111_E210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881283 ] ,
          "attributes": {
            "ROUTING": "R17C13_A2;R17C13_F7_A2;1;R17C13_A6;R17C13_F7_A6;1;R17C13_F7;;1;R17C13_W13;R17C13_F7_W130;1;R17C12_A4;R17C12_W131_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:108.25-108.44|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[5]": {
          "hide_name": 0,
          "bits": [ 3881280 ] ,
          "attributes": {
            "ROUTING": "R17C12_N13;R17C12_Q5_N130;1;R17C12_A3;R17C12_N130_A3;1;R17C12_C2;R17C12_X04_C2;1;R17C12_X08;R17C12_Q5_X08;1;R17C12_C6;R17C12_X08_C6;1;R17C12_X04;R17C12_Q5_X04;1;R17C12_C1;R17C12_X04_C1;1;R17C14_D7;R17C14_X04_D7;1;R17C14_D6;R17C14_X04_D6;1;R17C13_X04;R17C13_E251_X04;1;R17C13_C3;R17C13_X04_C3;1;R15C12_D6;R15C12_X04_D6;1;R16C14_C5;R16C14_X06_C5;1;R17C14_X04;R17C14_E252_X04;1;R17C14_B3;R17C14_X04_B3;1;R16C12_E21;R16C12_N111_E210;1;R16C14_X06;R16C14_E212_X06;1;R16C14_A7;R16C14_X06_A7;1;R15C12_A3;R15C12_N252_A3;1;R17C12_N25;R17C12_Q5_N250;1;R15C12_X04;R15C12_N252_X04;1;R15C12_C1;R15C12_X04_C1;1;R17C12_SN10;R17C12_Q5_SN10;1;R16C12_N21;R16C12_N111_N210;1;R15C12_A5;R15C12_N211_A5;1;R16C14_D4;R16C14_X04_D4;1;R17C12_Q5;;1;R17C12_E25;R17C12_Q5_E250;1;R17C14_N25;R17C14_E252_N250;1;R16C14_X04;R16C14_N251_X04;1;R16C14_C3;R16C14_X04_C3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881278 ] ,
          "attributes": {
            "ROUTING": "R17C12_X06;R17C12_F1_X06;1;R17C12_A5;R17C12_X06_A5;1;R17C12_B7;R17C12_F1_B7;1;R17C13_B2;R17C13_E211_B2;1;R17C13_B5;R17C13_E211_B5;1;R17C12_F1;;1;R17C12_E21;R17C12_F1_E210;1;R17C13_B6;R17C13_E211_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:108.25-108.44|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[7]": {
          "hide_name": 0,
          "bits": [ 3881275 ] ,
          "attributes": {
            "ROUTING": "R18C12_W13;R18C12_Q3_W130;1;R18C11_W27;R18C11_W131_W270;1;R18C10_A2;R18C10_W271_A2;1;R17C12_B0;R17C12_N231_B0;1;R15C12_X02;R15C12_N231_X02;1;R15C12_C3;R15C12_X02_C3;1;R15C12_A6;R15C12_N231_A6;1;R15C12_X08;R15C12_N231_X08;1;R15C12_C5;R15C12_X08_C5;1;R18C12_Q3;;1;R18C12_N23;R18C12_Q3_N230;1;R16C12_N23;R16C12_N232_N230;1;R15C12_B1;R15C12_N231_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881269 ] ,
          "attributes": {
            "ROUTING": "R17C12_EW20;R17C12_F0_EW20;1;R17C13_C2;R17C13_E121_C2;1;R18C12_A3;R18C12_S131_A3;1;R17C12_D3;R17C12_F0_D3;1;R17C12_S13;R17C12_F0_S130;1;R17C13_D3;R17C13_E201_D3;1;R17C14_X05;R17C14_E202_X05;1;R17C14_A5;R17C14_X05_A5;1;R17C14_A1;R17C14_N200_A1;1;R16C14_X01;R16C14_N201_X01;1;R16C14_A1;R16C14_X01_A1;1;R17C14_D3;R17C14_E202_D3;1;R16C14_X07;R16C14_N201_X07;1;R16C14_D6;R16C14_X07_D6;1;R17C12_F0;;1;R17C12_E20;R17C12_F0_E200;1;R17C14_N20;R17C14_E202_N200;1;R16C14_D3;R16C14_N201_D3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:108.25-108.44|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[6]": {
          "hide_name": 0,
          "bits": [ 3881266 ] ,
          "attributes": {
            "ROUTING": "R17C14_C7;R17C14_X08_C7;1;R16C12_E27;R16C12_N271_E270;1;R16C14_A5;R16C14_E272_A5;1;R17C14_X08;R17C14_E272_X08;1;R17C14_B6;R17C14_X08_B6;1;R17C12_D6;R17C12_N270_D6;1;R15C12_A7;R15C12_X06_A7;1;R17C11_E10;R17C11_Q4_E100;1;R17C12_D2;R17C12_E101_D2;1;R15C12_X06;R15C12_N272_X06;1;R15C12_C6;R15C12_X06_C6;1;R17C12_N27;R17C12_E131_N270;1;R15C12_A1;R15C12_N272_A1;1;R17C11_Q4;;1;R17C11_E13;R17C11_Q4_E130;1;R17C12_E27;R17C12_E131_E270;1;R17C14_N27;R17C14_E272_N270;1;R16C14_B4;R16C14_N271_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881264 ] ,
          "attributes": {
            "ROUTING": "R17C13_C6;R17C13_X05_C6;1;R17C12_E22;R17C12_F2_E220;1;R17C13_X05;R17C13_E221_X05;1;R17C13_A5;R17C13_X05_A5;1;R17C12_X05;R17C12_F2_X05;1;R17C12_C7;R17C12_X05_C7;1;R17C12_F2;;1;R17C12_W13;R17C12_F2_W130;1;R17C11_A4;R17C11_W131_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:108.25-108.44|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dc_DFFSE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3881262 ] ,
          "attributes": {
            "ROUTING": "R16C10_E27;R16C10_N272_E270;1;R16C12_CE1;R16C12_E272_CE1;1;R18C10_E27;R18C10_F7_E270;1;R18C12_CE1;R18C12_E272_CE1;1;R17C11_CE2;R17C11_E271_CE2;1;R17C12_CE2;R17C12_E272_CE2;1;R18C10_N27;R18C10_F7_N270;1;R17C10_E27;R17C10_N271_E270;1;R18C10_F7;;1;R18C10_A4;R18C10_F7_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3881258 ] ,
          "attributes": {
            "ROUTING": "R17C10_F3;;1;R17C10_X06;R17C10_F3_X06;1;R17C10_LSR2;R17C10_X06_LSR2;1"
          }
        },
        "scr.bitNumber[3]": {
          "hide_name": 0,
          "bits": [ 3881257 ] ,
          "attributes": {
            "ROUTING": "R17C10_N13;R17C10_Q4_N130;1;R17C10_C6;R17C10_N130_C6;1;R17C10_Q4;;1;R17C10_X07;R17C10_Q4_X07;1;R17C10_D4;R17C10_X07_D4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3882131 ] ,
          "attributes": {
            "ROUTING": "R12C4_A4;R12C4_F7_A4;1;R12C4_X04;R12C4_F7_X04;1;R12C4_C0;R12C4_X04_C0;1;R12C4_F7;;1;R12C4_A1;R12C4_F7_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881253 ] ,
          "attributes": {
            "ROUTING": "R14C3_LSR2;R14C3_X08_LSR2;1;R15C5_LSR1;R15C5_X07_LSR1;1;R14C3_LSR0;R14C3_X08_LSR0;1;R15C4_N25;R15C4_N242_N250;1;R14C4_W25;R14C4_N251_W250;1;R17C3_LSR2;R17C3_X08_LSR2;1;R15C5_X07;R15C5_W241_X07;1;R15C5_LSR2;R15C5_X07_LSR2;1;R17C4_W25;R17C4_W242_W250;1;R17C3_X08;R17C3_W251_X08;1;R17C3_LSR1;R17C3_X08_LSR1;1;R17C9_N26;R17C9_E121_N260;1;R16C9_X03;R16C9_N261_X03;1;R16C9_B4;R16C9_X03_B4;1;R17C6_W24;R17C6_W242_W240;1;R17C5_X07;R17C5_W241_X07;1;R17C5_LSR0;R17C5_X07_LSR0;1;R14C4_LSR0;R14C4_X07_LSR0;1;R14C5_LSR2;R14C5_X07_LSR2;1;R15C4_X07;R15C4_W242_X07;1;R15C4_LSR1;R15C4_X07_LSR1;1;R17C8_EW20;R17C8_F4_EW20;1;R17C9_C0;R17C9_E121_C0;1;R15C6_W24;R15C6_N242_W240;1;R15C4_W25;R15C4_W242_W250;1;R15C3_X08;R15C3_W251_X08;1;R15C3_LSR0;R15C3_X08_LSR0;1;R15C6_X05;R15C6_N242_X05;1;R15C6_LSR1;R15C6_X05_LSR1;1;R14C4_LSR1;R14C4_X07_LSR1;1;R16C4_X07;R16C4_W242_X07;1;R16C4_LSR1;R16C4_X07_LSR1;1;R17C6_W82;R17C6_W242_W820;1;R17C3_E27;R17C3_E828_E270;1;R17C4_LSR1;R17C4_E271_LSR1;1;R16C4_W25;R16C4_W242_W250;1;R16C3_X08;R16C3_W251_X08;1;R16C3_LSR0;R16C3_X08_LSR0;1;R16C5_LSR2;R16C5_X07_LSR2;1;R18C9_CE0;R18C9_E271_CE0;1;R14C3_LSR1;R14C3_X08_LSR1;1;R14C3_X08;R14C3_W251_X08;1;R17C4_N24;R17C4_W242_N240;1;R14C5_X07;R14C5_W241_X07;1;R14C5_LSR1;R14C5_X07_LSR1;1;R16C6_W24;R16C6_N241_W240;1;R16C5_X07;R16C5_W241_X07;1;R16C5_LSR0;R16C5_X07_LSR0;1;R15C6_N24;R15C6_N242_N240;1;R14C6_W24;R14C6_N241_W240;1;R14C4_X07;R14C4_W242_X07;1;R14C4_LSR2;R14C4_X07_LSR2;1;R17C8_S13;R17C8_F4_S130;1;R18C8_E27;R18C8_S131_E270;1;R18C9_A3;R18C9_E271_A3;1;R17C8_F4;;1;R17C8_W24;R17C8_F4_W240;1;R17C6_N24;R17C6_W242_N240;1;R15C6_D4;R15C6_N242_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881252 ] ,
          "attributes": {
            "ROUTING": "R17C9_B0;R17C9_W211_B0;1;R16C10_W21;R16C10_S211_W210;1;R16C9_X06;R16C9_W211_X06;1;R16C9_A4;R16C9_X06_A4;1;R17C10_W21;R17C10_S212_W210;1;R17C9_X02;R17C9_W211_X02;1;R17C9_A1;R17C9_X02_A1;1;R15C6_E81;R15C6_E212_E810;1;R15C10_S21;R15C10_E814_S210;1;R17C10_S21;R17C10_S212_S210;1;R18C10_W21;R18C10_S211_W210;1;R18C9_X02;R18C9_W211_X02;1;R18C9_A1;R18C9_X02_A1;1;R15C6_C4;R15C6_X06_C4;1;R15C4_F1;;1;R15C4_E21;R15C4_F1_E210;1;R15C6_X06;R15C6_E212_X06;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881251 ] ,
          "attributes": {
            "ROUTING": "R17C10_W13;R17C10_F6_W130;1;R17C9_A0;R17C9_W131_A0;1;R17C10_F6;;1;R17C10_EW10;R17C10_F6_EW10;1;R17C9_B1;R17C9_W111_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881249 ] ,
          "attributes": {
            "ROUTING": "R17C9_F0;;1;R17C9_EW10;R17C9_F0_EW10;1;R17C10_A2;R17C10_E111_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3882128 ] ,
          "attributes": {
            "ROUTING": "R13C4_X07;R13C4_F4_X07;1;R13C4_A5;R13C4_X07_A5;1;R13C4_F4;;1;R13C4_N13;R13C4_F4_N130;1;R12C4_E27;R12C4_N131_E270;1;R12C5_A4;R12C5_E271_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881244 ] ,
          "attributes": {
            "ROUTING": "R17C10_W24;R17C10_N101_W240;1;R17C10_B2;R17C10_W240_B2;1;R18C10_SN10;R18C10_F4_SN10;1;R17C10_A3;R17C10_N111_A3;1;R17C11_X06;R17C11_N271_X06;1;R17C11_A6;R17C11_X06_A6;1;R18C10_N10;R18C10_F4_N100;1;R17C10_D0;R17C10_N101_D0;1;R18C11_A4;R18C11_E111_A4;1;R18C9_B4;R18C9_W111_B4;1;R18C10_EW10;R18C10_F4_EW10;1;R18C9_B3;R18C9_W111_B3;1;R17C11_X04;R17C11_N271_X04;1;R17C11_C0;R17C11_X04_C0;1;R18C10_F4;;1;R18C10_E13;R18C10_F4_E130;1;R18C11_N27;R18C11_E131_N270;1;R17C11_A3;R17C11_N271_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3881241 ] ,
          "attributes": {
            "ROUTING": "R17C10_B6;R17C10_W111_B6;1;R17C11_B3;R17C11_Q3_B3;1;R17C11_S10;R17C11_Q3_S100;1;R17C11_B0;R17C11_S100_B0;1;R17C10_B0;R17C10_W111_B0;1;R17C11_EW10;R17C11_Q3_EW10;1;R17C10_B4;R17C10_W111_B4;1;R16C13_D0;R16C13_X06_D0;1;R16C13_C4;R16C13_X06_C4;1;R16C13_C5;R16C13_X06_C5;1;R17C11_Q3;;1;R17C11_SN10;R17C11_Q3_SN10;1;R16C11_E21;R16C11_N111_E210;1;R16C13_X06;R16C13_E212_X06;1;R16C13_C6;R16C13_X06_C6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3881238 ] ,
          "attributes": {
            "ROUTING": "R17C10_A6;R17C10_W131_A6;1;R17C11_A0;R17C11_N100_A0;1;R17C11_N10;R17C11_Q0_N100;1;R16C11_D3;R16C11_N101_D3;1;R17C10_A0;R17C10_W131_A0;1;R17C11_Q0;;1;R17C11_W13;R17C11_Q0_W130;1;R17C10_A4;R17C10_W131_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "uartByteReady": {
          "hide_name": 0,
          "bits": [ 3882126 ] ,
          "attributes": {
            "ROUTING": "R13C4_Q0;;1;R13C4_S20;R13C4_Q0_S200;1;R15C4_S21;R15C4_S202_S210;1;R17C4_S21;R17C4_S212_S210;1;R18C4_W21;R18C4_S211_W210;1;R18C2_B7;R18C2_W212_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:39.10-39.23",
            "hdlname": "u byteReady"
          }
        },
        "scr.bitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3881234 ] ,
          "attributes": {
            "ROUTING": "R17C10_S13;R17C10_Q0_S130;1;R17C10_D6;R17C10_S130_D6;1;R17C10_N10;R17C10_Q0_N100;1;R17C10_C4;R17C10_N100_C4;1;R17C10_X01;R17C10_Q0_X01;1;R17C10_C0;R17C10_X01_C0;1;R16C13_D5;R16C13_E201_D5;1;R16C13_X01;R16C13_E201_X01;1;R16C13_C0;R16C13_X01_C0;1;R17C10_Q0;;1;R17C10_E20;R17C10_Q0_E200;1;R17C12_N20;R17C12_E202_N200;1;R16C12_E20;R16C12_N201_E200;1;R16C13_D6;R16C13_E201_D6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3882129 ] ,
          "attributes": {
            "ROUTING": "R13C4_F3;;1;R13C4_B5;R13C4_F3_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3881232 ] ,
          "attributes": {
            "ROUTING": "R17C10_CE0;R17C10_X05_CE0;1;R17C11_CE0;R17C11_X05_CE0;1;R17C10_X05;R17C10_F2_X05;1;R17C10_CE2;R17C10_X05_CE2;1;R17C10_F2;;1;R17C10_E22;R17C10_F2_E220;1;R17C11_X05;R17C11_E221_X05;1;R17C11_CE1;R17C11_X05_CE1;1"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881228 ] ,
          "attributes": {
            "ROUTING": "R7C13_F3;;1;R7C13_X02;R7C13_F3_X02;1;R7C13_C2;R7C13_X02_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881226 ] ,
          "attributes": {
            "ROUTING": "R7C13_F2;;1;R7C13_W10;R7C13_F2_W100;1;R7C12_C0;R7C12_W101_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881224 ] ,
          "attributes": {
            "ROUTING": "R7C12_F6;;1;R7C12_X03;R7C12_F6_X03;1;R7C12_D2;R7C12_X03_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881223 ] ,
          "attributes": {
            "ROUTING": "R7C12_F0;;1;R7C12_X01;R7C12_F0_X01;1;R7C12_C2;R7C12_X01_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3882123 ] ,
          "attributes": {
            "ROUTING": "R13C4_W10;R13C4_F7_W100;1;R13C4_B4;R13C4_W100_B4;1;R13C4_A0;R13C4_F7_A0;1;R13C4_F7;;1;R13C4_SN20;R13C4_F7_SN20;1;R12C4_A7;R12C4_N121_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3882121 ] ,
          "attributes": {
            "ROUTING": "R13C4_F5;;1;R13C4_X08;R13C4_F5_X08;1;R13C4_CE0;R13C4_X08_CE0;1"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3882116 ] ,
          "attributes": {
            "ROUTING": "R15C18_F3;;1;R15C18_W10;R15C18_F3_W100;1;R15C18_D1;R15C18_W100_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3882113 ] ,
          "attributes": {
            "ROUTING": "R15C18_F1;;1;R15C18_E10;R15C18_F1_E100;1;R15C19_D0;R15C19_E101_D0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_I2_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881210 ] ,
          "attributes": {
            "ROUTING": "R15C16_E24;R15C16_F4_E240;1;R15C18_N24;R15C18_E242_N240;1;R15C18_B4;R15C18_N240_B4;1;R15C16_N13;R15C16_F4_N130;1;R14C16_D7;R14C16_N131_D7;1;R16C16_E23;R16C16_S131_E230;1;R16C17_B1;R16C17_E231_B1;1;R15C16_F4;;1;R15C16_X03;R15C16_F4_X03;1;R15C16_A1;R15C16_X03_A1;1;R15C16_S13;R15C16_F4_S130;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881207 ] ,
          "attributes": {
            "ROUTING": "R14C15_F2;;1;R14C15_N10;R14C15_F2_N100;1;R14C15_A1;R14C15_N100_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881203 ] ,
          "attributes": {
            "ROUTING": "R13C16_X04;R13C16_F7_X04;1;R13C16_C3;R13C16_X04_C3;1;R13C16_F7;;1;R13C16_EW10;R13C16_F7_EW10;1;R13C15_B1;R13C15_W111_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881200 ] ,
          "attributes": {
            "ROUTING": "R13C15_F1;;1;R13C15_S21;R13C15_F1_S210;1;R14C15_X02;R14C15_S211_X02;1;R14C15_C0;R14C15_X02_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881198 ] ,
          "attributes": {
            "ROUTING": "R15C17_SN10;R15C17_F5_SN10;1;R14C17_W21;R14C17_N111_W210;1;R14C15_B0;R14C15_W212_B0;1;R15C17_S25;R15C17_F5_S250;1;R16C17_A1;R16C17_S251_A1;1;R15C17_E25;R15C17_F5_E250;1;R15C17_F5;;1;R15C19_A4;R15C19_E252_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881196 ] ,
          "attributes": {
            "ROUTING": "R14C15_F0;;1;R14C15_X05;R14C15_F0_X05;1;R14C15_A2;R14C15_X05_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3881194 ] ,
          "attributes": {
            "ROUTING": "R14C16_F7;;1;R14C16_X04;R14C16_F7_X04;1;R14C16_B1;R14C16_X04_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881193 ] ,
          "attributes": {
            "ROUTING": "R14C16_F1;;1;R14C16_W21;R14C16_F1_W210;1;R14C15_B2;R14C15_W211_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3881191 ] ,
          "attributes": {
            "ROUTING": "R14C16_F2;;1;R14C16_N10;R14C16_F2_N100;1;R14C16_A1;R14C16_N100_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881189 ] ,
          "attributes": {
            "ROUTING": "R13C17_W10;R13C17_F5_W100;1;R13C16_C5;R13C16_W101_C5;1;R13C17_E27;R13C17_W130_E270;1;R13C19_E27;R13C19_E272_E270;1;R13C20_A4;R13C20_E271_A4;1;R13C17_W13;R13C17_F5_W130;1;R13C17_B7;R13C17_W130_B7;1;R13C17_F5;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I3_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881185 ] ,
          "attributes": {
            "ROUTING": "R13C16_F5;;1;R13C16_N25;R13C16_F5_N250;1;R13C16_B6;R13C16_N250_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881181 ] ,
          "attributes": {
            "ROUTING": "R13C19_F4;;1;R13C19_S10;R13C19_F4_S100;1;R13C19_B0;R13C19_S100_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881180 ] ,
          "attributes": {
            "ROUTING": "R12C19_F1;;1;R12C19_S21;R12C19_F1_S210;1;R13C19_E21;R13C19_S211_E210;1;R13C19_A0;R13C19_E210_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881176 ] ,
          "attributes": {
            "ROUTING": "R14C19_S13;R14C19_F7_S130;1;R15C19_C4;R15C19_S131_C4;1;R14C19_F7;;1;R14C19_N27;R14C19_F7_N270;1;R13C19_A1;R13C19_N271_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881172 ] ,
          "attributes": {
            "ROUTING": "R13C15_F2;;1;R13C15_SN10;R13C15_F2_SN10;1;R14C15_B1;R14C15_S111_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881170 ] ,
          "attributes": {
            "ROUTING": "R13C15_F3;;1;R13C15_B2;R13C15_F3_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881168 ] ,
          "attributes": {
            "ROUTING": "R6C17_F0;;1;R6C17_X05;R6C17_F0_X05;1;R6C17_C4;R6C17_X05_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881164 ] ,
          "attributes": {
            "ROUTING": "R6C16_E26;R6C16_N121_E260;1;R6C17_X07;R6C17_E261_X07;1;R6C17_A3;R6C17_X07_A3;1;R7C16_SN20;R7C16_F0_SN20;1;R7C16_F0;;1;R7C17_A5;R7C17_E111_A5;1;R8C16_B6;R8C16_S121_B6;1;R7C16_EW10;R7C16_F0_EW10;1;R6C16_A7;R6C16_N121_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881162 ] ,
          "attributes": {
            "ROUTING": "R6C16_F7;;1;R6C16_W13;R6C16_F7_W130;1;R6C16_D2;R6C16_W130_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881161 ] ,
          "attributes": {
            "ROUTING": "R6C16_F6;;1;R6C16_N13;R6C16_F6_N130;1;R6C16_A2;R6C16_N130_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881160 ] ,
          "attributes": {
            "ROUTING": "R6C16_F2;;1;R6C16_X05;R6C16_F2_X05;1;R6C16_C5;R6C16_X05_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881158 ] ,
          "attributes": {
            "ROUTING": "R7C16_F5;;1;R7C16_SN10;R7C16_F5_SN10;1;R6C16_A0;R6C16_N111_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881157 ] ,
          "attributes": {
            "ROUTING": "R6C16_F0;;1;R6C16_W10;R6C16_F0_W100;1;R6C16_B5;R6C16_W100_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881155 ] ,
          "attributes": {
            "ROUTING": "R5C16_F0;;1;R5C16_S10;R5C16_F0_S100;1;R6C16_A5;R6C16_S101_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881153 ] ,
          "attributes": {
            "ROUTING": "R5C16_F7;;1;R5C16_A0;R5C16_F7_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881151 ] ,
          "attributes": {
            "ROUTING": "R5C17_F1;;1;R5C17_W10;R5C17_F1_W100;1;R5C16_C0;R5C16_W101_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881148 ] ,
          "attributes": {
            "ROUTING": "R5C17_X05;R5C17_F2_X05;1;R5C17_B1;R5C17_X05_B1;1;R5C17_F2;;1;R5C17_SN20;R5C17_F2_SN20;1;R6C17_B7;R6C17_S121_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3881147 ] ,
          "attributes": {
            "ROUTING": "R6C17_F7;;1;R6C17_X08;R6C17_F7_X08;1;R6C17_D0;R6C17_X08_D0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3881144 ] ,
          "attributes": {
            "ROUTING": "R9C17_F5;;1;R9C17_N25;R9C17_F5_N250;1;R7C17_N25;R7C17_N252_N250;1;R6C17_A0;R6C17_N251_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881141 ] ,
          "attributes": {
            "ROUTING": "R9C17_X01;R9C17_F0_X01;1;R9C17_C1;R9C17_X01_C1;1;R9C17_F0;;1;R9C17_N10;R9C17_F0_N100;1;R9C17_C5;R9C17_N100_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881138 ] ,
          "attributes": {
            "ROUTING": "R11C17_N20;R11C17_F0_N200;1;R9C17_X03;R9C17_N202_X03;1;R9C17_A1;R9C17_X03_A1;1;R13C15_A7;R13C15_W200_A7;1;R13C15_W20;R13C15_S202_W200;1;R11C17_W20;R11C17_F0_W200;1;R11C15_S20;R11C15_W202_S200;1;R11C17_F0;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881136 ] ,
          "attributes": {
            "ROUTING": "R13C15_F7;;1;R13C15_A2;R13C15_F7_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881134 ] ,
          "attributes": {
            "ROUTING": "R13C16_F6;;1;R13C16_S26;R13C16_F6_S260;1;R13C16_D0;R13C16_S260_D0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881133 ] ,
          "attributes": {
            "ROUTING": "R13C18_W24;R13C18_F4_W240;1;R13C16_X03;R13C16_W242_X03;1;R13C16_A0;R13C16_X03_A0;1;R13C18_F4;;1;R13C18_W10;R13C18_F4_W100;1;R13C18_E23;R13C18_W100_E230;1;R13C19_B1;R13C19_E231_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881131 ] ,
          "attributes": {
            "ROUTING": "R13C16_F0;;1;R13C16_W10;R13C16_F0_W100;1;R13C15_C2;R13C15_W101_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881127 ] ,
          "attributes": {
            "ROUTING": "R11C13_E22;R11C13_E272_E220;1;R11C15_E22;R11C15_E222_E220;1;R11C16_X01;R11C16_E221_X01;1;R11C16_C3;R11C16_X01_C3;1;R11C13_E27;R11C13_E272_E270;1;R11C14_A1;R11C14_E271_A1;1;R11C11_F7;;1;R11C11_E27;R11C11_F7_E270;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881121 ] ,
          "attributes": {
            "ROUTING": "R13C20_C2;R13C20_F6_C2;1;R13C20_W25;R13C20_S130_W250;1;R13C19_A4;R13C19_W251_A4;1;R13C18_X03;R13C18_W241_X03;1;R13C18_B5;R13C18_X03_B5;1;R14C18_W26;R14C18_W232_W260;1;R14C17_X03;R14C17_W261_X03;1;R14C17_A1;R14C17_X03_A1;1;R14C18_B3;R14C18_W232_B3;1;R13C20_S26;R13C20_F6_S260;1;R13C20_S13;R13C20_F6_S130;1;R15C20_X07;R15C20_S262_X07;1;R13C20_W10;R13C20_F6_W100;1;R17C18_N26;R17C18_W262_N260;1;R13C20_S83;R13C20_F6_S830;1;R13C18_A7;R13C18_X03_A7;1;R15C18_C1;R15C18_N262_C1;1;R15C20_A2;R15C20_X07_A2;1;R13C20_F6;;1;R14C19_B7;R14C19_W231_B7;1;R13C19_W24;R13C19_W101_W240;1;R14C20_W23;R14C20_S131_W230;1;R17C20_W26;R17C20_S834_W260;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881118 ] ,
          "attributes": {
            "ROUTING": "R13C18_F7;;1;R13C18_SN20;R13C18_F7_SN20;1;R14C18_D2;R14C18_S121_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881116 ] ,
          "attributes": {
            "ROUTING": "R14C19_F3;;1;R14C19_SN10;R14C19_F3_SN10;1;R15C19_B2;R15C19_S111_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881113 ] ,
          "attributes": {
            "ROUTING": "R14C18_F2;;1;R14C18_N13;R14C18_F2_N130;1;R14C18_C7;R14C18_N130_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881112 ] ,
          "attributes": {
            "ROUTING": "R14C18_X03;R14C18_F6_X03;1;R14C18_A7;R14C18_X03_A7;1;R14C18_F6;;1;R14C18_EW20;R14C18_F6_EW20;1;R14C19_S22;R14C19_E121_S220;1;R15C19_D2;R15C19_S221_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881109 ] ,
          "attributes": {
            "ROUTING": "R14C18_F7;;1;R14C18_A4;R14C18_F7_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881106 ] ,
          "attributes": {
            "ROUTING": "R14C18_F4;;1;R14C18_W13;R14C18_F4_W130;1;R14C17_W23;R14C17_W131_W230;1;R14C15_B6;R14C15_W232_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881105 ] ,
          "attributes": {
            "ROUTING": "R13C15_F0;;1;R13C15_S10;R13C15_F0_S100;1;R14C15_A6;R14C15_S101_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881104 ] ,
          "attributes": {
            "ROUTING": "R14C15_F6;;1;R14C15_C1;R14C15_F6_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3881102 ] ,
          "attributes": {
            "ROUTING": "R14C14_F5;;1;R14C14_E10;R14C14_F5_E100;1;R14C15_D1;R14C15_E101_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881100 ] ,
          "attributes": {
            "ROUTING": "R12C14_F6;;1;R12C14_S10;R12C14_F6_S100;1;R13C14_S24;R13C14_S101_S240;1;R14C14_D5;R14C14_S241_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881097 ] ,
          "attributes": {
            "ROUTING": "R14C18_F1;;1;R14C18_B4;R14C18_F1_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881094 ] ,
          "attributes": {
            "ROUTING": "R14C17_F3;;1;R14C17_X06;R14C17_F3_X06;1;R14C17_A4;R14C17_X06_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881092 ] ,
          "attributes": {
            "ROUTING": "R15C18_N10;R15C18_F5_N100;1;R14C18_B5;R14C18_N101_B5;1;R15C18_F5;;1;R15C18_N13;R15C18_F5_N130;1;R14C18_B1;R14C18_N131_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881091 ] ,
          "attributes": {
            "ROUTING": "R14C18_F5;;1;R14C18_W10;R14C18_F5_W100;1;R14C17_C4;R14C17_W101_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881088 ] ,
          "attributes": {
            "ROUTING": "R15C17_S13;R15C17_F6_S130;1;R16C17_A0;R16C17_S131_A0;1;R16C19_A5;R16C19_S211_A5;1;R14C17_C0;R14C17_N121_C0;1;R15C18_E21;R15C18_E111_E210;1;R15C19_S21;R15C19_E211_S210;1;R15C17_SN20;R15C17_F6_SN20;1;R15C17_F6;;1;R15C17_EW10;R15C17_F6_EW10;1;R15C18_E25;R15C18_E111_E250;1;R15C20_A7;R15C20_E252_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881086 ] ,
          "attributes": {
            "ROUTING": "R14C17_B0;R14C17_F1_B0;1;R14C17_F1;;1;R14C17_E21;R14C17_F1_E210;1;R14C19_B2;R14C19_E212_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881084 ] ,
          "attributes": {
            "ROUTING": "R14C17_F0;;1;R14C17_X01;R14C17_F0_X01;1;R14C17_B4;R14C17_X01_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881081 ] ,
          "attributes": {
            "ROUTING": "R15C16_S25;R15C16_F5_S250;1;R16C16_E25;R16C16_S251_E250;1;R16C18_X08;R16C18_E252_X08;1;R16C18_B7;R16C18_X08_B7;1;R15C19_N20;R15C19_E202_N200;1;R14C19_E20;R14C19_N201_E200;1;R14C20_D5;R14C20_E201_D5;1;R15C16_SN20;R15C16_F5_SN20;1;R15C16_E10;R15C16_F5_E100;1;R15C17_E20;R15C17_E101_E200;1;R15C16_F5;;1;R14C16_C0;R14C16_N121_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881080 ] ,
          "attributes": {
            "ROUTING": "R14C16_X02;R14C16_F3_X02;1;R14C16_A0;R14C16_X02_A0;1;R14C16_F3;;1;R14C16_EW10;R14C16_F3_EW10;1;R14C17_A0;R14C17_E111_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881079 ] ,
          "attributes": {
            "ROUTING": "R14C16_F0;;1;R14C16_W13;R14C16_F0_W130;1;R14C15_N27;R14C15_W131_N270;1;R13C15_A3;R13C15_N271_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881076 ] ,
          "attributes": {
            "ROUTING": "R12C14_F5;;1;R12C14_W13;R12C14_F5_W130;1;R12C14_B7;R12C14_W130_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881075 ] ,
          "attributes": {
            "ROUTING": "R12C15_SN20;R12C15_F5_SN20;1;R13C15_W22;R13C15_S121_W220;1;R13C15_C3;R13C15_W220_C3;1;R12C15_F5;;1;R12C15_W25;R12C15_F5_W250;1;R12C14_A7;R12C14_W251_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881073 ] ,
          "attributes": {
            "ROUTING": "R12C14_F7;;1;R12C14_S27;R12C14_F7_S270;1;R14C14_B5;R14C14_S272_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881071 ] ,
          "attributes": {
            "ROUTING": "R14C15_F7;;1;R14C15_W10;R14C15_F7_W100;1;R14C14_C5;R14C14_W101_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881069 ] ,
          "attributes": {
            "ROUTING": "R14C16_S10;R14C16_F5_S100;1;R14C16_D4;R14C16_S100_D4;1;R14C16_X08;R14C16_F5_X08;1;R14C16_C7;R14C16_X08_C7;1;R14C16_F5;;1;R14C16_SN10;R14C16_F5_SN10;1;R15C16_B1;R15C16_S111_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3881068 ] ,
          "attributes": {
            "ROUTING": "R14C16_F4;;1;R14C16_EW20;R14C16_F4_EW20;1;R14C15_D7;R14C15_W121_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3881065 ] ,
          "attributes": {
            "ROUTING": "R14C16_E26;R14C16_F6_E260;1;R14C16_D2;R14C16_E260_D2;1;R14C16_N13;R14C16_F6_N130;1;R13C16_B0;R13C16_N131_B0;1;R14C16_F6;;1;R14C16_W10;R14C16_F6_W100;1;R14C15_C4;R14C15_W101_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881063 ] ,
          "attributes": {
            "ROUTING": "R14C15_F4;;1;R14C15_E13;R14C15_F4_E130;1;R14C15_A7;R14C15_E130_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3881061 ] ,
          "attributes": {
            "ROUTING": "R14C15_F5;;1;R14C15_E25;R14C15_F5_E250;1;R14C15_B4;R14C15_E250_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3881059 ] ,
          "attributes": {
            "ROUTING": "R15C19_X06;R15C19_F1_X06;1;R15C19_C6;R15C19_X06_C6;1;R15C19_F1;;1;R15C19_EW20;R15C19_F1_EW20;1;R15C18_D4;R15C18_W121_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3881054 ] ,
          "attributes": {
            "ROUTING": "R15C19_F3;;1;R15C19_B6;R15C19_F3_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881049 ] ,
          "attributes": {
            "ROUTING": "R9C16_F3;;1;R9C16_E23;R9C16_F3_E230;1;R9C16_C5;R9C16_E230_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881048 ] ,
          "attributes": {
            "ROUTING": "R9C16_F2;;1;R9C16_E10;R9C16_F2_E100;1;R9C16_A5;R9C16_E100_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881045 ] ,
          "attributes": {
            "ROUTING": "R9C18_F6;;1;R9C18_N10;R9C18_F6_N100;1;R8C18_E24;R8C18_N101_E240;1;R8C19_C4;R8C19_E241_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_1_I2_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881041 ] ,
          "attributes": {
            "ROUTING": "R9C17_F1;;1;R9C17_B4;R9C17_F1_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_1_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881040 ] ,
          "attributes": {
            "ROUTING": "R9C17_X06;R9C17_F3_X06;1;R9C17_A4;R9C17_X06_A4;1;R9C17_F3;;1;R9C17_W13;R9C17_F3_W130;1;R9C16_N23;R9C16_W131_N230;1;R7C16_N26;R7C16_N232_N260;1;R6C16_C2;R6C16_N261_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881037 ] ,
          "attributes": {
            "ROUTING": "R9C17_F4;;1;R9C17_E24;R9C17_F4_E240;1;R9C18_C3;R9C18_E241_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881036 ] ,
          "attributes": {
            "ROUTING": "R9C18_F3;;1;R9C18_X06;R9C18_F3_X06;1;R9C18_A6;R9C18_X06_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881034 ] ,
          "attributes": {
            "ROUTING": "R9C18_F2;;1;R9C18_D0;R9C18_F2_D0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881033 ] ,
          "attributes": {
            "ROUTING": "R9C18_F0;;1;R9C18_N13;R9C18_F0_N130;1;R9C18_C6;R9C18_N130_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881031 ] ,
          "attributes": {
            "ROUTING": "R9C17_C2;R9C17_F6_C2;1;R9C17_F6;;1;R9C17_EW10;R9C17_F6_EW10;1;R9C16_B6;R9C16_W111_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881029 ] ,
          "attributes": {
            "ROUTING": "R9C16_F5;;1;R9C16_EW10;R9C16_F5_EW10;1;R9C17_A2;R9C17_E111_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3881028 ] ,
          "attributes": {
            "ROUTING": "R9C17_F2;;1;R9C17_E10;R9C17_F2_E100;1;R9C18_D6;R9C18_E101_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881024 ] ,
          "attributes": {
            "ROUTING": "R12C20_F3;;1;R12C20_S10;R12C20_F3_S100;1;R13C20_C1;R13C20_S101_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881021 ] ,
          "attributes": {
            "ROUTING": "R14C15_F3;;1;R14C15_EW20;R14C15_F3_EW20;1;R14C14_D2;R14C14_W121_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881020 ] ,
          "attributes": {
            "ROUTING": "R14C14_F2;;1;R14C14_X01;R14C14_F2_X01;1;R14C14_A7;R14C14_X01_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881007 ] ,
          "attributes": {
            "ROUTING": "R13C14_E26;R13C14_S261_E260;1;R13C16_E26;R13C16_E262_E260;1;R13C17_C1;R13C17_E261_C1;1;R16C18_D1;R16C18_S260_D1;1;R14C14_X07;R14C14_S222_X07;1;R9C16_N81;R9C16_N212_N810;1;R5C16_E22;R5C16_N814_E220;1;R5C18_S22;R5C18_E222_S220;1;R7C18_D1;R7C18_S222_D1;1;R15C19_X05;R15C19_E221_X05;1;R15C19_C5;R15C19_X05_C5;1;R16C16_E26;R16C16_S262_E260;1;R16C18_S26;R16C18_E262_S260;1;R15C18_E22;R15C18_E222_E220;1;R8C19_D4;R8C19_X04_D4;1;R14C14_E26;R14C14_S262_E260;1;R15C16_E22;R15C16_E222_E220;1;R6C16_D1;R6C16_X03_D1;1;R8C16_E24;R8C16_N241_E240;1;R17C18_E23;R17C18_E222_E230;1;R13C14_D6;R13C14_S261_D6;1;R17C19_C5;R17C19_X06_C5;1;R14C14_S22;R14C14_S222_S220;1;R15C14_E22;R15C14_S221_E220;1;R14C14_A3;R14C14_X07_A3;1;R11C14_SN20;R11C14_F1_SN20;1;R16C14_E22;R16C14_S222_E220;1;R12C14_D6;R12C14_S111_D6;1;R14C15_D6;R14C15_E221_D6;1;R17C19_X06;R17C19_E231_X06;1;R9C16_N24;R9C16_N212_N240;1;R17C16_E22;R17C16_S221_E220;1;R14C16_S26;R14C16_E262_S260;1;R9C16_N21;R9C16_N212_N210;1;R17C19_A2;R17C19_X02_A2;1;R13C14_C5;R13C14_S221_C5;1;R8C18_E25;R8C18_E242_E250;1;R8C19_X04;R8C19_E251_X04;1;R6C16_X03;R6C16_N241_X03;1;R14C14_E22;R14C14_S222_E220;1;R12C14_S22;R12C14_S121_S220;1;R7C16_N24;R7C16_N212_N240;1;R11C14_F1;;1;R11C14_E21;R11C14_F1_E210;1;R11C14_SN10;R11C14_F1_SN10;1;R16C16_S22;R16C16_E222_S220;1;R11C16_N21;R11C16_E212_N210;1;R13C14_D7;R13C14_S261_D7;1;R12C14_S26;R12C14_S121_S260;1;R17C19_X02;R17C19_E231_X02;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881005 ] ,
          "attributes": {
            "ROUTING": "R13C14_A6;R13C14_F5_A6;1;R13C14_F5;;1;R13C14_S13;R13C14_F5_S130;1;R14C14_C7;R14C14_S131_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881002 ] ,
          "attributes": {
            "ROUTING": "R13C17_EW20;R13C17_F3_EW20;1;R13C16_W26;R13C16_W121_W260;1;R13C14_C3;R13C14_W262_C3;1;R13C17_F3;;1;R11C17_N23;R11C17_N232_N230;1;R13C17_N23;R13C17_F3_N230;1;R9C17_B2;R9C17_N232_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2[1]": {
          "hide_name": 0,
          "bits": [ 3881000 ] ,
          "attributes": {
            "ROUTING": "R13C17_D1;R13C17_F2_D1;1;R13C17_N13;R13C17_F2_N130;1;R13C17_A3;R13C17_N130_A3;1;R13C17_A7;R13C17_E130_A7;1;R13C17_E13;R13C17_F2_E130;1;R13C18_S27;R13C18_E131_S270;1;R15C18_B7;R15C18_S272_B7;1;R13C17_F2;;1;R13C15_W23;R13C15_W222_W230;1;R13C14_B3;R13C14_W231_B3;1;R13C17_W22;R13C17_F2_W220;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880998 ] ,
          "attributes": {
            "ROUTING": "R13C14_F3;;1;R13C14_E10;R13C14_F3_E100;1;R13C14_A5;R13C14_E100_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880995 ] ,
          "attributes": {
            "ROUTING": "R12C14_X02;R12C14_F1_X02;1;R12C14_C3;R12C14_X02_C3;1;R12C14_F1;;1;R12C14_S13;R12C14_F1_S130;1;R13C14_A3;R13C14_S131_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880993 ] ,
          "attributes": {
            "ROUTING": "R12C14_F3;;1;R12C14_N13;R12C14_F3_N130;1;R12C14_C6;R12C14_N130_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880991 ] ,
          "attributes": {
            "ROUTING": "R12C17_F6;;1;R12C17_W26;R12C17_F6_W260;1;R12C15_W26;R12C15_W262_W260;1;R12C14_X07;R12C14_W261_X07;1;R12C14_B6;R12C14_X07_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880989 ] ,
          "attributes": {
            "ROUTING": "R12C14_F0;;1;R12C14_X01;R12C14_F0_X01;1;R12C14_A6;R12C14_X01_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880986 ] ,
          "attributes": {
            "ROUTING": "R12C15_F7;;1;R12C15_W13;R12C15_F7_W130;1;R12C14_A0;R12C14_W131_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880984 ] ,
          "attributes": {
            "ROUTING": "R11C18_F0;;1;R11C18_N13;R11C18_F0_N130;1;R11C18_A2;R11C18_N130_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880983 ] ,
          "attributes": {
            "ROUTING": "R11C18_F2;;1;R11C18_W22;R11C18_F2_W220;1;R11C16_W22;R11C16_W222_W220;1;R11C14_S22;R11C14_W222_S220;1;R12C14_C5;R12C14_S221_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880977 ] ,
          "attributes": {
            "ROUTING": "R13C19_S23;R13C19_E131_S230;1;R14C19_A4;R14C19_S231_A4;1;R13C19_B4;R13C19_E131_B4;1;R13C19_B2;R13C19_E131_B2;1;R13C18_E13;R13C18_F2_E130;1;R13C18_F2;;1;R13C18_W22;R13C18_F2_W220;1;R13C16_W23;R13C16_W222_W230;1;R13C15_B4;R13C15_W231_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880975 ] ,
          "attributes": {
            "ROUTING": "R13C19_X01;R13C19_F2_X01;1;R13C19_A7;R13C19_X01_A7;1;R14C19_B0;R14C19_S111_B0;1;R13C19_F2;;1;R13C19_SN10;R13C19_F2_SN10;1;R14C19_W25;R14C19_S111_W250;1;R14C18_A1;R14C18_W251_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880972 ] ,
          "attributes": {
            "ROUTING": "R11C19_F7;;1;R11C19_X04;R11C19_F7_X04;1;R11C19_C3;R11C19_X04_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880971 ] ,
          "attributes": {
            "ROUTING": "R11C19_F3;;1;R11C19_S23;R11C19_F3_S230;1;R13C19_X08;R13C19_S232_X08;1;R13C19_B7;R13C19_X08_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880968 ] ,
          "attributes": {
            "ROUTING": "R12C15_X07;R12C15_F4_X07;1;R12C15_D7;R12C15_X07_D7;1;R12C14_B3;R12C14_W111_B3;1;R12C15_F4;;1;R12C15_EW10;R12C15_F4_EW10;1;R12C14_B5;R12C14_W111_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0_I2_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880964 ] ,
          "attributes": {
            "ROUTING": "R15C20_F5;;1;R15C20_A4;R15C20_F5_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0_I2[1]": {
          "hide_name": 0,
          "bits": [ 3880961 ] ,
          "attributes": {
            "ROUTING": "R15C20_N13;R15C20_F0_N130;1;R15C20_C6;R15C20_N130_C6;1;R15C20_F0;;1;R15C20_X01;R15C20_F0_X01;1;R15C20_B5;R15C20_X01_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880960 ] ,
          "attributes": {
            "ROUTING": "R15C20_W10;R15C20_F6_W100;1;R15C19_C2;R15C19_W101_C2;1;R15C20_F6;;1;R15C20_W13;R15C20_F6_W130;1;R15C19_W27;R15C19_W131_W270;1;R15C18_A0;R15C18_W271_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2[0]": {
          "hide_name": 0,
          "bits": [ 3880950 ] ,
          "attributes": {
            "ROUTING": "R14C16_C4;R14C16_N111_C4;1;R14C16_N21;R14C16_N111_N210;1;R13C16_A5;R13C16_N211_A5;1;R15C16_W10;R15C16_F2_W100;1;R15C15_N24;R15C15_W101_N240;1;R13C15_E24;R13C15_N242_E240;1;R13C15_B7;R13C15_E240_B7;1;R15C16_B4;R15C16_W100_B4;1;R15C16_E13;R15C16_F2_E130;1;R15C17_B4;R15C17_E131_B4;1;R14C16_A2;R14C16_N111_A2;1;R15C16_F2;;1;R16C17_B7;R16C17_S271_B7;1;R15C17_S27;R15C17_E131_S270;1;R15C16_SN10;R15C16_F2_SN10;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880939 ] ,
          "attributes": {
            "ROUTING": "R13C19_S81;R13C19_W111_S810;1;R17C19_W22;R17C19_S814_W220;1;R17C18_N22;R17C18_W221_N220;1;R16C18_C6;R16C18_N221_C6;1;R13C20_SN10;R13C20_F3_SN10;1;R13C15_S20;R13C15_W202_S200;1;R14C15_A5;R14C15_X07_A5;1;R14C19_A1;R14C19_W251_A1;1;R15C20_A0;R15C20_W271_A0;1;R14C18_A2;R14C18_S251_A2;1;R13C18_S25;R13C18_W251_S250;1;R13C19_W25;R13C19_W111_W250;1;R13C20_EW10;R13C20_F3_EW10;1;R13C20_E13;R13C20_F3_E130;1;R15C21_W27;R15C21_S272_W270;1;R13C21_S27;R13C21_E131_S270;1;R13C17_C4;R13C17_W261_C4;1;R14C15_X07;R14C15_S201_X07;1;R13C18_W26;R13C18_W232_W260;1;R14C20_W25;R14C20_S111_W250;1;R13C20_W23;R13C20_F3_W230;1;R13C17_W20;R13C17_W252_W200;1;R13C20_F3;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3880935 ] ,
          "attributes": {
            "ROUTING": "R11C18_N10;R11C18_F6_N100;1;R10C18_N20;R10C18_N101_N200;1;R8C18_X07;R8C18_N202_X07;1;R8C18_B6;R8C18_X07_B6;1;R12C19_B6;R12C19_X05_B6;1;R11C18_E26;R11C18_F6_E260;1;R11C19_S26;R11C19_E261_S260;1;R12C19_X05;R12C19_S261_X05;1;R11C16_X03;R11C16_W262_X03;1;R11C18_W26;R11C18_F6_W260;1;R11C16_A1;R11C16_X03_A1;1;R11C18_F6;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880933 ] ,
          "attributes": {
            "ROUTING": "R12C20_N13;R12C20_F2_N130;1;R12C20_C7;R12C20_N130_C7;1;R12C20_F2;;1;R12C20_X01;R12C20_F2_X01;1;R12C20_B3;R12C20_X01_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880931 ] ,
          "attributes": {
            "ROUTING": "R12C20_E13;R12C20_F1_E130;1;R12C20_A7;R12C20_E130_A7;1;R12C20_F1;;1;R12C20_S13;R12C20_F1_S130;1;R13C20_S23;R13C20_S131_S230;1;R15C20_A6;R15C20_S232_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880929 ] ,
          "attributes": {
            "ROUTING": "R11C18_B2;R11C18_F3_B2;1;R11C18_F3;;1;R11C18_S10;R11C18_F3_S100;1;R12C18_E20;R12C18_S101_E200;1;R12C20_X05;R12C20_E202_X05;1;R12C20_B7;R12C20_X05_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880925 ] ,
          "attributes": {
            "ROUTING": "R13C19_F0;;1;R13C19_D5;R13C19_F0_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880924 ] ,
          "attributes": {
            "ROUTING": "R13C19_F1;;1;R13C19_N10;R13C19_F1_N100;1;R13C19_C5;R13C19_N100_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880923 ] ,
          "attributes": {
            "ROUTING": "R12C20_F7;;1;R12C20_W13;R12C20_F7_W130;1;R12C19_S23;R12C19_W131_S230;1;R13C19_A5;R13C19_S231_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880922 ] ,
          "attributes": {
            "ROUTING": "R13C19_F5;;1;R13C19_W13;R13C19_F5_W130;1;R13C19_B6;R13C19_W130_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880920 ] ,
          "attributes": {
            "ROUTING": "R13C19_F7;;1;R13C19_X04;R13C19_F7_X04;1;R13C19_B3;R13C19_X04_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880919 ] ,
          "attributes": {
            "ROUTING": "R13C19_F3;;1;R13C19_E13;R13C19_F3_E130;1;R13C19_A6;R13C19_E130_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880907 ] ,
          "attributes": {
            "ROUTING": "R6C16_D4;R6C16_X02_D4;1;R6C16_C3;R6C16_X02_C3;1;R13C19_D6;R13C19_E222_D6;1;R14C19_C6;R14C19_N221_C6;1;R7C15_D5;R7C15_S241_D5;1;R15C19_N22;R15C19_E814_N220;1;R14C15_C6;R14C15_S221_C6;1;R3C15_N82;R3C15_N818_N820;1;R11C15_E81;R11C15_F2_E810;1;R13C17_E22;R13C17_E222_E220;1;R8C19_A2;R8C19_X02_A2;1;R11C15_N81;R11C15_F2_N810;1;R6C16_X02;R6C16_N211_X02;1;R13C15_D2;R13C15_S222_D2;1;R16C20_D3;R16C20_W221_D3;1;R7C16_N21;R7C16_E211_N210;1;R16C19_D6;R16C19_W222_D6;1;R15C15_E81;R15C15_S814_E810;1;R13C15_S22;R13C15_S222_S220;1;R15C17_E81;R15C17_E222_E810;1;R6C15_S24;R6C15_S828_S240;1;R15C21_S22;R15C21_E814_S220;1;R9C19_N21;R9C19_N212_N210;1;R15C17_S22;R15C17_E222_S220;1;R9C19_N24;R9C19_N212_N240;1;R11C15_S22;R11C15_F2_S220;1;R11C19_N21;R11C19_E814_N210;1;R7C19_D5;R7C19_N242_D5;1;R7C15_E21;R7C15_N814_E210;1;R16C21_W22;R16C21_S221_W220;1;R16C17_D2;R16C17_S221_D2;1;R8C19_X02;R8C19_N211_X02;1;R15C15_E22;R15C15_S222_E220;1;R11C15_S81;R11C15_F2_S810;1;R11C15_F2;;1;R13C15_E22;R13C15_S222_E220;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880904 ] ,
          "attributes": {
            "ROUTING": "R12C19_F4;;1;R12C19_S13;R12C19_F4_S130;1;R13C19_C6;R13C19_S131_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_3_F[1]": {
          "hide_name": 0,
          "bits": [ 3880897 ] ,
          "attributes": {
            "ROUTING": "R16C18_E25;R16C18_S252_E250;1;R16C20_X04;R16C20_E252_X04;1;R16C20_C2;R16C20_X04_C2;1;R13C18_A0;R13C18_N100_A0;1;R16C20_B4;R16C20_N251_B4;1;R11C18_D1;R11C18_N202_D1;1;R17C20_N25;R17C20_E252_N250;1;R16C19_C0;R16C19_N261_C0;1;R15C19_X03;R15C19_N262_X03;1;R13C18_N10;R13C18_F6_N100;1;R14C16_S21;R14C16_W212_S210;1;R15C16_B2;R15C16_S211_B2;1;R14C22_W26;R14C22_S261_W260;1;R14C20_C7;R14C20_W262_C7;1;R17C18_E26;R17C18_S834_E260;1;R12C18_B6;R12C18_N101_B6;1;R16C18_C3;R16C18_X02_C3;1;R15C20_D1;R15C20_W222_D1;1;R15C22_W22;R15C22_S221_W220;1;R15C20_A5;R15C20_W252_A5;1;R13C18_S83;R13C18_F6_S830;1;R16C18_X02;R16C18_S252_X02;1;R14C22_S22;R14C22_E814_S220;1;R13C18_E83;R13C18_F6_E830;1;R13C18_N20;R13C18_N100_N200;1;R15C17_B6;R15C17_N250_B6;1;R15C19_C1;R15C19_N262_C1;1;R17C19_N26;R17C19_E261_N260;1;R14C18_S25;R14C18_S111_S250;1;R14C18_E25;R14C18_S111_E250;1;R15C19_B3;R15C19_X03_B3;1;R14C18_E81;R14C18_S111_E810;1;R13C22_S26;R13C22_E834_S260;1;R15C17_A0;R15C17_W251_A0;1;R15C17_N25;R15C17_W251_N250;1;R14C19_A3;R14C19_E251_A3;1;R17C18_E25;R17C18_S834_E250;1;R15C22_W25;R15C22_S252_W250;1;R13C18_SN10;R13C18_F6_SN10;1;R14C18_W21;R14C18_S111_W210;1;R13C18_F6;;1;R15C18_W25;R15C18_S251_W250;1;R14C17_B5;R14C17_W211_B5;1;R13C22_S25;R13C22_E834_S250;1;R16C18_B4;R16C18_S252_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880894 ] ,
          "attributes": {
            "ROUTING": "R12C18_SN10;R12C18_F6_SN10;1;R13C18_S21;R13C18_S111_S210;1;R14C18_A6;R14C18_S211_A6;1;R16C18_W21;R16C18_S814_W210;1;R16C18_A5;R16C18_W210_A5;1;R13C20_C0;R13C20_E262_C0;1;R12C18_W13;R12C18_F6_W130;1;R12C18_C2;R12C18_F6_C2;1;R13C18_E26;R13C18_S121_E260;1;R12C18_S81;R12C18_W130_S810;1;R12C18_SN20;R12C18_F6_SN20;1;R12C18_F6;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3880891 ] ,
          "attributes": {
            "ROUTING": "R12C17_W20;R12C17_F0_W200;1;R12C15_X05;R12C15_W202_X05;1;R12C15_C5;R12C15_X05_C5;1;R16C18_A7;R16C18_X01_A7;1;R14C16_W25;R14C16_S252_W250;1;R12C18_S25;R12C18_E111_S250;1;R14C16_C6;R14C16_X06_C6;1;R16C18_X01;R16C18_S202_X01;1;R12C18_N25;R12C18_E111_N250;1;R14C16_X06;R14C16_S252_X06;1;R12C17_EW10;R12C17_F0_EW10;1;R14C16_B0;R14C16_W250_B0;1;R12C17_F0;;1;R9C18_A0;R9C18_N251_A0;1;R14C18_S20;R14C18_S252_S200;1;R10C18_N25;R10C18_N252_N250;1;R12C18_A2;R12C18_E111_A2;1;R12C16_S25;R12C16_W111_S250;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880888 ] ,
          "attributes": {
            "ROUTING": "R12C19_F7;;1;R12C19_A4;R12C19_F7_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880886 ] ,
          "attributes": {
            "ROUTING": "R11C18_F4;;1;R11C18_S24;R11C18_F4_S240;1;R12C18_D4;R12C18_S241_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880885 ] ,
          "attributes": {
            "ROUTING": "R11C18_F1;;1;R11C18_SN20;R11C18_F1_SN20;1;R12C18_B4;R12C18_S121_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880884 ] ,
          "attributes": {
            "ROUTING": "R12C18_F2;;1;R12C18_X05;R12C18_F2_X05;1;R12C18_A4;R12C18_X05_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880883 ] ,
          "attributes": {
            "ROUTING": "R12C18_F4;;1;R12C18_E24;R12C18_F4_E240;1;R12C19_C4;R12C19_E241_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880881 ] ,
          "attributes": {
            "ROUTING": "R12C19_F0;;1;R12C19_W10;R12C19_F0_W100;1;R12C19_B4;R12C19_W100_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3880879 ] ,
          "attributes": {
            "ROUTING": "R14C17_S21;R14C17_W111_S210;1;R16C17_X04;R16C17_S212_X04;1;R16C17_C3;R16C17_X04_C3;1;R16C19_B2;R16C19_S212_B2;1;R14C19_S21;R14C19_E111_S210;1;R14C18_B0;R14C18_F3_B0;1;R14C18_F3;;1;R14C18_EW10;R14C18_F3_EW10;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880878 ] ,
          "attributes": {
            "ROUTING": "R14C18_F0;;1;R14C18_E10;R14C18_F0_E100;1;R14C19_S20;R14C19_E101_S200;1;R16C19_X01;R16C19_S202_X01;1;R16C19_C3;R16C19_X01_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880874 ] ,
          "attributes": {
            "ROUTING": "R12C16_F3;;1;R12C16_X06;R12C16_F3_X06;1;R12C16_C6;R12C16_X06_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3880873 ] ,
          "attributes": {
            "ROUTING": "R12C16_F6;;1;R12C16_EW20;R12C16_F6_EW20;1;R12C17_C6;R12C17_E121_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_I3[1]": {
          "hide_name": 0,
          "bits": [ 3880871 ] ,
          "attributes": {
            "ROUTING": "R13C19_N21;R13C19_E111_N210;1;R12C19_B1;R12C19_N211_B1;1;R13C17_B1;R13C17_W111_B1;1;R13C20_B4;R13C20_X08_B4;1;R13C18_EW10;R13C18_F5_EW10;1;R13C20_X08;R13C20_E251_X08;1;R13C19_E25;R13C19_E111_E250;1;R13C18_F5;;1;R13C17_N25;R13C17_W111_N250;1;R12C17_X06;R12C17_N251_X06;1;R12C17_C5;R12C17_X06_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3880869 ] ,
          "attributes": {
            "ROUTING": "R12C17_F5;;1;R12C17_X04;R12C17_F5_X04;1;R12C17_D6;R12C17_X04_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880867 ] ,
          "attributes": {
            "ROUTING": "R14C18_X02;R14C18_S231_X02;1;R14C18_A0;R14C18_X02_A0;1;R13C17_B3;R13C17_W231_B3;1;R13C18_B4;R13C18_F3_B4;1;R13C18_W23;R13C18_F3_W230;1;R13C18_N23;R13C18_F3_N230;1;R12C18_A5;R12C18_N231_A5;1;R13C18_F3;;1;R13C18_S23;R13C18_F3_S230;1;R15C18_A7;R15C18_S232_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3880866 ] ,
          "attributes": {
            "ROUTING": "R12C18_F5;;1;R12C18_EW10;R12C18_F5_EW10;1;R12C17_B6;R12C17_W111_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880863 ] ,
          "attributes": {
            "ROUTING": "R12C18_E10;R12C18_F7_E100;1;R12C18_C0;R12C18_E100_C0;1;R12C18_F7;;1;R12C18_X08;R12C18_F7_X08;1;R12C18_C5;R12C18_X08_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880862 ] ,
          "attributes": {
            "ROUTING": "R12C18_F0;;1;R12C18_EW20;R12C18_F0_EW20;1;R12C19_C0;R12C19_E121_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880860 ] ,
          "attributes": {
            "ROUTING": "R12C19_C2;R12C19_E130_C2;1;R12C19_E13;R12C19_F5_E130;1;R12C20_S23;R12C20_E131_S230;1;R13C20_A7;R13C20_S231_A7;1;R13C19_A2;R13C19_S251_A2;1;R12C19_S25;R12C19_F5_S250;1;R12C19_F5;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3880858 ] ,
          "attributes": {
            "ROUTING": "R12C19_S22;R12C19_F2_S220;1;R14C19_X03;R14C19_S222_X03;1;R14C19_B5;R14C19_X03_B5;1;R12C19_C7;R12C19_N130_C7;1;R12C19_N13;R12C19_F2_N130;1;R12C19_F2;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3880855 ] ,
          "attributes": {
            "ROUTING": "R12C18_F1;;1;R12C18_E13;R12C18_F1_E130;1;R12C19_B7;R12C19_E131_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880853 ] ,
          "attributes": {
            "ROUTING": "R11C19_X07;R11C19_F4_X07;1;R11C19_B0;R11C19_X07_B0;1;R11C19_F4;;1;R11C19_X03;R11C19_F4_X03;1;R11C19_B3;R11C19_X03_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3880851 ] ,
          "attributes": {
            "ROUTING": "R11C19_F0;;1;R11C19_S10;R11C19_F0_S100;1;R12C19_A7;R12C19_S101_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3880849 ] ,
          "attributes": {
            "ROUTING": "R11C18_S27;R11C18_F7_S270;1;R13C18_X06;R13C18_S272_X06;1;R13C18_A6;R13C18_X06_A6;1;R12C19_A6;R12C19_E251_A6;1;R12C20_D2;R12C20_X06_D2;1;R10C20_S25;R10C20_E252_S250;1;R12C20_X06;R12C20_S252_X06;1;R10C18_E25;R10C18_N111_E250;1;R11C18_SN10;R11C18_F7_SN10;1;R13C22_W27;R13C22_S272_W270;1;R13C20_A3;R13C20_W272_A3;1;R12C18_E25;R12C18_S111_E250;1;R11C18_F7;;1;R11C18_E10;R11C18_F7_E100;1;R11C18_E82;R11C18_F7_E820;1;R11C19_D1;R11C19_E101_D1;1;R11C22_S27;R11C22_E824_S270;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880847 ] ,
          "attributes": {
            "ROUTING": "R11C19_E10;R11C19_F1_E100;1;R11C19_C0;R11C19_E100_C0;1;R11C19_F1;;1;R11C19_E13;R11C19_F1_E130;1;R11C19_A6;R11C19_E130_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880846 ] ,
          "attributes": {
            "ROUTING": "R11C19_F6;;1;R11C19_S13;R11C19_F6_S130;1;R12C19_A0;R12C19_S131_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880844 ] ,
          "attributes": {
            "ROUTING": "R12C19_N10;R12C19_F3_N100;1;R12C19_A1;R12C19_N100_A1;1;R12C19_F3;;1;R12C19_E10;R12C19_F3_E100;1;R12C20_D5;R12C20_E101_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880841 ] ,
          "attributes": {
            "ROUTING": "R12C18_W21;R12C18_W111_W210;1;R12C16_S21;R12C16_W212_S210;1;R14C16_E21;R14C16_S212_E210;1;R14C17_B1;R14C17_E211_B1;1;R16C20_N26;R16C20_E261_N260;1;R14C20_C2;R14C20_N262_C2;1;R12C21_S25;R12C21_E251_S250;1;R13C21_W25;R13C21_S251_W250;1;R15C18_A5;R15C18_S231_A5;1;R12C19_S26;R12C19_F6_S260;1;R16C19_A7;R16C19_X06_A7;1;R15C18_A6;R15C18_S231_A6;1;R14C16_W23;R14C16_W222_W230;1;R14C15_B5;R14C15_W231_B5;1;R13C19_W21;R13C19_S111_W210;1;R12C18_S22;R12C18_W121_S220;1;R14C19_S27;R14C19_S262_S270;1;R12C19_EW20;R12C19_F6_EW20;1;R14C18_W22;R14C18_S222_W220;1;R14C18_S23;R14C18_S222_S230;1;R16C19_X06;R16C19_S272_X06;1;R16C19_E26;R16C19_S834_E260;1;R13C18_B3;R13C18_W211_B3;1;R13C20_A5;R13C20_W251_A5;1;R12C19_S83;R12C19_F6_S830;1;R12C19_F6;;1;R12C19_SN10;R12C19_F6_SN10;1;R12C20_B5;R12C20_E250_B5;1;R12C20_E25;R12C20_E111_E250;1;R12C19_EW10;R12C19_F6_EW10;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880839 ] ,
          "attributes": {
            "ROUTING": "R12C20_F5;;1;R12C20_EW10;R12C20_F5_EW10;1;R12C19_B0;R12C19_W111_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_I3[2]": {
          "hide_name": 0,
          "bits": [ 3880837 ] ,
          "attributes": {
            "ROUTING": "R12C18_F3;;1;R12C18_E23;R12C18_F3_E230;1;R12C19_X02;R12C19_E231_X02;1;R12C19_C1;R12C19_X02_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880835 ] ,
          "attributes": {
            "ROUTING": "R12C15_E23;R12C15_S231_E230;1;R12C16_B3;R12C16_E231_B3;1;R13C16_B4;R13C16_S272_B4;1;R13C18_B7;R13C18_X07_B7;1;R15C17_B1;R15C17_S212_B1;1;R13C17_S21;R13C17_S202_S210;1;R14C20_W27;R14C20_S271_W270;1;R11C17_S26;R11C17_E261_S260;1;R13C18_X07;R13C18_E261_X07;1;R12C15_A4;R12C15_S231_A4;1;R13C20_A2;R13C20_S272_A2;1;R11C17_C4;R11C17_E261_C4;1;R15C20_X04;R15C20_S272_X04;1;R11C16_E26;R11C16_F6_E260;1;R11C16_S27;R11C16_W130_S270;1;R11C18_E27;R11C18_E262_E270;1;R11C16_E10;R11C16_F6_E100;1;R14C19_X04;R14C19_W271_X04;1;R15C20_C2;R15C20_X04_C2;1;R14C19_B1;R14C19_X04_B1;1;R11C16_W13;R11C16_F6_W130;1;R11C19_A4;R11C19_E271_A4;1;R11C18_C0;R11C18_E262_C0;1;R11C15_S23;R11C15_W131_S230;1;R11C16_F6;;1;R11C16_A4;R11C16_E100_A4;1;R11C17_S20;R11C17_E101_S200;1;R11C18_C3;R11C18_E262_C3;1;R13C17_E26;R13C17_S262_E260;1;R11C20_S27;R11C20_E272_S270;1;R13C20_S27;R13C20_S272_S270;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880832 ] ,
          "attributes": {
            "ROUTING": "R11C17_F4;;1;R11C17_C6;R11C17_F4_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3880831 ] ,
          "attributes": {
            "ROUTING": "R11C18_B0;R11C18_W250_B0;1;R12C20_S25;R12C20_W252_S250;1;R13C20_B5;R13C20_S251_B5;1;R13C16_A3;R13C16_N210_A3;1;R15C18_W23;R15C18_S804_W230;1;R15C16_N23;R15C16_W232_N230;1;R11C18_S80;R11C18_W100_S800;1;R14C16_A7;R14C16_N231_A7;1;R13C16_N21;R13C16_E211_N210;1;R13C20_A6;R13C20_W252_A6;1;R11C18_W10;R11C18_F5_W100;1;R11C16_X08;R11C16_W252_X08;1;R11C16_B4;R11C16_X08_B4;1;R11C17_B6;R11C17_W111_B6;1;R11C19_S21;R11C19_E111_S210;1;R13C22_W25;R13C22_S252_W250;1;R11C18_S23;R11C18_W100_S230;1;R13C18_B2;R13C18_S232_B2;1;R11C17_W21;R11C17_W111_W210;1;R12C20_B1;R12C20_X04_B1;1;R12C20_X04;R12C20_W252_X04;1;R12C19_W21;R12C19_S211_W210;1;R12C19_B3;R12C19_S211_B3;1;R11C18_EW10;R11C18_F5_EW10;1;R12C18_W23;R12C18_S231_W230;1;R13C15_E21;R13C15_S212_E210;1;R12C18_B7;R12C18_W211_B7;1;R11C22_S25;R11C22_E834_S250;1;R11C18_E83;R11C18_F5_E830;1;R13C16_B1;R13C16_E211_B1;1;R11C15_S21;R11C15_W212_S210;1;R12C17_B3;R12C17_W231_B3;1;R12C22_W25;R12C22_S251_W250;1;R11C18_W25;R11C18_F5_W250;1;R11C18_F5;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3880827 ] ,
          "attributes": {
            "ROUTING": "R14C17_E10;R14C17_F5_E100;1;R14C18_E20;R14C18_E101_E200;1;R14C19_D4;R14C19_E201_D4;1;R13C15_X03;R13C15_W242_X03;1;R13C15_A6;R13C15_X03_A6;1;R14C17_N10;R14C17_F5_N100;1;R14C17_B7;R14C17_W130_B7;1;R12C17_W25;R12C17_N252_W250;1;R12C14_X05;R12C14_W201_X05;1;R14C17_X04;R14C17_F5_X04;1;R14C17_B2;R14C17_X04_B2;1;R15C18_B6;R15C18_E211_B6;1;R14C16_B6;R14C16_W111_B6;1;R12C15_W20;R12C15_W252_W200;1;R12C14_A3;R12C14_X05_A3;1;R14C17_W13;R14C17_F5_W130;1;R14C17_S25;R14C17_F5_S250;1;R12C17_B7;R12C17_N252_B7;1;R15C17_E21;R15C17_S111_E210;1;R13C17_W24;R13C17_N101_W240;1;R14C17_SN10;R14C17_F5_SN10;1;R14C16_A5;R14C16_W131_A5;1;R15C17_A5;R15C17_X06_A5;1;R15C17_X06;R15C17_S251_X06;1;R14C17_F5;;1;R14C17_N25;R14C17_F5_N250;1;R12C18_A0;R12C18_E251_A0;1;R12C17_E25;R12C17_N252_E250;1;R14C17_EW10;R14C17_F5_EW10;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_I3[0]": {
          "hide_name": 0,
          "bits": [ 3880825 ] ,
          "attributes": {
            "ROUTING": "R14C18_W23;R14C18_S131_W230;1;R14C16_B4;R14C16_W232_B4;1;R14C20_A6;R14C20_W200_A6;1;R13C17_B2;R13C17_X01_B2;1;R13C17_X01;R13C17_W201_X01;1;R13C17_S22;R13C17_W121_S220;1;R13C18_EW20;R13C18_F0_EW20;1;R14C20_W20;R14C20_S201_W200;1;R14C19_A7;R14C19_W200_A7;1;R14C19_W20;R14C19_S201_W200;1;R13C20_B2;R13C20_X01_B2;1;R13C18_N13;R13C18_F0_N130;1;R14C18_A3;R14C18_S131_A3;1;R13C16_X05;R13C16_W202_X05;1;R13C16_C7;R13C16_X05_C7;1;R12C18_W27;R12C18_N131_W270;1;R12C17_A7;R12C17_W271_A7;1;R13C20_S20;R13C20_E202_S200;1;R14C17_C7;R14C17_S221_C7;1;R13C18_S13;R13C18_F0_S130;1;R13C20_X01;R13C20_E202_X01;1;R13C19_N20;R13C19_E201_N200;1;R12C18_B3;R12C18_N131_B3;1;R13C19_S20;R13C19_E201_S200;1;R13C18_E20;R13C18_F0_E200;1;R13C18_W20;R13C18_F0_W200;1;R12C19_X01;R12C19_N201_X01;1;R12C19_B2;R12C19_X01_B2;1;R13C18_F0;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880822 ] ,
          "attributes": {
            "ROUTING": "R12C16_F2;;1;R12C16_E13;R12C16_F2_E130;1;R12C17_E27;R12C17_E131_E270;1;R12C19_S27;R12C19_E272_S270;1;R13C19_A3;R13C19_S271_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880820 ] ,
          "attributes": {
            "ROUTING": "R12C17_F7;;1;R12C17_X08;R12C17_F7_X08;1;R12C17_C4;R12C17_X08_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880819 ] ,
          "attributes": {
            "ROUTING": "R11C17_F6;;1;R11C17_SN20;R11C17_F6_SN20;1;R12C17_B4;R12C17_S121_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880818 ] ,
          "attributes": {
            "ROUTING": "R12C17_F4;;1;R12C17_SN10;R12C17_F4_SN10;1;R13C17_D6;R13C17_S111_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880814 ] ,
          "attributes": {
            "ROUTING": "R12C16_SN10;R12C16_F7_SN10;1;R13C16_W21;R13C16_S111_W210;1;R13C15_B3;R13C15_W211_B3;1;R12C16_B2;R12C16_S130_B2;1;R12C16_S13;R12C16_F7_S130;1;R12C16_EW10;R12C16_F7_EW10;1;R12C17_A4;R12C17_E111_A4;1;R12C16_F7;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880811 ] ,
          "attributes": {
            "ROUTING": "R12C16_F1;;1;R12C16_N13;R12C16_F1_N130;1;R12C16_A2;R12C16_N130_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880809 ] ,
          "attributes": {
            "ROUTING": "R12C15_E13;R12C15_F2_E130;1;R12C15_C3;R12C15_E130_C3;1;R12C15_F2;;1;R12C15_EW20;R12C15_F2_EW20;1;R12C16_C2;R12C16_E121_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880806 ] ,
          "attributes": {
            "ROUTING": "R16C17_E20;R16C17_S804_E200;1;R16C18_N20;R16C18_E201_N200;1;R15C18_C5;R15C18_N201_C5;1;R12C16_A3;R12C16_X02_A3;1;R12C18_X06;R12C18_E231_X06;1;R12C18_A6;R12C18_X06_A6;1;R11C17_B4;R11C17_N101_B4;1;R12C17_N10;R12C17_F3_N100;1;R12C17_N20;R12C17_N100_N200;1;R10C17_E20;R10C17_N202_E200;1;R10C18_S20;R10C18_E201_S200;1;R11C18_C4;R11C18_S201_C4;1;R12C20_A3;R12C20_X07_A3;1;R12C20_X07;R12C20_E261_X07;1;R16C19_E23;R16C19_E232_E230;1;R16C20_X06;R16C20_E231_X06;1;R16C20_A4;R16C20_X06_A4;1;R12C16_A1;R12C16_X02_A1;1;R12C19_N23;R12C19_E232_N230;1;R11C19_X08;R11C19_N231_X08;1;R11C19_B7;R11C19_X08_B7;1;R16C17_W20;R16C17_S804_W200;1;R14C18_A5;R14C18_N232_A5;1;R12C17_E23;R12C17_F3_E230;1;R16C17_A7;R16C17_W200_A7;1;R12C15_X02;R12C15_W232_X02;1;R20C17_N23;R20C17_S808_N230;1;R18C17_N23;R18C17_N232_N230;1;R15C18_X02;R15C18_N231_X02;1;R15C18_A3;R15C18_X02_A3;1;R12C17_S20;R12C17_N100_S200;1;R14C17_X07;R14C17_S202_X07;1;R13C17_B5;R13C17_S121_B5;1;R12C16_X02;R12C16_W231_X02;1;R12C17_SN20;R12C17_F3_SN20;1;R14C17_B6;R14C17_X07_B6;1;R12C15_B2;R12C15_W232_B2;1;R12C19_E26;R12C19_E232_E260;1;R12C17_S80;R12C17_F3_S800;1;R16C18_B5;R16C18_E231_B5;1;R12C17_F3;;1;R16C17_E23;R16C17_S804_E230;1;R16C18_N23;R16C18_E231_N230;1;R12C15_A3;R12C15_X02_A3;1;R16C17_A4;R16C17_N232_A4;1;R12C17_W23;R12C17_F3_W230;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880803 ] ,
          "attributes": {
            "ROUTING": "R13C16_E13;R13C16_F1_E130;1;R13C17_S23;R13C17_E131_S230;1;R15C17_X02;R15C17_S232_X02;1;R15C17_A3;R15C17_X02_A3;1;R12C15_B7;R12C15_W231_B7;1;R15C19_C3;R15C19_S242_C3;1;R13C17_E24;R13C17_E101_E240;1;R14C16_A3;R14C16_S131_A3;1;R13C16_S13;R13C16_F1_S130;1;R12C15_A5;R12C15_W271_A5;1;R12C16_W27;R12C16_N131_W270;1;R12C16_W23;R12C16_N131_W230;1;R13C19_S24;R13C19_E242_S240;1;R13C16_F1;;1;R13C16_N13;R13C16_F1_N130;1;R12C18_B2;R12C18_E232_B2;1;R12C16_E23;R12C16_N131_E230;1;R13C16_E10;R13C16_F1_E100;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_1_I2[1]": {
          "hide_name": 0,
          "bits": [ 3880801 ] ,
          "attributes": {
            "ROUTING": "R15C17_F3;;1;R15C17_B2;R15C17_F3_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I2_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880799 ] ,
          "attributes": {
            "ROUTING": "R15C17_W13;R15C17_F1_W130;1;R15C16_A4;R15C16_W131_A4;1;R15C17_B7;R15C17_F1_B7;1;R15C17_N13;R15C17_F1_N130;1;R14C17_W27;R14C17_N131_W270;1;R14C15_X04;R14C15_W272_X04;1;R14C15_C3;R14C15_X04_C3;1;R15C17_A4;R15C17_E100_A4;1;R15C17_E10;R15C17_F1_E100;1;R15C17_F1;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_I2_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880798 ] ,
          "attributes": {
            "ROUTING": "R14C17_E13;R14C17_F6_E130;1;R14C17_A7;R14C17_E130_A7;1;R14C17_SN20;R14C17_F6_SN20;1;R15C17_B5;R15C17_S121_B5;1;R15C17_A7;R15C17_S101_A7;1;R12C18_X07;R12C18_E261_X07;1;R12C18_B1;R12C18_X07_B1;1;R14C17_S10;R14C17_F6_S100;1;R14C17_C2;R14C17_F6_C2;1;R14C17_N26;R14C17_F6_N260;1;R12C17_E26;R12C17_N262_E260;1;R14C17_F6;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 3880795 ] ,
          "attributes": {
            "ROUTING": "R15C17_W10;R15C17_F7_W100;1;R15C16_N24;R15C16_W101_N240;1;R13C16_C2;R13C16_N242_C2;1;R15C17_A2;R15C17_F7_A2;1;R15C17_F7;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT4_F_I1_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3880793 ] ,
          "attributes": {
            "ROUTING": "R13C16_F3;;1;R13C16_B2;R13C16_F3_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880791 ] ,
          "attributes": {
            "ROUTING": "R13C16_X01;R13C16_S222_X01;1;R13C16_A6;R13C16_X01_A6;1;R9C16_A2;R9C16_X05_A2;1;R13C16_X07;R13C16_S222_X07;1;R11C16_S22;R11C16_F2_S220;1;R11C16_F2;;1;R11C16_N22;R11C16_F2_N220;1;R9C16_X05;R9C16_N222_X05;1;R13C16_A2;R13C16_X07_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3880789 ] ,
          "attributes": {
            "ROUTING": "R13C16_F2;;1;R13C16_W22;R13C16_F2_W220;1;R13C15_X01;R13C15_W221_X01;1;R13C15_A0;R13C15_X01_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880787 ] ,
          "attributes": {
            "ROUTING": "R12C15_F3;;1;R12C15_E10;R12C15_F3_E100;1;R12C15_C0;R12C15_E100_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 3880786 ] ,
          "attributes": {
            "ROUTING": "R12C15_F0;;1;R12C15_S10;R12C15_F0_S100;1;R13C15_C0;R13C15_S101_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880784 ] ,
          "attributes": {
            "ROUTING": "R13C15_W10;R13C15_F4_W100;1;R13C15_B5;R13C15_W100_B5;1;R13C15_F4;;1;R13C15_S13;R13C15_F4_S130;1;R14C15_A0;R14C15_S131_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880781 ] ,
          "attributes": {
            "ROUTING": "R13C16_S10;R13C16_F4_S100;1;R14C16_W24;R14C16_S101_W240;1;R14C14_C2;R14C14_W242_C2;1;R13C16_W13;R13C16_F4_W130;1;R13C15_A5;R13C15_W131_A5;1;R13C16_F4;;1;R13C20_A1;R13C20_E252_A1;1;R13C18_E25;R13C18_E242_E250;1;R13C16_E24;R13C16_F4_E240;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3880779 ] ,
          "attributes": {
            "ROUTING": "R13C15_F5;;1;R13C15_X04;R13C15_F5_X04;1;R13C15_B0;R13C15_X04_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880777 ] ,
          "attributes": {
            "ROUTING": "R12C15_F6;;1;R12C15_S26;R12C15_F6_S260;1;R13C15_D5;R13C15_S261_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880774 ] ,
          "attributes": {
            "ROUTING": "R12C16_W20;R12C16_S101_W200;1;R12C15_X01;R12C15_W201_X01;1;R12C15_A0;R12C15_X01_A0;1;R11C16_S10;R11C16_F4_S100;1;R12C16_A5;R12C16_S101_A5;1;R12C17_A0;R12C17_E271_A0;1;R12C16_E27;R12C16_S131_E270;1;R11C16_E24;R11C16_F4_E240;1;R11C18_E25;R11C18_E242_E250;1;R11C19_A7;R11C19_E251_A7;1;R11C16_X07;R11C16_F4_X07;1;R11C16_A2;R11C16_X07_A2;1;R11C17_B0;R11C17_X07_B0;1;R11C17_X07;R11C17_E241_X07;1;R11C16_S13;R11C16_F4_S130;1;R11C16_F4;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880772 ] ,
          "attributes": {
            "ROUTING": "R12C16_S10;R12C16_F5_S100;1;R12C16_B1;R12C16_S100_B1;1;R12C16_F5;;1;R12C16_W13;R12C16_F5_W130;1;R12C15_A6;R12C15_W131_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880766 ] ,
          "attributes": {
            "ROUTING": "R12C16_SN20;R12C16_F4_SN20;1;R13C16_E22;R13C16_S121_E220;1;R13C18_S22;R13C18_E222_S220;1;R15C18_X05;R15C18_S222_X05;1;R15C18_B1;R15C18_X05_B1;1;R12C16_X03;R12C16_F4_X03;1;R12C16_A6;R12C16_X03_A6;1;R12C16_E24;R12C16_F4_E240;1;R14C15_B3;R14C15_X03_B3;1;R12C16_B7;R12C16_X07_B7;1;R12C16_N10;R12C16_F4_N100;1;R11C16_N20;R11C16_N101_N200;1;R9C16_D3;R9C16_N202_D3;1;R12C18_B0;R12C18_S240_B0;1;R9C16_E20;R9C16_N202_E200;1;R9C17_C6;R9C17_X05_C6;1;R9C18_A3;R9C18_E200_A3;1;R9C16_A4;R9C16_X07_A4;1;R12C18_S24;R12C18_E242_S240;1;R9C17_X05;R9C17_E201_X05;1;R9C18_E20;R9C18_E202_E200;1;R12C16_F4;;1;R9C16_X07;R9C16_N202_X07;1;R14C15_X03;R14C15_S242_X03;1;R12C15_S24;R12C15_W101_S240;1;R12C16_X07;R12C16_F4_X07;1;R12C16_W10;R12C16_F4_W100;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2[1]": {
          "hide_name": 0,
          "bits": [ 3880763 ] ,
          "attributes": {
            "ROUTING": "R12C16_S22;R12C16_W221_S220;1;R14C16_X01;R14C16_S222_X01;1;R14C16_B2;R14C16_X01_B2;1;R13C15_X07;R13C15_S221_X07;1;R13C15_A4;R13C15_X07_A4;1;R12C15_S22;R12C15_W222_S220;1;R12C18_A1;R12C18_X01_A1;1;R12C18_X01;R12C18_E221_X01;1;R12C17_E22;R12C17_F2_E220;1;R12C17_B5;R12C17_X01_B5;1;R12C17_X01;R12C17_F2_X01;1;R12C17_W22;R12C17_F2_W220;1;R12C17_F2;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880760 ] ,
          "attributes": {
            "ROUTING": "R14C17_X05;R14C17_E201_X05;1;R14C17_A3;R14C17_X05_A3;1;R12C16_A7;R12C16_X01_A7;1;R12C16_X01;R12C16_F0_X01;1;R14C16_B5;R14C16_X03_B5;1;R14C16_X03;R14C16_S202_X03;1;R13C15_D1;R13C15_W201_D1;1;R14C18_C0;R14C18_X01_C0;1;R12C16_S20;R12C16_F0_S200;1;R13C16_W20;R13C16_S201_W200;1;R14C18_X01;R14C18_E202_X01;1;R14C16_E20;R14C16_S202_E200;1;R12C16_F0;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_I3[1]": {
          "hide_name": 0,
          "bits": [ 3880757 ] ,
          "attributes": {
            "ROUTING": "R11C16_A6;R11C16_S210_A6;1;R13C16_E21;R13C16_S212_E210;1;R13C16_A1;R13C16_E210_A1;1;R15C16_C5;R15C16_N222_C5;1;R13C17_A4;R13C17_N212_A4;1;R12C19_N21;R12C19_E211_N210;1;R12C19_A3;R12C19_N210_A3;1;R11C16_E21;R11C16_F1_E210;1;R12C18_A7;R12C18_S211_A7;1;R15C20_C0;R15C20_E242_C0;1;R14C20_B6;R14C20_X07_B6;1;R12C19_B5;R12C19_E211_B5;1;R15C17_S21;R15C17_E211_S210;1;R14C20_X07;R14C20_E242_X07;1;R15C18_E24;R15C18_S242_E240;1;R11C18_S21;R11C18_E212_S210;1;R13C18_S24;R13C18_S212_S240;1;R19C16_N22;R19C16_S818_N220;1;R11C16_S21;R11C16_F1_S210;1;R11C16_X02;R11C16_F1_X02;1;R15C16_E21;R15C16_S814_E210;1;R11C16_A0;R11C16_X02_A0;1;R16C17_B3;R16C17_S211_B3;1;R11C16_S81;R11C16_F1_S810;1;R15C17_N21;R15C17_E211_N210;1;R11C16_F1;;1;R12C18_E21;R12C18_S211_E210;1;R14C18_E24;R14C18_S241_E240;1;R17C16_N22;R17C16_N222_N220;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880755 ] ,
          "attributes": {
            "ROUTING": "R12C16_E21;R12C16_S111_E210;1;R12C17_B2;R12C17_E211_B2;1;R12C16_E25;R12C16_S111_E250;1;R12C16_B0;R12C16_S111_B0;1;R11C16_SN10;R11C16_F0_SN10;1;R12C18_A3;R12C18_E252_A3;1;R12C16_B5;R12C16_S121_B5;1;R11C16_F0;;1;R11C16_SN20;R11C16_F0_SN20;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880753 ] ,
          "attributes": {
            "ROUTING": "R12C20_F6;;1;R12C20_E10;R12C20_F6_E100;1;R12C20_A5;R12C20_E100_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880751 ] ,
          "attributes": {
            "ROUTING": "R12C15_S20;R12C15_S101_S200;1;R14C15_C5;R14C15_S202_C5;1;R11C19_N27;R11C19_E824_N270;1;R10C19_E27;R10C19_N271_E270;1;R10C20_S27;R10C20_E271_S270;1;R12C20_B6;R12C20_S272_B6;1;R12C15_A7;R12C15_S101_A7;1;R11C15_SN20;R11C15_F7_SN20;1;R12C15_B4;R12C15_S121_B4;1;R11C15_E82;R11C15_F7_E820;1;R11C19_N24;R11C19_E824_N240;1;R11C15_E27;R11C15_F7_E270;1;R11C15_S10;R11C15_F7_S100;1;R11C18_A0;R11C18_E210_A0;1;R11C18_A3;R11C18_X05_A3;1;R11C18_E21;R11C18_E202_E210;1;R11C16_X04;R11C16_E271_X04;1;R11C19_B4;R11C19_N240_B4;1;R11C18_X05;R11C18_E202_X05;1;R11C16_E20;R11C16_E101_E200;1;R11C16_B0;R11C16_X04_B0;1;R11C15_F7;;1;R11C15_E10;R11C15_F7_E100;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 3880748 ] ,
          "attributes": {
            "ROUTING": "R7C15_F4;;1;R7C15_EW20;R7C15_F4_EW20;1;R7C16_C6;R7C16_E121_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880746 ] ,
          "attributes": {
            "ROUTING": "R8C16_X04;R8C16_F5_X04;1;R8C16_D6;R8C16_X04_D6;1;R8C16_N13;R8C16_F5_N130;1;R7C16_B1;R7C16_N131_B1;1;R6C16_W25;R6C16_N252_W250;1;R6C15_N25;R6C15_W251_N250;1;R6C15_B6;R6C15_N250_B6;1;R8C16_F5;;1;R6C16_E25;R6C16_N252_E250;1;R8C16_N25;R8C16_F5_N250;1;R6C17_A5;R6C17_E251_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880743 ] ,
          "attributes": {
            "ROUTING": "R9C17_EW20;R9C17_F7_EW20;1;R9C18_C1;R9C18_E121_C1;1;R9C17_B5;R9C17_W100_B5;1;R9C17_W10;R9C17_F7_W100;1;R9C16_N20;R9C16_W101_N200;1;R7C16_X01;R7C16_N202_X01;1;R7C16_A1;R7C16_X01_A1;1;R9C18_B4;R9C18_E131_B4;1;R9C17_F7;;1;R9C17_B1;R9C17_S100_B1;1;R9C17_S10;R9C17_F7_S100;1;R9C17_E13;R9C17_F7_E130;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3880741 ] ,
          "attributes": {
            "ROUTING": "R7C16_F1;;1;R7C16_X06;R7C16_F1_X06;1;R7C16_A6;R7C16_X06_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880739 ] ,
          "attributes": {
            "ROUTING": "R8C18_S10;R8C18_F6_S100;1;R8C18_B0;R8C18_S100_B0;1;R8C18_A3;R8C18_N130_A3;1;R7C16_N27;R7C16_W272_N270;1;R5C16_X06;R5C16_N272_X06;1;R5C16_A7;R5C16_X06_A7;1;R8C18_W26;R8C18_F6_W260;1;R8C18_N13;R8C18_F6_N130;1;R8C17_X03;R8C17_W261_X03;1;R8C17_B5;R8C17_X03_B5;1;R8C16_A0;R8C16_W252_A0;1;R8C18_W25;R8C18_S130_W250;1;R8C18_S13;R8C18_F6_S130;1;R7C18_W27;R7C18_N131_W270;1;R7C16_A3;R7C16_W272_A3;1;R8C18_F6;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880734 ] ,
          "attributes": {
            "ROUTING": "R7C17_N10;R7C17_F0_N100;1;R7C17_C5;R7C17_N100_C5;1;R7C17_SN20;R7C17_F0_SN20;1;R6C17_C3;R6C17_N121_C3;1;R7C16_N20;R7C16_W101_N200;1;R6C16_D0;R6C16_N201_D0;1;R7C17_W10;R7C17_F0_W100;1;R7C16_C7;R7C16_W101_C7;1;R7C17_F0;;1;R7C17_EW20;R7C17_F0_EW20;1;R7C18_S22;R7C18_E121_S220;1;R8C18_C5;R8C18_S221_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3880731 ] ,
          "attributes": {
            "ROUTING": "R7C16_F7;;1;R7C16_X08;R7C16_F7_X08;1;R7C16_C4;R7C16_X08_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880730 ] ,
          "attributes": {
            "ROUTING": "R7C16_F4;;1;R7C16_W13;R7C16_F4_W130;1;R7C15_A6;R7C15_W131_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3880728 ] ,
          "attributes": {
            "ROUTING": "R8C16_X05;R8C16_F0_X05;1;R8C16_B7;R8C16_X05_B7;1;R8C16_F0;;1;R8C16_N10;R8C16_F0_N100;1;R7C16_D1;R7C16_N101_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3880726 ] ,
          "attributes": {
            "ROUTING": "R8C16_F7;;1;R8C16_N27;R8C16_F7_N270;1;R7C16_B4;R7C16_N271_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3880724 ] ,
          "attributes": {
            "ROUTING": "R9C16_F7;;1;R9C16_SN10;R9C16_F7_SN10;1;R8C16_C7;R8C16_N111_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880721 ] ,
          "attributes": {
            "ROUTING": "R9C15_E23;R9C15_S232_E230;1;R9C16_B0;R9C16_E231_B0;1;R5C16_C7;R5C16_X08_C7;1;R6C15_E13;R6C15_F7_E130;1;R8C15_A5;R8C15_S231_A5;1;R7C16_B5;R7C16_S271_B5;1;R6C16_S27;R6C16_E131_S270;1;R8C16_B5;R8C16_S272_B5;1;R6C15_F7;;1;R6C15_S13;R6C15_F7_S130;1;R7C15_S23;R7C15_S131_S230;1;R6C16_N23;R6C16_E131_N230;1;R5C16_X08;R5C16_N231_X08;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880719 ] ,
          "attributes": {
            "ROUTING": "R7C15_F0;;1;R7C15_W10;R7C15_F0_W100;1;R7C15_B5;R7C15_W100_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880716 ] ,
          "attributes": {
            "ROUTING": "R6C17_E27;R6C17_N271_E270;1;R6C18_X04;R6C18_E271_X04;1;R6C18_B2;R6C18_X04_B2;1;R5C18_A5;R5C18_E271_A5;1;R3C18_S26;R3C18_E261_S260;1;R5C18_X01;R5C18_S262_X01;1;R5C18_B3;R5C18_X01_B3;1;R7C17_N27;R7C17_N262_N270;1;R7C19_S26;R7C19_E262_S260;1;R9C15_E26;R9C15_F6_E260;1;R7C17_E26;R7C17_N262_E260;1;R9C15_F6;;1;R3C17_E26;R3C17_N834_E260;1;R7C17_N83;R7C17_N262_N830;1;R9C17_N26;R9C17_E262_N260;1;R8C19_X05;R8C19_S261_X05;1;R8C19_A3;R8C19_X05_A3;1;R5C17_E27;R5C17_N272_E270;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880715 ] ,
          "attributes": {
            "ROUTING": "R6C18_W10;R6C18_F2_W100;1;R6C17_C1;R6C17_W101_C1;1;R6C18_F2;;1;R6C18_SN20;R6C18_F2_SN20;1;R5C18_C2;R5C18_N121_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880713 ] ,
          "attributes": {
            "ROUTING": "R7C17_X08;R7C17_F5_X08;1;R7C17_C6;R7C17_X08_C6;1;R7C17_F5;;1;R7C17_E10;R7C17_F5_E100;1;R7C18_S24;R7C18_E101_S240;1;R8C18_C1;R8C18_S241_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3880712 ] ,
          "attributes": {
            "ROUTING": "R7C17_F6;;1;R7C17_W26;R7C17_F6_W260;1;R7C15_X07;R7C15_W262_X07;1;R7C15_B0;R7C15_X07_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3880710 ] ,
          "attributes": {
            "ROUTING": "R7C17_F3;;1;R7C17_EW10;R7C17_F3_EW10;1;R7C16_W25;R7C16_W111_W250;1;R7C15_A0;R7C15_W251_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880708 ] ,
          "attributes": {
            "ROUTING": "R9C16_S13;R9C16_F0_S130;1;R9C16_B2;R9C16_S130_B2;1;R9C16_F0;;1;R9C16_W13;R9C16_F0_W130;1;R9C15_A4;R9C15_W131_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3880706 ] ,
          "attributes": {
            "ROUTING": "R9C15_F4;;1;R9C15_N24;R9C15_F4_N240;1;R7C15_C0;R7C15_N242_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880701 ] ,
          "attributes": {
            "ROUTING": "R11C17_S80;R11C17_F3_S800;1;R15C17_E23;R15C17_S804_E230;1;R15C18_N23;R15C18_E231_N230;1;R14C18_X08;R14C18_N231_X08;1;R14C18_B7;R14C18_X08_B7;1;R9C15_D2;R9C15_X08_D2;1;R14C20_C6;R14C20_W261_C6;1;R14C17_W26;R14C17_S261_W260;1;R7C17_B5;R7C17_N271_B5;1;R14C16_X07;R14C16_W261_X07;1;R10C17_N27;R10C17_N131_N270;1;R11C17_X06;R11C17_F3_X06;1;R13C17_S26;R13C17_S232_S260;1;R10C17_W23;R10C17_N131_W230;1;R10C15_N23;R10C15_W232_N230;1;R13C17_W23;R13C17_S232_W230;1;R6C16_B7;R6C16_X08_B7;1;R13C16_B3;R13C16_W231_B3;1;R6C17_W27;R6C17_N272_W270;1;R11C17_N13;R11C17_F3_N130;1;R9C15_X08;R9C15_N231_X08;1;R11C17_A6;R11C17_X06_A6;1;R6C16_X08;R6C16_W271_X08;1;R11C17_S23;R11C17_F3_S230;1;R8C17_N27;R8C17_N272_N270;1;R14C17_C1;R14C17_S261_C1;1;R11C17_F3;;1;R14C21_W26;R14C21_S261_W260;1;R14C16_B7;R14C16_X07_B7;1;R13C21_S26;R13C21_E262_S260;1;R13C19_E26;R13C19_E232_E260;1;R13C17_E23;R13C17_S232_E230;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880699 ] ,
          "attributes": {
            "ROUTING": "R9C15_F2;;1;R9C15_S22;R9C15_F2_S220;1;R9C15_C4;R9C15_S220_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880696 ] ,
          "attributes": {
            "ROUTING": "R8C15_F6;;1;R8C15_N13;R8C15_F6_N130;1;R7C15_D6;R7C15_N131_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3880694 ] ,
          "attributes": {
            "ROUTING": "R6C18_F3;;1;R6C18_B5;R6C18_F3_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880692 ] ,
          "attributes": {
            "ROUTING": "R6C18_X07;R6C18_F4_X07;1;R6C18_A5;R6C18_X07_A5;1;R6C18_C1;R6C18_F4_C1;1;R6C18_F4;;1;R6C18_W13;R6C18_F4_W130;1;R6C17_N27;R6C17_W131_N270;1;R6C17_D7;R6C17_N270_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880688 ] ,
          "attributes": {
            "ROUTING": "R8C15_A4;R8C15_F7_A4;1;R8C15_F7;;1;R8C15_N27;R8C15_F7_N270;1;R6C15_A2;R6C15_N272_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3880686 ] ,
          "attributes": {
            "ROUTING": "R8C15_F4;;1;R8C15_E13;R8C15_F4_E130;1;R8C15_A6;R8C15_E130_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880684 ] ,
          "attributes": {
            "ROUTING": "R9C15_X05;R9C15_F0_X05;1;R9C15_A5;R9C15_X05_A5;1;R9C15_F0;;1;R9C15_N13;R9C15_F0_N130;1;R8C15_D4;R8C15_N131_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3880682 ] ,
          "attributes": {
            "ROUTING": "R9C15_F5;;1;R9C15_N10;R9C15_F5_N100;1;R8C15_B6;R8C15_N101_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880680 ] ,
          "attributes": {
            "ROUTING": "R9C15_F1;;1;R9C15_S10;R9C15_F1_S100;1;R9C15_D5;R9C15_S100_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880676 ] ,
          "attributes": {
            "ROUTING": "R7C16_F2;;1;R7C16_X05;R7C16_F2_X05;1;R7C16_B7;R7C16_X05_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880674 ] ,
          "attributes": {
            "ROUTING": "R9C15_F3;;1;R9C15_X06;R9C15_F3_X06;1;R9C15_C5;R9C15_X06_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3880672 ] ,
          "attributes": {
            "ROUTING": "R6C17_C5;R6C17_F6_C5;1;R6C17_F6;;1;R6C17_E10;R6C17_F6_E100;1;R6C18_D7;R6C18_E101_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880670 ] ,
          "attributes": {
            "ROUTING": "R6C17_S10;R6C17_F2_S100;1;R6C17_W21;R6C17_S100_W210;1;R6C16_B0;R6C16_W211_B0;1;R6C17_A7;R6C17_E130_A7;1;R6C17_F2;;1;R6C17_E13;R6C17_F2_E130;1;R6C18_B7;R6C18_E131_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3880667 ] ,
          "attributes": {
            "ROUTING": "R8C17_B0;R8C17_S100_B0;1;R8C17_S25;R8C17_F5_S250;1;R9C17_A3;R9C17_S251_A3;1;R9C19_C0;R9C19_E261_C0;1;R8C18_S26;R8C18_E121_S260;1;R8C17_EW20;R8C17_F5_EW20;1;R8C18_N25;R8C18_E251_N250;1;R6C18_A3;R6C18_N252_A3;1;R5C17_A1;R5C17_X03_A1;1;R5C17_X03;R5C17_N241_X03;1;R7C16_A5;R7C16_E251_A5;1;R8C17_N21;R8C17_S100_N210;1;R6C17_N24;R6C17_N212_N240;1;R6C19_A0;R6C19_E210_A0;1;R9C18_E26;R9C18_S261_E260;1;R8C17_W25;R8C17_F5_W250;1;R6C17_E21;R6C17_N212_E210;1;R9C19_C1;R9C19_E261_C1;1;R8C15_S25;R8C15_W252_S250;1;R7C15_E25;R7C15_N251_E250;1;R8C17_E25;R8C17_F5_E250;1;R9C17_S24;R9C17_S101_S240;1;R7C17_A7;R7C17_N211_A7;1;R8C17_S10;R8C17_F5_S100;1;R9C15_A0;R9C15_S251_A0;1;R9C15_W25;R9C15_S251_W250;1;R6C15_A1;R6C15_N252_A1;1;R8C17_F5;;1;R6C19_E21;R6C19_E212_E210;1;R9C17_B0;R9C17_S240_B0;1;R9C15_B1;R9C15_W250_B1;1;R8C15_N25;R8C15_W252_N250;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880664 ] ,
          "attributes": {
            "ROUTING": "R6C19_F0;;1;R6C19_S13;R6C19_F0_S130;1;R6C19_B3;R6C19_S130_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880663 ] ,
          "attributes": {
            "ROUTING": "R6C19_F7;;1;R6C19_A3;R6C19_F7_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880661 ] ,
          "attributes": {
            "ROUTING": "R7C19_F6;;1;R7C19_W10;R7C19_F6_W100;1;R7C19_B5;R7C19_W100_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880659 ] ,
          "attributes": {
            "ROUTING": "R6C18_F7;;1;R6C18_EW20;R6C18_F7_EW20;1;R6C19_C4;R6C19_E121_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880658 ] ,
          "attributes": {
            "ROUTING": "R6C19_F3;;1;R6C19_X06;R6C19_F3_X06;1;R6C19_A4;R6C19_X06_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880657 ] ,
          "attributes": {
            "ROUTING": "R6C19_F4;;1;R6C19_S10;R6C19_F4_S100;1;R7C19_A5;R7C19_S101_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880655 ] ,
          "attributes": {
            "ROUTING": "R7C19_F1;;1;R7C19_X06;R7C19_F1_X06;1;R7C19_C5;R7C19_X06_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880653 ] ,
          "attributes": {
            "ROUTING": "R6C18_F5;;1;R6C18_S25;R6C18_F5_S250;1;R7C18_X06;R7C18_S251_X06;1;R7C18_C5;R7C18_X06_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3880651 ] ,
          "attributes": {
            "ROUTING": "R8C17_E21;R8C17_F1_E210;1;R8C18_N21;R8C18_E211_N210;1;R7C18_A5;R7C18_N211_A5;1;R6C16_X01;R6C16_N202_X01;1;R6C16_B2;R6C16_X01_B2;1;R8C17_F1;;1;R8C16_W24;R8C16_W101_W240;1;R8C16_N20;R8C16_W101_N200;1;R8C17_W10;R8C17_F1_W100;1;R8C15_C4;R8C15_W241_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3880649 ] ,
          "attributes": {
            "ROUTING": "R7C18_F5;;1;R7C18_E13;R7C18_F5_E130;1;R7C19_B1;R7C19_E131_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880643 ] ,
          "attributes": {
            "ROUTING": "R11C19_SN20;R11C19_F5_SN20;1;R10C19_N22;R10C19_N121_N220;1;R9C19_C7;R9C19_N221_C7;1;R16C20_D2;R16C20_X08_D2;1;R11C19_EW20;R11C19_F5_EW20;1;R16C19_C5;R16C19_N201_C5;1;R14C19_A0;R14C19_S251_A0;1;R13C16_C0;R13C16_S242_C0;1;R9C18_C2;R9C18_N262_C2;1;R15C19_B1;R15C19_W250_B1;1;R11C16_S24;R11C16_W242_S240;1;R17C19_N20;R17C19_N252_N200;1;R7C19_A2;R7C19_N251_A2;1;R19C19_N25;R19C19_S838_N250;1;R11C19_SN10;R11C19_F5_SN10;1;R15C19_S25;R15C19_S252_S250;1;R10C19_N25;R10C19_N111_N250;1;R16C20_X08;R16C20_E251_X08;1;R11C18_W24;R11C18_W101_W240;1;R11C19_S25;R11C19_F5_S250;1;R8C19_N25;R8C19_N252_N250;1;R15C19_W25;R15C19_S834_W250;1;R13C19_S25;R13C19_S252_S250;1;R11C19_F5;;1;R11C19_S83;R11C19_F5_S830;1;R11C19_W10;R11C19_F5_W100;1;R16C19_E25;R16C19_S251_E250;1;R11C18_N26;R11C18_W121_N260;1;R8C19_B7;R8C19_N252_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 3880641 ] ,
          "attributes": {
            "ROUTING": "R8C19_F7;;1;R8C19_SN20;R8C19_F7_SN20;1;R7C19_C1;R7C19_N121_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3880634 ] ,
          "attributes": {
            "ROUTING": "R9C18_X08;R9C18_N212_X08;1;R9C18_D1;R9C18_X08_D1;1;R15C18_X06;R15C18_W211_X06;1;R15C18_C4;R15C18_X06_C4;1;R13C17_A1;R13C17_W131_A1;1;R15C19_A6;R15C19_S212_A6;1;R9C19_X06;R9C19_E211_X06;1;R11C18_N21;R11C18_N212_N210;1;R13C16_S21;R13C16_W212_S210;1;R15C16_X02;R15C16_S212_X02;1;R15C16_C1;R15C16_X02_C1;1;R9C18_X02;R9C18_N212_X02;1;R13C18_E21;R13C18_F1_E210;1;R9C18_C0;R9C18_X02_C0;1;R13C19_E20;R13C19_E101_E200;1;R13C20_D0;R13C20_E201_D0;1;R13C18_N21;R13C18_F1_N210;1;R15C19_W21;R15C19_S212_W210;1;R13C18_W13;R13C18_F1_W130;1;R13C19_S21;R13C19_E211_S210;1;R9C18_E21;R9C18_N212_E210;1;R13C18_F1;;1;R13C18_W21;R13C18_F1_W210;1;R14C19_X02;R14C19_S211_X02;1;R9C19_D3;R9C19_X06_D3;1;R14C19_C2;R14C19_X02_C2;1;R13C18_E10;R13C18_F1_E100;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880632 ] ,
          "attributes": {
            "ROUTING": "R9C19_F3;;1;R9C19_N13;R9C19_F3_N130;1;R8C19_D7;R8C19_N131_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880630 ] ,
          "attributes": {
            "ROUTING": "R6C19_F5;;1;R6C19_A1;R6C19_F5_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880628 ] ,
          "attributes": {
            "ROUTING": "R6C19_F6;;1;R6C19_X07;R6C19_F6_X07;1;R6C19_B1;R6C19_X07_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880626 ] ,
          "attributes": {
            "ROUTING": "R9C15_A1;R9C15_F7_A1;1;R9C15_E10;R9C15_F7_E100;1;R9C15_C0;R9C15_E100_C0;1;R9C15_S13;R9C15_F7_S130;1;R9C15_B3;R9C15_S130_B3;1;R9C15_E27;R9C15_F7_E270;1;R9C17_E22;R9C17_E272_E220;1;R9C19_X05;R9C19_E222_X05;1;R9C19_A3;R9C19_X05_A3;1;R6C15_X05;R6C15_N262_X05;1;R6C19_X05;R6C19_N202_X05;1;R6C15_B1;R6C15_X05_B1;1;R7C15_A3;R7C15_E251_A3;1;R8C15_N26;R8C15_N121_N260;1;R8C17_N22;R8C17_E222_N220;1;R7C17_C4;R7C17_N221_C4;1;R6C19_X03;R6C19_N202_X03;1;R8C15_E21;R8C15_N111_E210;1;R7C14_E25;R7C14_N252_E250;1;R8C16_B0;R8C16_E211_B0;1;R6C17_X04;R6C17_S271_X04;1;R6C17_B2;R6C17_X04_B2;1;R5C17_B2;R5C17_S211_B2;1;R8C17_A1;R8C17_E252_A1;1;R8C17_X08;R8C17_E252_X08;1;R6C15_X01;R6C15_N262_X01;1;R6C15_A4;R6C15_X05_A4;1;R5C15_E27;R5C15_N824_E270;1;R4C17_S21;R4C17_E212_S210;1;R6C19_B5;R6C19_X03_B5;1;R9C15_N27;R9C15_F7_N270;1;R8C17_E20;R8C17_E252_E200;1;R6C19_B0;R6C19_X05_B0;1;R8C15_E25;R8C15_N111_E250;1;R6C19_W20;R6C19_N202_W200;1;R6C17_C6;R6C17_N222_C6;1;R8C17_A3;R8C17_E252_A3;1;R4C15_E21;R4C15_N814_E210;1;R6C15_B3;R6C15_X01_B3;1;R8C15_B7;R8C15_N271_B7;1;R9C14_N25;R9C14_W111_N250;1;R8C15_N81;R8C15_N111_N810;1;R6C19_A7;R6C19_W200_A7;1;R9C15_EW10;R9C15_F7_EW10;1;R6C19_D2;R6C19_N202_D2;1;R5C17_S27;R5C17_E272_S270;1;R9C15_F7;;1;R8C15_E22;R8C15_N121_E220;1;R8C19_N20;R8C19_E202_N200;1;R9C15_N82;R9C15_F7_N820;1;R8C17_B4;R8C17_X08_B4;1;R9C15_SN20;R9C15_F7_SN20;1;R9C15_SN10;R9C15_F7_SN10;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880624 ] ,
          "attributes": {
            "ROUTING": "R6C19_F2;;1;R6C19_E13;R6C19_F2_E130;1;R6C19_A6;R6C19_E130_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880622 ] ,
          "attributes": {
            "ROUTING": "R7C19_F0;;1;R7C19_X05;R7C19_F0_X05;1;R7C19_B6;R7C19_X05_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880618 ] ,
          "attributes": {
            "ROUTING": "R8C18_S20;R8C18_F0_S200;1;R9C18_X01;R9C18_S201_X01;1;R9C18_B3;R9C18_X01_B3;1;R8C19_A7;R8C19_E111_A7;1;R8C18_SN20;R8C18_F0_SN20;1;R7C18_B6;R7C18_N101_B6;1;R9C18_D2;R9C18_S121_D2;1;R8C18_EW10;R8C18_F0_EW10;1;R8C18_F0;;1;R7C18_A7;R7C18_N121_A7;1;R8C18_N10;R8C18_F0_N100;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880616 ] ,
          "attributes": {
            "ROUTING": "R7C18_E27;R7C18_F7_E270;1;R7C19_X08;R7C19_E271_X08;1;R7C19_C6;R7C19_X08_C6;1;R7C18_F7;;1;R6C18_N20;R6C18_N101_N200;1;R7C18_N10;R7C18_F7_N100;1;R5C18_C5;R5C18_N201_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880613 ] ,
          "attributes": {
            "ROUTING": "R7C18_X05;R7C18_F2_X05;1;R7C18_B7;R7C18_X05_B7;1;R6C18_E25;R6C18_N111_E250;1;R6C19_X08;R6C19_E251_X08;1;R6C19_B7;R6C19_X08_B7;1;R7C19_A7;R7C19_E251_A7;1;R7C18_S13;R7C18_F2_S130;1;R7C18_E25;R7C18_S130_E250;1;R8C18_E21;R8C18_S111_E210;1;R8C19_X06;R8C19_E211_X06;1;R8C19_C7;R8C19_X06_C7;1;R6C18_N25;R6C18_N111_N250;1;R5C18_A2;R5C18_N251_A2;1;R7C18_SN10;R7C18_F2_SN10;1;R7C18_S25;R7C18_S130_S250;1;R8C18_B5;R8C18_S251_B5;1;R7C18_F2;;1;R7C18_W22;R7C18_F2_W220;1;R7C16_S22;R7C16_W222_S220;1;R8C16_C4;R8C16_S221_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880611 ] ,
          "attributes": {
            "ROUTING": "R7C19_F7;;1;R7C19_S13;R7C19_F7_S130;1;R7C19_D6;R7C19_S130_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880608 ] ,
          "attributes": {
            "ROUTING": "R8C14_E13;R8C14_F4_E130;1;R8C15_N23;R8C15_E131_N230;1;R7C15_E23;R7C15_N231_E230;1;R7C17_S23;R7C17_E232_S230;1;R7C17_C7;R7C17_S230_C7;1;R7C18_B4;R7C18_X08_B4;1;R6C15_A7;R6C15_E271_A7;1;R6C15_B5;R6C15_E231_B5;1;R8C17_B6;R8C17_E211_B6;1;R7C16_E25;R7C16_E242_E250;1;R7C17_S25;R7C17_E251_S250;1;R8C14_N13;R8C14_F4_N130;1;R7C14_E23;R7C14_N131_E230;1;R7C16_B3;R7C16_E232_B3;1;R6C14_E23;R6C14_N231_E230;1;R7C14_E24;R7C14_N101_E240;1;R8C14_N10;R8C14_F4_N100;1;R7C18_A6;R7C18_E252_A6;1;R6C14_E27;R6C14_N271_E270;1;R7C18_B2;R7C18_X04_B2;1;R7C18_X08;R7C18_E252_X08;1;R7C14_N23;R7C14_N131_N230;1;R8C14_F4;;1;R7C14_N27;R7C14_N131_N270;1;R8C16_E21;R8C16_E202_E210;1;R7C18_X04;R7C18_E252_X04;1;R7C17_B3;R7C17_S250_B3;1;R8C14_E20;R8C14_N100_E200;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880606 ] ,
          "attributes": {
            "ROUTING": "R7C18_E24;R7C18_F4_E240;1;R7C19_X03;R7C19_E241_X03;1;R7C19_A6;R7C19_X03_A6;1;R7C18_B5;R7C18_W100_B5;1;R7C18_W10;R7C18_F4_W100;1;R7C18_F4;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880603 ] ,
          "attributes": {
            "ROUTING": "R7C19_F3;;1;R7C19_N10;R7C19_F3_N100;1;R6C19_B6;R6C19_N101_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880601 ] ,
          "attributes": {
            "ROUTING": "R11C11_X03;R11C11_F6_X03;1;R11C11_A7;R11C11_X03_A7;1;R8C15_E26;R8C15_E262_E260;1;R8C16_C1;R8C16_E261_C1;1;R11C11_F6;;1;R11C11_N26;R11C11_F6_N260;1;R9C11_E26;R9C11_N262_E260;1;R9C13_N26;R9C13_E262_N260;1;R8C13_E26;R8C13_N261_E260;1;R8C15_E27;R8C15_E262_E270;1;R8C16_A4;R8C16_E271_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880599 ] ,
          "attributes": {
            "ROUTING": "R11C16_W23;R11C16_F3_W230;1;R11C14_S23;R11C14_W232_S230;1;R13C14_X02;R13C14_S232_X02;1;R13C14_D5;R13C14_X02_D5;1;R11C17_A7;R11C17_E111_A7;1;R11C17_A5;R11C17_E111_A5;1;R11C17_A2;R11C17_E111_A2;1;R11C16_EW10;R11C16_F3_EW10;1;R8C16_X03;R8C16_N261_X03;1;R8C16_A1;R8C16_X03_A1;1;R8C17_C2;R8C17_E261_C2;1;R11C15_B2;R11C15_W111_B2;1;R11C16_S80;R11C16_F3_S800;1;R15C16_W20;R15C16_S804_W200;1;R15C15_N20;R15C15_W201_N200;1;R14C15_C7;R14C15_N201_C7;1;R11C17_S27;R11C17_E131_S270;1;R11C16_E13;R11C16_F3_E130;1;R11C16_C7;R11C16_X06_C7;1;R11C16_X06;R11C16_F3_X06;1;R11C16_A5;R11C16_X06_A5;1;R11C16_F3;;1;R11C16_N23;R11C16_F3_N230;1;R9C16_N26;R9C16_N232_N260;1;R8C16_E26;R8C16_N261_E260;1;R12C17_A1;R12C17_S271_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880596 ] ,
          "attributes": {
            "ROUTING": "R8C14_EW20;R8C14_F0_EW20;1;R8C15_C2;R8C15_E121_C2;1;R8C14_F0;;1;R8C14_SN20;R8C14_F0_SN20;1;R7C14_E22;R7C14_N121_E220;1;R7C15_D4;R7C15_E221_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880556 ] ,
          "attributes": {
            "ROUTING": "R14C15_X01;R14C15_W201_X01;1;R14C15_C2;R14C15_X01_C2;1;R6C17_D4;R6C17_W201_D4;1;R14C15_N20;R14C15_W201_N200;1;R13C15_D3;R13C15_N201_D3;1;R13C16_C6;R13C16_X06_C6;1;R12C15_D0;R12C15_S202_D0;1;R15C18_D2;R15C18_X08_D2;1;R6C20_W20;R6C20_N201_W200;1;R9C18_X07;R9C18_S262_X07;1;R8C16_E20;R8C16_N202_E200;1;R6C15_C2;R6C15_N261_C2;1;R14C18_C4;R14C18_E261_C4;1;R10C14_S20;R10C14_W202_S200;1;R7C18_S26;R7C18_E262_S260;1;R7C16_E26;R7C16_N834_E260;1;R6C18_W20;R6C18_N202_W200;1;R15C16_E25;R15C16_S834_E250;1;R14C16_W20;R14C16_S201_W200;1;R8C16_C2;R8C16_N242_C2;1;R16C18_X06;R16C18_S251_X06;1;R7C16_D6;R7C16_W260_D6;1;R15C18_E27;R15C18_E262_E270;1;R7C18_N26;R7C18_E262_N260;1;R16C19_D5;R16C19_X04_D5;1;R16C20_C3;R16C20_N261_C3;1;R6C15_X03;R6C15_N261_X03;1;R13C19_C3;R13C19_W261_C3;1;R9C18_B6;R9C18_X07_B6;1;R15C17_N26;R15C17_E261_N260;1;R6C18_C0;R6C18_N261_C0;1;R7C15_C6;R7C15_W261_C6;1;R14C14_B2;R14C14_X03_B2;1;R14C14_A5;R14C14_X05_A5;1;R7C15_D7;R7C15_S261_D7;1;R14C14_X05;R14C14_N261_X05;1;R15C20_W26;R15C20_S834_W260;1;R7C15_S26;R7C15_W261_S260;1;R15C19_N26;R15C19_W261_N260;1;R14C19_D6;R14C19_N261_D6;1;R14C14_X03;R14C14_N261_X03;1;R10C16_N24;R10C16_N101_N240;1;R16C17_A2;R16C17_W251_A2;1;R6C15_S26;R6C15_E261_S260;1;R15C20_E26;R15C20_S834_E260;1;R11C16_N10;R11C16_F5_N100;1;R19C20_N26;R19C20_S838_N260;1;R11C16_S83;R11C16_F5_S830;1;R16C18_D2;R16C18_X06_D2;1;R6C14_E26;R6C14_N261_E260;1;R11C16_N83;R11C16_F5_N830;1;R9C16_D6;R9C16_N241_D6;1;R8C18_N20;R8C18_E202_N200;1;R15C19_D6;R15C19_N270_D6;1;R9C20_N25;R9C20_N252_N250;1;R15C14_N26;R15C14_W262_N260;1;R7C20_W20;R7C20_N202_W200;1;R7C14_N26;R7C14_W262_N260;1;R16C17_D5;R16C17_S261_D5;1;R16C19_C6;R16C19_W261_C6;1;R15C18_X08;R15C18_E252_X08;1;R7C15_D0;R7C15_S260_D0;1;R15C20_D3;R15C20_E260_D3;1;R12C19_N26;R12C19_W261_N260;1;R10C16_W20;R10C16_N101_W200;1;R16C18_W25;R16C18_S251_W250;1;R8C18_D4;R8C18_S261_D4;1;R11C20_S26;R11C20_E834_S260;1;R11C16_E83;R11C16_F5_E830;1;R12C19_D4;R12C19_N260_D4;1;R7C19_D1;R7C19_W201_D1;1;R15C16_E26;R15C16_S834_E260;1;R15C19_N27;R15C19_E271_N270;1;R9C20_N20;R9C20_N252_N200;1;R11C20_N25;R11C20_E834_N250;1;R14C17_E26;R14C17_N261_E260;1;R12C14_D3;R12C14_S202_D3;1;R8C15_D6;R8C15_S261_D6;1;R13C19_D0;R13C19_X03_D0;1;R8C17_S20;R8C17_E201_S200;1;R16C19_X04;R16C19_S271_X04;1;R6C15_A6;R6C15_X03_A6;1;R7C15_C4;R7C15_W261_C4;1;R13C16_S20;R13C16_S252_S200;1;R15C17_S26;R15C17_E261_S260;1;R10C16_N20;R10C16_N101_N200;1;R10C15_S20;R10C15_W201_S200;1;R6C19_D4;R6C19_W201_D4;1;R15C19_S27;R15C19_E271_S270;1;R7C20_N20;R7C20_N252_N200;1;R13C19_X03;R13C19_W261_X03;1;R16C20_W26;R16C20_N261_W260;1;R7C15_N26;R7C15_W261_N260;1;R15C16_W26;R15C16_S834_W260;1;R11C16_S25;R11C16_F5_S250;1;R12C20_W26;R12C20_S261_W260;1;R9C17_D2;R9C17_S201_D2;1;R11C20_S83;R11C20_E834_S830;1;R11C16_F5;;1;R7C16_W26;R7C16_N834_W260;1;R7C19_D2;R7C19_W201_D2;1;R14C17_D4;R14C17_N261_D4;1;R13C16_X06;R13C16_S252_X06;1;R15C18_S25;R15C18_E252_S250;1;R17C20_N26;R17C20_N262_N260;1;R13C20_W26;R13C20_S262_W260;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880554 ] ,
          "attributes": {
            "ROUTING": "R7C15_F7;;1;R7C15_A5;R7C15_F7_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3880552 ] ,
          "attributes": {
            "ROUTING": "R8C17_SN20;R8C17_F0_SN20;1;R7C17_C1;R7C17_N121_C1;1;R8C17_F0;;1;R8C17_SN10;R8C17_F0_SN10;1;R7C17_N21;R7C17_N111_N210;1;R6C17_B0;R6C17_N211_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880551 ] ,
          "attributes": {
            "ROUTING": "R7C18_EW10;R7C18_F0_EW10;1;R7C17_B1;R7C17_W111_B1;1;R7C18_D6;R7C18_F0_D6;1;R7C18_F0;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880550 ] ,
          "attributes": {
            "ROUTING": "R7C17_X03;R7C17_F4_X03;1;R7C17_A1;R7C17_X03_A1;1;R7C17_F4;;1;R7C17_W13;R7C17_F4_W130;1;R7C16_A7;R7C16_W131_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880548 ] ,
          "attributes": {
            "ROUTING": "R6C15_EW10;R6C15_F4_EW10;1;R6C16_A6;R6C16_E111_A6;1;R7C16_C5;R7C16_S221_C5;1;R6C16_N26;R6C16_E121_N260;1;R5C16_X05;R5C16_N261_X05;1;R5C16_B7;R5C16_X05_B7;1;R6C16_S26;R6C16_E121_S260;1;R7C16_X03;R7C16_S261_X03;1;R7C16_B2;R7C16_X03_B2;1;R8C16_S21;R8C16_S202_S210;1;R8C16_A7;R8C16_S210_A7;1;R6C16_S22;R6C16_E121_S220;1;R6C15_SN20;R6C15_F4_SN20;1;R7C15_D2;R7C15_S121_D2;1;R8C16_S24;R8C16_S242_S240;1;R8C16_B1;R8C16_S240_B1;1;R9C16_E21;R9C16_S211_E210;1;R9C17_B7;R9C17_E211_B7;1;R6C15_F4;;1;R6C15_E10;R6C15_F4_E100;1;R6C15_EW20;R6C15_F4_EW20;1;R6C16_S20;R6C16_E101_S200;1;R6C16_S24;R6C16_E101_S240;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880546 ] ,
          "attributes": {
            "ROUTING": "R9C17_N24;R9C17_N212_N240;1;R7C17_W24;R7C17_N242_W240;1;R7C15_C2;R7C15_W242_C2;1;R12C17_A5;R12C17_S211_A5;1;R13C17_X06;R13C17_S212_X06;1;R13C17_C7;R13C17_X06_C7;1;R11C17_W13;R11C17_F1_W130;1;R13C17_E21;R13C17_S212_E210;1;R7C17_N24;R7C17_N212_N240;1;R6C17_D6;R6C17_N241_D6;1;R9C16_A1;R9C16_N272_A1;1;R13C19_C4;R13C19_X06_C4;1;R12C19_X06;R12C19_E212_X06;1;R11C17_S21;R11C17_F1_S210;1;R12C19_D2;R12C19_X06_D2;1;R13C19_X06;R13C19_E212_X06;1;R11C16_N27;R11C16_W131_N270;1;R13C15_B6;R13C15_W212_B6;1;R8C16_C6;R8C16_N221_C6;1;R13C17_W21;R13C17_S212_W210;1;R6C17_X03;R6C17_N241_X03;1;R9C16_N22;R9C16_N272_N220;1;R11C17_F1;;1;R11C17_N21;R11C17_F1_N210;1;R12C17_E21;R12C17_S211_E210;1;R9C17_N21;R9C17_N212_N210;1;R6C17_B5;R6C17_X03_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880544 ] ,
          "attributes": {
            "ROUTING": "R7C15_F2;;1;R7C15_W13;R7C15_F2_W130;1;R7C15_B7;R7C15_W130_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880542 ] ,
          "attributes": {
            "ROUTING": "R7C17_F1;;1;R7C17_X06;R7C17_F1_X06;1;R7C17_D2;R7C17_X06_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3880532 ] ,
          "attributes": {
            "ROUTING": "R13C17_X03;R13C17_S222_X03;1;R13C17_A0;R13C17_X03_A0;1;R8C16_A6;R8C16_X06_A6;1;R12C14_X06;R12C14_S271_X06;1;R12C15_B0;R12C15_S232_B0;1;R12C14_X04;R12C14_S271_X04;1;R10C16_N27;R10C16_N131_N270;1;R7C17_B2;R7C17_X04_B2;1;R13C19_B5;R13C19_N240_B5;1;R8C15_X04;R8C15_N251_X04;1;R8C15_B2;R8C15_X04_B2;1;R14C18_D0;R14C18_E270_D0;1;R7C18_E23;R7C18_E222_E230;1;R8C16_X06;R8C16_N272_X06;1;R14C18_E27;R14C18_N271_E270;1;R15C18_N27;R15C18_E272_N270;1;R12C14_B1;R12C14_X04_B1;1;R7C17_X04;R7C17_E271_X04;1;R7C16_W24;R7C16_N824_W240;1;R7C15_X03;R7C15_W241_X03;1;R7C15_B2;R7C15_X03_B2;1;R13C15_C7;R13C15_X06_C7;1;R11C16_EW20;R11C16_F7_EW20;1;R11C15_N20;R11C15_W101_N200;1;R12C15_B6;R12C15_S271_B6;1;R6C18_C7;R6C18_N221_C7;1;R11C16_S82;R11C16_F7_S820;1;R11C18_N27;R11C18_E272_N270;1;R11C18_E22;R11C18_E272_E220;1;R7C15_N20;R7C15_N252_N200;1;R11C17_S22;R11C17_E121_S220;1;R12C18_C1;R12C18_W242_C1;1;R15C16_E27;R15C16_S824_E270;1;R9C15_N25;R9C15_N242_N250;1;R11C19_B6;R11C19_X05_B6;1;R7C18_N22;R7C18_N222_N220;1;R8C16_N22;R8C16_N272_N220;1;R14C18_B2;R14C18_X04_B2;1;R12C14_A5;R12C14_X06_A5;1;R10C15_S23;R10C15_W231_S230;1;R9C15_D3;R9C15_N202_D3;1;R11C20_S24;R11C20_E824_S240;1;R13C17_D3;R13C17_S222_D3;1;R11C16_E82;R11C16_F7_E820;1;R11C16_E27;R11C16_F7_E270;1;R11C16_W27;R11C16_F7_W270;1;R11C19_X05;R11C19_E221_X05;1;R11C16_W10;R11C16_F7_W100;1;R6C15_C6;R6C15_N201_C6;1;R13C15_X06;R13C15_S272_X06;1;R11C15_N24;R11C15_W101_N240;1;R7C16_E27;R7C16_N824_E270;1;R11C14_S27;R11C14_W272_S270;1;R12C17_C7;R12C17_S221_C7;1;R7C19_B7;R7C19_E231_B7;1;R13C19_N24;R13C19_W241_N240;1;R10C16_W23;R10C16_N131_W230;1;R13C20_W24;R13C20_S242_W240;1;R11C15_S27;R11C15_W271_S270;1;R11C16_N13;R11C16_F7_N130;1;R11C16_F7;;1;R14C18_X04;R14C18_N271_X04;1;R9C18_N22;R9C18_N272_N220;1;R11C16_N82;R11C16_F7_N820;1;R7C16_E22;R7C16_N221_E220;1;R12C20_W24;R12C20_S241_W240;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3880530 ] ,
          "attributes": {
            "ROUTING": "R7C17_E13;R7C17_F7_E130;1;R7C17_C3;R7C17_E130_C3;1;R7C17_A2;R7C17_F7_A2;1;R7C17_F7;;1;R7C17_N13;R7C17_F7_N130;1;R6C17_B1;R6C17_N131_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880528 ] ,
          "attributes": {
            "ROUTING": "R7C17_F2;;1;R7C17_W22;R7C17_F2_W220;1;R7C15_X01;R7C15_W222_X01;1;R7C15_A7;R7C15_X01_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880475 ] ,
          "attributes": {
            "ROUTING": "R12C17_X03;R12C17_E261_X03;1;R12C17_A6;R12C17_X03_A6;1;R13C18_D7;R13C18_S262_D7;1;R15C20_C3;R15C20_N242_C3;1;R16C19_D4;R16C19_X07_D4;1;R8C18_D1;R8C18_X08_D1;1;R14C20_X06;R14C20_S272_X06;1;R14C20_D1;R14C20_X06_D1;1;R10C18_N21;R10C18_E211_N210;1;R14C14_D7;R14C14_X02_D7;1;R14C15_X08;R14C15_S212_X08;1;R14C15_D2;R14C15_X08_D2;1;R15C20_B4;R15C20_X08_B4;1;R16C18_D7;R16C18_S241_D7;1;R16C17_D6;R16C17_N270_D6;1;R12C17_D5;R12C17_S111_D5;1;R15C19_S22;R15C19_S272_S220;1;R9C16_N27;R9C16_W271_N270;1;R7C19_E22;R7C19_E272_E220;1;R12C20_S27;R12C20_E271_S270;1;R11C17_EW20;R11C17_F7_EW20;1;R13C20_D1;R13C20_W221_D1;1;R15C17_E24;R15C17_S824_E240;1;R9C17_W27;R9C17_N272_W270;1;R17C20_N24;R17C20_E241_N240;1;R11C19_S27;R11C19_E272_S270;1;R7C15_C1;R7C15_X04_C1;1;R11C15_N27;R11C15_W272_N270;1;R6C16_D3;R6C16_N221_D3;1;R12C14_C7;R12C14_W241_C7;1;R12C14_A1;R12C14_X03_A1;1;R16C19_X07;R16C19_S221_X07;1;R9C15_D4;R9C15_X02_D4;1;R15C20_S23;R15C20_W231_S230;1;R7C19_C7;R7C19_E220_C7;1;R6C19_B4;R6C19_N271_B4;1;R9C16_D4;R9C16_N262_D4;1;R15C18_S24;R15C18_E241_S240;1;R13C19_X05;R13C19_N242_X05;1;R14C18_C1;R14C18_S261_C1;1;R12C15_S21;R12C15_W212_S210;1;R12C17_W21;R12C17_S111_W210;1;R12C15_X06;R12C15_W212_X06;1;R13C19_S82;R13C19_S272_S820;1;R14C18_D5;R14C18_S261_D5;1;R7C17_X02;R7C17_N272_X02;1;R12C19_D7;R12C19_X04_D7;1;R14C17_X08;R14C17_S252_X08;1;R12C16_D6;R12C16_S261_D6;1;R15C19_N24;R15C19_E242_N240;1;R15C18_C3;R15C18_E241_C3;1;R12C21_W22;R12C21_S221_W220;1;R7C18_N27;R7C18_E271_N270;1;R7C17_D6;R7C17_X02_D6;1;R6C16_C4;R6C16_N221_C4;1;R12C15_W24;R12C15_W212_W240;1;R9C16_D5;R9C16_N262_D5;1;R12C19_X04;R12C19_S271_X04;1;R13C17_X04;R13C17_S251_X04;1;R11C19_A5;R11C19_E272_A5;1;R12C17_S25;R12C17_S111_S250;1;R6C18_D0;R6C18_E270_D0;1;R8C16_D3;R8C16_X08_D3;1;R9C18_D3;R9C18_S270_D3;1;R9C17_E27;R9C17_N272_E270;1;R7C17_W27;R7C17_N272_W270;1;R8C18_X08;R8C18_N212_X08;1;R7C17_E27;R7C17_N272_E270;1;R12C14_B0;R12C14_W211_B0;1;R11C17_S82;R11C17_F7_S820;1;R8C17_W27;R8C17_N271_W270;1;R15C19_E27;R15C19_S272_E270;1;R9C17_N27;R9C17_N272_N270;1;R14C18_C2;R14C18_S261_C2;1;R8C15_X08;R8C15_W272_X08;1;R13C19_C0;R13C19_X02_C0;1;R8C16_X08;R8C16_W271_X08;1;R8C18_D5;R8C18_X04_D5;1;R13C21_S23;R13C21_S222_S230;1;R9C18_S27;R9C18_E271_S270;1;R13C19_X02;R13C19_S272_X02;1;R6C18_E27;R6C18_N271_E270;1;R13C16_D6;R13C16_S262_D6;1;R11C18_S26;R11C18_E121_S260;1;R8C17_E27;R8C17_N271_E270;1;R12C14_X03;R12C14_W241_X03;1;R11C17_E27;R11C17_F7_E270;1;R7C19_A1;R7C19_E272_A1;1;R6C19_C1;R6C19_S241_C1;1;R11C21_S22;R11C21_E222_S220;1;R14C17_D3;R14C17_X08_D3;1;R13C17_C0;R13C17_X04_C0;1;R5C19_S24;R5C19_E242_S240;1;R14C18_D4;R14C18_S261_D4;1;R10C17_E21;R10C17_N111_E210;1;R15C18_X03;R15C18_E241_X03;1;R8C15_C6;R8C15_X08_C6;1;R16C17_D1;R16C17_X08_D1;1;R13C17_C3;R13C17_X04_C3;1;R15C19_B0;R15C19_X04_B0;1;R12C15_W21;R12C15_W212_W210;1;R7C16_N22;R7C16_N272_N220;1;R18C17_N27;R18C17_N131_N270;1;R15C19_X04;R15C19_S272_X04;1;R14C15_W21;R14C15_S212_W210;1;R16C17_D0;R16C17_X08_D0;1;R9C15_X02;R9C15_N272_X02;1;R16C17_B5;R16C17_N272_B5;1;R12C19_E27;R12C19_S271_E270;1;R13C19_C7;R13C19_X05_C7;1;R5C17_E24;R5C17_N824_E240;1;R16C20_A7;R16C20_S231_A7;1;R12C17_D4;R12C17_S111_D4;1;R13C21_W22;R13C21_S222_W220;1;R12C16_E26;R12C16_S261_E260;1;R7C19_N27;R7C19_E272_N270;1;R8C16_D2;R8C16_X08_D2;1;R11C17_N27;R11C17_F7_N270;1;R12C18_C4;R12C18_E262_C4;1;R14C14_X02;R14C14_W211_X02;1;R9C19_A6;R9C19_E272_A6;1;R9C17_N82;R9C17_N272_N820;1;R15C20_X08;R15C20_E271_X08;1;R11C17_SN10;R11C17_F7_SN10;1;R19C17_N13;R19C17_S828_N130;1;R12C19_D0;R12C19_E270_D0;1;R7C17_C2;R7C17_X02_C2;1;R13C19_S27;R13C19_S272_S270;1;R13C19_C1;R13C19_X02_C1;1;R11C16_S26;R11C16_W121_S260;1;R15C18_D0;R15C18_X03_D0;1;R11C17_W27;R11C17_F7_W270;1;R17C19_E24;R17C19_S824_E240;1;R7C15_X04;R7C15_W272_X04;1;R13C18_S26;R13C18_S262_S260;1;R14C18_D7;R14C18_S261_D7;1;R12C20_D7;R12C20_W221_D7;1;R11C16_N26;R11C16_W121_N260;1;R16C17_X08;R16C17_N272_X08;1;R8C18_X04;R8C18_E271_X04;1;R12C16_D2;R12C16_E260_D2;1;R11C17_F7;;1;R11C19_E22;R11C19_E272_E220;1;R15C21_W23;R15C21_S232_W230;1;R16C17_N27;R16C17_N272_N270;1;R7C16_D7;R7C16_X04_D7;1;R7C16_X04;R7C16_W271_X04;1;R12C15_D3;R12C15_X06_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880473 ] ,
          "attributes": {
            "ROUTING": "R7C15_B1;R7C15_F3_B1;1;R7C15_F3;;1;R7C15_E13;R7C15_F3_E130;1;R7C16_B6;R7C16_E131_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880471 ] ,
          "attributes": {
            "ROUTING": "R7C15_F1;;1;R7C15_X06;R7C15_F1_X06;1;R7C15_C7;R7C15_X06_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880469 ] ,
          "attributes": {
            "ROUTING": "R8C17_E26;R8C17_F6_E260;1;R8C19_C3;R8C19_E262_C3;1;R9C18_C4;R9C18_E261_C4;1;R8C17_S26;R8C17_F6_S260;1;R9C17_E26;R9C17_S261_E260;1;R8C17_F6;;1;R8C15_X03;R8C15_W262_X03;1;R8C17_W26;R8C17_F6_W260;1;R8C15_A1;R8C15_X03_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880467 ] ,
          "attributes": {
            "ROUTING": "R8C15_F1;;1;R8C15_SN10;R8C15_F1_SN10;1;R7C15_A1;R7C15_N111_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880441 ] ,
          "attributes": {
            "ROUTING": "R7C17_A3;R7C17_X05_A3;1;R7C17_A4;R7C17_X05_A4;1;R6C19_D0;R6C19_E201_D0;1;R16C19_A2;R16C19_E200_A2;1;R14C16_B3;R14C16_S250_B3;1;R11C19_C7;R11C19_E241_C7;1;R15C19_E24;R15C19_S241_E240;1;R15C20_C1;R15C20_E241_C1;1;R12C20_S21;R12C20_E211_S210;1;R14C20_S21;R14C20_S212_S210;1;R15C20_B2;R15C20_S211_B2;1;R11C16_S20;R11C16_W101_S200;1;R6C18_E20;R6C18_N201_E200;1;R14C19_C1;R14C19_S242_C1;1;R13C15_W25;R13C15_S252_W250;1;R13C14_A7;R13C14_W251_A7;1;R8C17_C0;R8C17_X01_C0;1;R15C19_E26;R15C19_E262_E260;1;R14C19_C3;R14C19_S242_C3;1;R9C19_A0;R9C19_N252_A0;1;R11C17_A4;R11C17_F5_A4;1;R9C17_N83;R9C17_N252_N830;1;R8C16_D0;R8C16_W201_D0;1;R11C19_A0;R11C19_E252_A0;1;R9C17_X04;R9C17_N252_X04;1;R7C17_N20;R7C17_N202_N200;1;R13C18_A4;R13C18_E251_A4;1;R15C16_X05;R15C16_W201_X05;1;R6C15_C1;R6C15_S241_C1;1;R9C16_D7;R9C16_N242_D7;1;R11C18_S20;R11C18_E101_S200;1;R9C19_B1;R9C19_X04_B1;1;R8C15_C0;R8C15_X01_C0;1;R17C17_N27;R17C17_N262_N270;1;R13C20_X05;R13C20_S202_X05;1;R13C16_A7;R13C16_W251_A7;1;R17C17_N20;R17C17_N252_N200;1;R9C18_X04;R9C18_E251_X04;1;R7C19_D3;R7C19_E201_D3;1;R9C17_E25;R9C17_N252_E250;1;R7C17_X05;R7C17_N202_X05;1;R10C17_N20;R10C17_N101_N200;1;R14C15_X06;R14C15_S251_X06;1;R12C17_E20;R12C17_S101_E200;1;R11C20_S20;R11C20_E201_S200;1;R12C15_A2;R12C15_S251_A2;1;R7C18_C7;R7C18_N202_C7;1;R13C17_S20;R13C17_S252_S200;1;R14C16_S25;R14C16_W251_S250;1;R11C17_E10;R11C17_F5_E100;1;R15C19_S20;R15C19_E201_S200;1;R11C17_W25;R11C17_F5_W250;1;R11C19_N25;R11C19_E252_N250;1;R15C17_W20;R15C17_S202_W200;1;R13C16_B5;R13C16_X08_B5;1;R9C15_N20;R9C15_N252_N200;1;R11C18_N20;R11C18_E101_N200;1;R8C15_X05;R8C15_W202_X05;1;R11C17_S83;R11C17_F5_S830;1;R12C17_E24;R12C17_S101_E240;1;R7C18_N20;R7C18_N202_N200;1;R11C17_B1;R11C17_X04_B1;1;R6C19_C6;R6C19_N201_C6;1;R8C18_C2;R8C18_X01_C2;1;R16C18_C4;R16C18_S201_C4;1;R9C17_N20;R9C17_N252_N200;1;R9C17_D1;R9C17_N201_D1;1;R12C18_C6;R12C18_S201_C6;1;R13C20_B0;R13C20_X05_B0;1;R5C16_S26;R5C16_W261_S260;1;R13C15_S25;R13C15_S252_S250;1;R16C19_E20;R16C19_S201_E200;1;R11C17_X04;R11C17_F5_X04;1;R11C18_B1;R11C18_X04_B1;1;R5C16_W24;R5C16_N824_W240;1;R15C17_B3;R15C17_X03_B3;1;R13C17_E25;R13C17_S252_E250;1;R14C15_A4;R14C15_X06_A4;1;R7C18_E20;R7C18_N202_E200;1;R14C16_C2;R14C16_S242_C2;1;R11C18_E24;R11C18_E101_E240;1;R11C19_A2;R11C19_E252_A2;1;R12C19_E21;R12C19_E202_E210;1;R11C17_N10;R11C17_F5_N100;1;R8C15_X01;R8C15_N201_X01;1;R12C15_B5;R12C15_S251_B5;1;R13C16_X08;R13C16_W251_X08;1;R12C16_D1;R12C16_S201_D1;1;R11C19_E20;R11C19_E252_E200;1;R19C17_N26;R19C17_S838_N260;1;R12C19_S24;R12C19_E242_S240;1;R16C18_D3;R16C18_S201_D3;1;R8C17_B1;R8C17_X07_B1;1;R11C17_W10;R11C17_F5_W100;1;R14C16_C5;R14C16_W241_C5;1;R8C18_X01;R8C18_N201_X01;1;R11C18_X04;R11C18_E251_X04;1;R7C19_N20;R7C19_E201_N200;1;R16C17_D3;R16C17_N201_D3;1;R8C17_W20;R8C17_N201_W200;1;R15C19_D3;R15C19_E260_D3;1;R6C17_B3;R6C17_X01_B3;1;R12C17_W24;R12C17_S101_W240;1;R7C18_D4;R7C18_E201_D4;1;R15C18_C6;R15C18_S202_C6;1;R7C17_W20;R7C17_N202_W200;1;R5C17_A2;R5C17_X07_A2;1;R14C19_S24;R14C19_S242_S240;1;R5C17_X07;R5C17_N202_X07;1;R5C18_D3;R5C18_N202_D3;1;R15C18_S20;R15C18_S202_S200;1;R8C17_D4;R8C17_X07_D4;1;R15C18_E20;R15C18_S202_E200;1;R9C18_A4;R9C18_E251_A4;1;R8C15_C7;R8C15_X05_C7;1;R12C16_S24;R12C16_W241_S240;1;R15C16_C4;R15C16_X05_C4;1;R11C17_B3;R11C17_X04_B3;1;R14C17_A2;R14C17_S251_A2;1;R7C15_D3;R7C15_N202_D3;1;R15C17_W25;R15C17_S834_W250;1;R14C17_W25;R14C17_S251_W250;1;R9C17_C3;R9C17_X04_C3;1;R5C17_W26;R5C17_N834_W260;1;R9C17_W25;R9C17_N252_W250;1;R13C17_S25;R13C17_S252_S250;1;R15C17_C5;R15C17_S202_C5;1;R7C18_C6;R7C18_N202_C6;1;R11C15_S25;R11C15_W252_S250;1;R8C17_X01;R8C17_N202_X01;1;R13C15_X08;R13C15_S252_X08;1;R15C17_C7;R15C17_N202_C7;1;R9C18_B1;R9C18_X04_B1;1;R11C17_E25;R11C17_F5_E250;1;R14C19_D7;R14C19_E202_D7;1;R11C17_E13;R11C17_F5_E130;1;R14C17_D7;R14C17_S242_D7;1;R15C17_B0;R15C17_W250_B0;1;R11C16_N24;R11C16_W101_N240;1;R8C17_X07;R8C17_N202_X07;1;R5C15_S24;R5C15_W241_S240;1;R9C15_C1;R9C15_X04_C1;1;R14C17_E20;R14C17_S201_E200;1;R9C18_A5;R9C18_E251_A5;1;R11C14_S24;R11C14_W242_S240;1;R6C16_C0;R6C16_S261_C0;1;R7C16_D2;R7C16_W201_D2;1;R12C20_D3;R12C20_S201_D3;1;R12C17_S24;R12C17_S101_S240;1;R19C17_N25;R19C17_S838_N250;1;R6C17_W20;R6C17_N201_W200;1;R13C15_C4;R13C15_X08_C4;1;R11C17_S25;R11C17_F5_S250;1;R12C19_D3;R12C19_E202_D3;1;R6C17_A1;R6C17_X01_A1;1;R14C16_A6;R14C16_W251_A6;1;R9C16_N82;R9C16_N242_N820;1;R6C17_X01;R6C17_N201_X01;1;R13C18_S20;R13C18_S202_S200;1;R11C16_W24;R11C16_W101_W240;1;R9C17_D5;R9C17_X04_D5;1;R12C18_D5;R12C18_E201_D5;1;R11C17_N25;R11C17_F5_N250;1;R15C17_X03;R15C17_S202_X03;1;R15C20_C5;R15C20_X05_C5;1;R6C18_D3;R6C18_N201_D3;1;R8C16_B4;R8C16_N251_B4;1;R9C19_X04;R9C19_E252_X04;1;R9C18_A2;R9C18_E251_A2;1;R11C17_S10;R11C17_F5_S100;1;R16C17_B4;R16C17_N271_B4;1;R15C17_E26;R15C17_S834_E260;1;R11C18_C2;R11C18_X04_C2;1;R6C16_D6;R6C16_W201_D6;1;R12C18_C3;R12C18_E241_C3;1;R11C15_N25;R11C15_W252_N250;1;R7C17_E20;R7C17_N202_E200;1;R14C17_W24;R14C17_S242_W240;1;R15C20_X05;R15C20_E202_X05;1;R11C18_B4;R11C18_E131_B4;1;R9C18_N20;R9C18_N202_N200;1;R11C17_F5;;1;R8C17_C6;R8C17_N201_C6;1;R9C16_N25;R9C16_N242_N250;1;R13C17_W25;R13C17_S252_W250;1;R15C20_D6;R15C20_E202_D6;1;R9C15_X04;R9C15_W252_X04;1;R12C14_C0;R12C14_S241_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880437 ] ,
          "attributes": {
            "ROUTING": "R7C18_N25;R7C18_N111_N250;1;R6C18_A1;R6C18_N251_A1;1;R5C18_X02;R5C18_N231_X02;1;R5C18_A3;R5C18_X02_A3;1;R8C18_N23;R8C18_F3_N230;1;R6C19_B2;R6C19_E231_B2;1;R8C18_SN10;R8C18_F3_SN10;1;R9C18_B7;R9C18_S271_B7;1;R6C18_N23;R6C18_N232_N230;1;R6C18_A4;R6C18_N232_A4;1;R6C18_E23;R6C18_N232_E230;1;R8C15_B5;R8C15_W231_B5;1;R7C18_A2;R7C18_N111_A2;1;R8C18_S27;R8C18_W130_S270;1;R8C18_W23;R8C18_F3_W230;1;R8C16_S23;R8C16_W232_S230;1;R9C16_B3;R9C16_S231_B3;1;R8C18_W13;R8C18_F3_W130;1;R8C18_F3;;1;R8C16_W23;R8C16_W232_W230;1;R8C17_A4;R8C17_W131_A4;1;R8C15_B0;R8C15_W231_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880430 ] ,
          "attributes": {
            "ROUTING": "R7C15_E20;R7C15_S101_E200;1;R7C17_E21;R7C17_E202_E210;1;R7C18_S21;R7C18_E211_S210;1;R8C18_B2;R8C18_S211_B2;1;R6C16_N25;R6C16_E251_N250;1;R6C16_B6;R6C16_N250_B6;1;R7C15_B3;R7C15_S111_B3;1;R9C16_X08;R9C16_E251_X08;1;R9C16_B4;R9C16_X08_B4;1;R9C17_B3;R9C17_S250_B3;1;R7C19_X04;R7C19_S251_X04;1;R7C19_B3;R7C19_X04_B3;1;R7C17_A0;R7C17_S251_A0;1;R6C18_X08;R6C18_E251_X08;1;R7C15_S21;R7C15_S111_S210;1;R7C15_A4;R7C15_S101_A4;1;R6C17_E20;R6C17_E252_E200;1;R6C19_S25;R6C19_E252_S250;1;R9C15_A2;R9C15_S252_A2;1;R8C15_A7;R8C15_S211_A7;1;R6C18_B4;R6C18_X08_B4;1;R9C18_X05;R9C18_E201_X05;1;R6C18_X01;R6C18_E201_X01;1;R9C17_E20;R9C17_E252_E200;1;R9C18_C5;R9C18_X05_C5;1;R9C17_S25;R9C17_E252_S250;1;R9C16_X04;R9C16_E251_X04;1;R9C15_E25;R9C15_S252_E250;1;R9C16_C1;R9C16_X04_C1;1;R6C18_B3;R6C18_X01_B3;1;R6C15_S10;R6C15_F5_S100;1;R7C15_S25;R7C15_S111_S250;1;R6C15_SN10;R6C15_F5_SN10;1;R6C15_F5;;1;R6C17_S25;R6C17_E252_S250;1;R9C16_A3;R9C16_E251_A3;1;R8C15_A0;R8C15_S251_A0;1;R6C15_E25;R6C15_F5_E250;1;R8C17_B7;R8C17_S252_B7;1;R6C17_E25;R6C17_E252_E250;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880428 ] ,
          "attributes": {
            "ROUTING": "R8C15_F0;;1;R8C15_E10;R8C15_F0_E100;1;R8C15_C1;R8C15_E100_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_I2[0]": {
          "hide_name": 0,
          "bits": [ 3880426 ] ,
          "attributes": {
            "ROUTING": "R8C16_EW10;R8C16_F1_EW10;1;R8C15_W25;R8C15_W111_W250;1;R8C14_A0;R8C14_W251_A0;1;R8C16_F1;;1;R8C16_W10;R8C16_F1_W100;1;R8C15_C3;R8C15_W101_C3;1;R8C16_E10;R8C16_F1_E100;1;R8C17_D0;R8C17_E101_D0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_F_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3880422 ] ,
          "attributes": {
            "ROUTING": "R7C17_E23;R7C17_N131_E230;1;R7C18_B0;R7C18_E231_B0;1;R6C18_X06;R6C18_N272_X06;1;R6C18_C4;R6C18_X06_C4;1;R5C18_B5;R5C18_E231_B5;1;R5C18_B2;R5C18_S211_B2;1;R11C17_W23;R11C17_S231_W230;1;R11C16_B2;R11C16_W231_B2;1;R5C17_E23;R5C17_N232_E230;1;R15C17_A6;R15C17_S231_A6;1;R7C17_N23;R7C17_N131_N230;1;R5C16_B0;R5C16_N211_B0;1;R10C17_S23;R10C17_S222_S230;1;R8C17_A7;R8C17_E130_A7;1;R14C17_S23;R14C17_S222_S230;1;R12C17_S22;R12C17_S222_S220;1;R8C17_EW10;R8C17_F2_EW10;1;R8C18_A5;R8C18_E111_A5;1;R4C17_E21;R4C17_N814_E210;1;R10C18_S21;R10C18_S212_S210;1;R8C17_N13;R8C17_F2_N130;1;R8C16_N21;R8C16_W111_N210;1;R8C18_N27;R8C18_E131_N270;1;R11C18_A1;R11C18_X02_A1;1;R8C16_W21;R8C16_W111_W210;1;R6C16_N21;R6C16_N212_N210;1;R14C18_S21;R14C18_S212_S210;1;R15C18_B3;R15C18_S211_B3;1;R4C18_S21;R4C18_E211_S210;1;R8C15_B3;R8C15_W211_B3;1;R8C17_B3;R8C17_S130_B3;1;R7C17_B0;R7C17_N131_B0;1;R8C18_S21;R8C18_E111_S210;1;R12C18_S21;R12C18_S212_S210;1;R8C17_F2;;1;R8C17_S22;R8C17_F2_S220;1;R11C18_X02;R11C18_S211_X02;1;R10C17_S22;R10C17_S222_S220;1;R8C17_S13;R8C17_F2_S130;1;R8C17_E13;R8C17_F2_E130;1;R8C17_N81;R8C17_F2_N810;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880420 ] ,
          "attributes": {
            "ROUTING": "R8C15_F3;;1;R8C15_B1;R8C15_F3_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880374 ] ,
          "attributes": {
            "ROUTING": "R11C18_N22;R11C18_E221_N220;1;R11C18_C1;R11C18_N220_C1;1;R6C19_W22;R6C19_N221_W220;1;R6C19_C3;R6C19_W220_C3;1;R6C19_C2;R6C19_N261_C2;1;R14C16_C1;R14C16_N262_C1;1;R13C17_B6;R13C17_S271_B6;1;R14C15_D0;R14C15_E270_D0;1;R8C17_E22;R8C17_N221_E220;1;R12C18_B5;R12C18_S251_B5;1;R13C20_D5;R13C20_E221_D5;1;R7C16_A4;R7C16_N231_A4;1;R13C18_X04;R13C18_S252_X04;1;R11C18_A4;R11C18_E111_A4;1;R12C20_C3;R12C20_X02_C3;1;R6C17_E22;R6C17_N221_E220;1;R11C18_S25;R11C18_E111_S250;1;R15C20_B7;R15C20_S271_B7;1;R14C19_E22;R14C19_S221_E220;1;R7C17_D3;R7C17_N222_D3;1;R12C15_X08;R12C15_W272_X08;1;R8C16_D4;R8C16_X02_D4;1;R15C17_C0;R15C17_S261_C0;1;R14C19_A5;R14C19_E272_A5;1;R16C18_N26;R16C18_E261_N260;1;R15C16_N21;R15C16_W211_N210;1;R6C18_X05;R6C18_E221_X05;1;R6C17_C7;R6C17_S221_C7;1;R12C16_X04;R12C16_W271_X04;1;R14C17_S26;R14C17_S232_S260;1;R11C18_D2;R11C18_E221_D2;1;R7C17_N26;R7C17_N232_N260;1;R12C20_A6;R12C20_S231_A6;1;R12C17_W27;R12C17_S131_W270;1;R9C19_N23;R9C19_N222_N230;1;R7C19_N22;R7C19_E222_N220;1;R7C15_C3;R7C15_N230_C3;1;R12C15_D5;R12C15_X04_D5;1;R8C16_N23;R8C16_W231_N230;1;R16C17_C6;R16C17_X05_C6;1;R6C19_D6;R6C19_E222_D6;1;R14C17_D0;R14C17_S260_D0;1;R9C16_X01;R9C16_W221_X01;1;R12C16_C1;R12C16_X04_C1;1;R16C17_E26;R16C17_S262_E260;1;R8C17_X02;R8C17_N231_X02;1;R7C19_N23;R7C19_N222_N230;1;R9C15_N22;R9C15_W222_N220;1;R11C17_N81;R11C17_F2_N810;1;R3C17_S22;R3C17_N818_S220;1;R15C19_X07;R15C19_S222_X07;1;R11C19_X01;R11C19_E222_X01;1;R6C15_D2;R6C15_N221_D2;1;R13C19_E22;R13C19_S222_E220;1;R9C15_B5;R9C15_X01_B5;1;R11C17_S13;R11C17_F2_S130;1;R13C19_S22;R13C19_S222_S220;1;R16C18_D5;R16C18_N260_D5;1;R14C16_D0;R14C16_N221_D0;1;R12C19_D1;R12C19_S221_D1;1;R9C15_C2;R9C15_W220_C2;1;R12C16_X08;R12C16_W271_X08;1;R6C18_C5;R6C18_X05_C5;1;R11C19_N22;R11C19_E222_N220;1;R7C17_E22;R7C17_N222_E220;1;R8C17_C1;R8C17_W230_C1;1;R9C17_N22;R9C17_N222_N220;1;R13C16_D2;R13C16_N222_D2;1;R5C17_S22;R5C17_S222_S220;1;R13C18_B1;R13C18_X04_B1;1;R14C18_C5;R14C18_X06_C5;1;R14C20_S26;R14C20_E261_S260;1;R15C17_D4;R15C17_S261_D4;1;R11C17_E22;R11C17_F2_E220;1;R12C17_S27;R12C17_S131_S270;1;R12C15_S27;R12C15_W272_S270;1;R12C15_B3;R12C15_X04_B3;1;R7C17_D1;R7C17_N222_D1;1;R6C17_W26;R6C17_N261_W260;1;R6C16_C7;R6C16_W261_C7;1;R11C15_N22;R11C15_W222_N220;1;R13C19_D7;R13C19_X07_D7;1;R12C19_W22;R12C19_S221_W220;1;R14C20_C5;R14C20_E261_C5;1;R12C17_S23;R12C17_S131_S230;1;R6C18_B6;R6C18_X05_B6;1;R8C15_D1;R8C15_N221_D1;1;R9C16_B5;R9C16_X01_B5;1;R5C17_W22;R5C17_N222_W220;1;R8C17_C3;R8C17_X02_C3;1;R11C17_N22;R11C17_F2_N220;1;R7C17_C0;R7C17_X01_C0;1;R14C20_S27;R14C20_E271_S270;1;R11C19_D0;R11C19_E222_D0;1;R7C19_N26;R7C19_N232_N260;1;R14C18_B6;R14C18_E231_B6;1;R7C17_N22;R7C17_N222_N220;1;R16C19_B3;R16C19_X03_B3;1;R7C15_N23;R7C15_N232_N230;1;R13C16_X02;R13C16_N212_X02;1;R16C17_X05;R16C17_S262_X05;1;R15C19_A2;R15C19_X07_A2;1;R5C17_E22;R5C17_N222_E220;1;R14C15_D4;R14C15_W270_D4;1;R12C17_S83;R12C17_S131_S830;1;R14C17_E27;R14C17_S272_E270;1;R11C19_S22;R11C19_E222_S220;1;R9C17_N23;R9C17_N222_N230;1;R5C18_D2;R5C18_E221_D2;1;R5C16_D0;R5C16_W221_D0;1;R8C17_W23;R8C17_N231_W230;1;R8C18_D7;R8C18_E221_D7;1;R15C17_C2;R15C17_W220_C2;1;R7C17_X01;R7C17_N222_X01;1;R11C19_B5;R11C19_X01_B5;1;R11C17_S81;R11C17_F2_S810;1;R15C17_W21;R15C17_S814_W210;1;R9C19_D2;R9C19_N222_D2;1;R14C15_W27;R14C15_S272_W270;1;R9C19_N22;R9C19_N222_N220;1;R16C17_W26;R16C17_S834_W260;1;R14C19_E27;R14C19_E272_E270;1;R7C15_X08;R7C15_N232_X08;1;R14C15_E27;R14C15_S272_E270;1;R14C17_E23;R14C17_S232_E230;1;R11C17_W22;R11C17_F2_W220;1;R14C18_D1;R14C18_X06_D1;1;R12C16_B4;R12C16_X08_B4;1;R15C16_N22;R15C16_W221_N220;1;R12C20_X02;R12C20_S231_X02;1;R14C18_X06;R14C18_E231_X06;1;R8C16_X02;R8C16_W231_X02;1;R11C19_E23;R11C19_E222_E230;1;R6C18_D1;R6C18_E221_D1;1;R12C15_X04;R12C15_W272_X04;1;R14C19_E26;R14C19_E232_E260;1;R11C20_S23;R11C20_E231_S230;1;R16C19_X03;R16C19_E262_X03;1;R15C20_D5;R15C20_S261_D5;1;R12C18_D2;R12C18_W221_D2;1;R16C17_D7;R16C17_S262_D7;1;R12C16_B6;R12C16_X08_B6;1;R11C17_D6;R11C17_F2_D6;1;R13C19_X07;R13C19_S222_X07;1;R9C15_N23;R9C15_N222_N230;1;R7C18_D7;R7C18_E221_D7;1;R9C17_C4;R9C17_N222_C4;1;R6C19_A5;R6C19_N231_A5;1;R13C16_D5;R13C16_X02_D5;1;R9C15_W22;R9C15_N222_W220;1;R9C17_W22;R9C17_N222_W220;1;R9C15_X01;R9C15_W222_X01;1;R16C16_N26;R16C16_W261_N260;1;R8C15_B4;R8C15_W232_B4;1;R16C19_C7;R16C19_E262_C7;1;R6C17_C0;R6C17_N261_C0;1;R12C15_C7;R12C15_X08_C7;1;R8C17_D7;R8C17_X02_D7;1;R16C19_D0;R16C19_X03_D0;1;R11C17_F2;;1;R14C20_D2;R14C20_E221_D2;1;R11C17_EW10;R11C17_F2_EW10;1;R7C15_N22;R7C15_N222_N220;1;R7C15_B4;R7C15_X08_B4;1;R15C17_W22;R15C17_S814_W220;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3880372 ] ,
          "attributes": {
            "ROUTING": "R9C18_SN10;R9C18_F4_SN10;1;R8C18_C7;R8C18_N111_C7;1;R9C18_F4;;1;R9C18_S10;R9C18_F4_S100;1;R9C18_B0;R9C18_S100_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_1_I2[1]": {
          "hide_name": 0,
          "bits": [ 3880369 ] ,
          "attributes": {
            "ROUTING": "R9C18_A1;R9C18_F7_A1;1;R9C18_EW10;R9C18_F7_EW10;1;R9C17_B6;R9C17_W111_B6;1;R8C18_B7;R8C18_N271_B7;1;R9C18_N27;R9C18_F7_N270;1;R8C18_A2;R8C18_N271_A2;1;R9C18_E13;R9C18_F7_E130;1;R9C19_B2;R9C19_E131_B2;1;R9C18_F7;;1;R9C18_W13;R9C18_F7_W130;1;R9C17_A5;R9C17_W131_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880367 ] ,
          "attributes": {
            "ROUTING": "R8C18_F7;;1;R8C18_A4;R8C18_F7_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880363 ] ,
          "attributes": {
            "ROUTING": "R6C19_W27;R6C19_N272_W270;1;R6C18_A2;R6C18_W271_A2;1;R11C19_N10;R11C19_F2_N100;1;R8C19_N27;R8C19_N272_N270;1;R9C19_C3;R9C19_N241_C3;1;R15C19_A1;R15C19_E210_A1;1;R10C19_N24;R10C19_N101_N240;1;R10C19_N27;R10C19_N131_N270;1;R14C20_A7;R14C20_N211_A7;1;R16C20_B2;R16C20_S211_B2;1;R15C20_N21;R15C20_E211_N210;1;R6C19_D5;R6C19_N242_D5;1;R11C19_S81;R11C19_F2_S810;1;R11C19_F2;;1;R15C19_E21;R15C19_S814_E210;1;R15C20_S21;R15C20_E211_S210;1;R7C19_B4;R7C19_N271_B4;1;R11C19_N13;R11C19_F2_N130;1;R8C19_N24;R8C19_N242_N240;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1_LUT4_F_I3_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880361 ] ,
          "attributes": {
            "ROUTING": "R7C16_E10;R7C16_F3_E100;1;R7C17_E24;R7C17_E101_E240;1;R7C19_X07;R7C19_E242_X07;1;R7C19_A4;R7C19_X07_A4;1;R7C18_A0;R7C18_X02_A0;1;R7C16_E23;R7C16_F3_E230;1;R7C18_X02;R7C18_E232_X02;1;R6C18_E26;R6C18_E232_E260;1;R6C19_C5;R6C19_E261_C5;1;R7C16_F3;;1;R7C16_X02;R7C16_F3_X02;1;R6C16_E23;R6C16_N231_E230;1;R7C16_N23;R7C16_F3_N230;1;R7C16_A0;R7C16_X02_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880360 ] ,
          "attributes": {
            "ROUTING": "R7C19_S24;R7C19_F4_S240;1;R7C19_B0;R7C19_S240_B0;1;R7C19_F4;;1;R7C19_SN10;R7C19_F4_SN10;1;R6C19_W25;R6C19_N111_W250;1;R6C18_A6;R6C18_W251_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880342 ] ,
          "attributes": {
            "ROUTING": "R9C18_X03;R9C18_N261_X03;1;R9C18_B5;R9C18_X03_B5;1;R16C18_X03;R16C18_S222_X03;1;R16C18_B3;R16C18_X03_B3;1;R16C19_A0;R16C19_E271_A0;1;R14C18_S22;R14C18_S272_S220;1;R13C16_A4;R13C16_S231_A4;1;R13C17_D4;R13C17_X02_D4;1;R15C18_D5;R15C18_S261_D5;1;R14C15_D5;R14C15_N260_D5;1;R9C16_C3;R9C16_N261_C3;1;R14C19_D1;R14C19_S260_D1;1;R14C19_C7;R14C19_E261_C7;1;R6C16_C6;R6C16_W241_C6;1;R5C18_C3;R5C18_N261_C3;1;R6C15_D1;R6C15_X06_D1;1;R6C19_X04;R6C19_N232_X04;1;R8C15_N21;R8C15_N212_N210;1;R15C17_X01;R15C17_S242_X01;1;R9C15_B0;R9C15_N211_B0;1;R9C17_D3;R9C17_X08_D3;1;R6C17_W24;R6C17_N242_W240;1;R6C19_C0;R6C19_X01_C0;1;R9C16_A0;R9C16_X02_A0;1;R8C19_B3;R8C19_E231_B3;1;R14C18_E23;R14C18_S232_E230;1;R12C17_X02;R12C17_F1_X02;1;R11C19_X06;R11C19_E232_X06;1;R14C17_A6;R14C17_S212_A6;1;R14C18_S27;R14C18_S262_S270;1;R8C17_N24;R8C17_N242_N240;1;R13C16_C1;R13C16_S261_C1;1;R7C15_A2;R7C15_X05_A2;1;R12C18_D6;R12C18_E101_D6;1;R14C18_C3;R14C18_S262_C3;1;R8C18_X03;R8C18_E241_X03;1;R9C18_E22;R9C18_N221_E220;1;R15C18_A1;R15C18_E271_A1;1;R10C18_N23;R10C18_N232_N230;1;R12C20_A1;R12C20_E272_A1;1;R16C18_B6;R16C18_S271_B6;1;R12C17_N13;R12C17_F1_N130;1;R10C17_N24;R10C17_N212_N240;1;R8C18_E23;R8C18_N232_E230;1;R6C18_C3;R6C18_N242_C3;1;R10C18_N26;R10C18_N232_N260;1;R13C20_X03;R13C20_S261_X03;1;R12C17_E13;R12C17_F1_E130;1;R12C19_C3;R12C19_E261_C3;1;R9C19_B0;R9C19_E231_B0;1;R15C17_S24;R15C17_S242_S240;1;R6C18_N26;R6C18_N262_N260;1;R8C16_N26;R8C16_N262_N260;1;R14C20_B2;R14C20_X01_B2;1;R7C17_D7;R7C17_N241_D7;1;R14C19_B3;R14C19_E231_B3;1;R13C17_A2;R13C17_S131_A2;1;R15C20_D0;R15C20_E221_D0;1;R9C17_X08;R9C17_N211_X08;1;R7C16_C2;R7C16_N261_C2;1;R12C16_W24;R12C16_W101_W240;1;R12C16_S26;R12C16_W121_S260;1;R8C15_C5;R8C15_X06_C5;1;R12C18_N23;R12C18_E131_N230;1;R8C18_N24;R8C18_E241_N240;1;R8C15_N24;R8C15_W242_N240;1;R16C18_D4;R16C18_X07_D4;1;R10C16_N21;R10C16_W211_N210;1;R12C17_W13;R12C17_F1_W130;1;R12C17_E10;R12C17_F1_E100;1;R9C15_X03;R9C15_W242_X03;1;R8C17_E24;R8C17_N242_E240;1;R12C18_E27;R12C18_E131_E270;1;R13C20_D2;R13C20_X03_D2;1;R6C19_D7;R6C19_X04_D7;1;R12C18_S23;R12C18_E131_S230;1;R12C17_S21;R12C17_F1_S210;1;R12C17_W10;R12C17_F1_W100;1;R14C18_E26;R14C18_S262_E260;1;R12C20_C5;R12C20_X08_C5;1;R8C16_A5;R8C16_X07_A5;1;R13C17_A5;R13C17_S101_A5;1;R13C18_C7;R13C18_S201_C7;1;R11C18_D0;R11C18_N221_D0;1;R10C15_N21;R10C15_W212_N210;1;R8C16_X07;R8C16_W241_X07;1;R15C19_E22;R15C19_E272_E220;1;R13C17_X02;R13C17_S211_X02;1;R9C16_X02;R9C16_N211_X02;1;R14C15_N26;R14C15_W261_N260;1;R12C16_N26;R12C16_W121_N260;1;R10C16_N26;R10C16_N262_N260;1;R12C16_C3;R12C16_W101_C3;1;R14C18_S26;R14C18_S262_S260;1;R15C17_A1;R15C17_X01_A1;1;R11C19_C4;R11C19_X06_C4;1;R12C15_C4;R12C15_W241_C4;1;R12C20_X03;R12C20_E262_X03;1;R14C17_A5;R14C17_S212_A5;1;R12C18_S26;R12C18_E121_S260;1;R12C20_S26;R12C20_E262_S260;1;R12C16_S27;R12C16_W131_S270;1;R14C20_X01;R14C20_S262_X01;1;R12C19_A2;R12C19_E271_A2;1;R11C17_E23;R11C17_N131_E230;1;R13C18_A2;R13C18_S271_A2;1;R11C19_X02;R11C19_E232_X02;1;R13C16_B7;R13C16_S271_B7;1;R12C17_EW20;R12C17_F1_EW20;1;R11C18_B3;R11C18_N231_B3;1;R16C20_C4;R16C20_E241_C4;1;R10C18_N22;R10C18_N222_N220;1;R8C15_D7;R8C15_X02_D7;1;R6C19_X01;R6C19_E221_X01;1;R6C15_X06;R6C15_N212_X06;1;R8C18_A0;R8C18_X03_A0;1;R9C19_A1;R9C19_X01_A1;1;R16C17_E24;R16C17_S241_E240;1;R15C18_S27;R15C18_E271_S270;1;R12C18_S27;R12C18_E131_S270;1;R9C17_X02;R9C17_N211_X02;1;R12C17_A2;R12C17_X02_A2;1;R6C17_B6;R6C17_N252_B6;1;R13C18_A5;R13C18_S231_A5;1;R8C19_N23;R8C19_E231_N230;1;R12C20_X08;R12C20_E272_X08;1;R12C19_N27;R12C19_E271_N270;1;R9C17_A7;R9C17_N211_A7;1;R12C17_S10;R12C17_F1_S100;1;R9C17_A0;R9C17_X02_A0;1;R11C19_B2;R11C19_E232_B2;1;R11C17_X02;R11C17_N211_X02;1;R8C17_W24;R8C17_N242_W240;1;R8C17_X05;R8C17_N242_X05;1;R9C16_A7;R9C16_N211_A7;1;R16C19_E24;R16C19_E242_E240;1;R10C17_W21;R10C17_N212_W210;1;R7C15_X05;R7C15_N241_X05;1;R12C16_C5;R12C16_W101_C5;1;R9C18_A7;R9C18_N231_A7;1;R11C17_A0;R11C17_X02_A0;1;R9C16_B1;R9C16_N211_B1;1;R8C17_W21;R8C17_N212_W210;1;R7C16_D5;R7C16_N261_D5;1;R14C16_S27;R14C16_S262_S270;1;R7C17_E25;R7C17_N251_E250;1;R14C19_S26;R14C19_E261_S260;1;R8C17_C4;R8C17_X05_C4;1;R12C18_D3;R12C18_E101_D3;1;R7C18_E26;R7C18_N261_E260;1;R9C15_D1;R9C15_X03_D1;1;R8C18_N22;R8C18_N222_N220;1;R7C17_B4;R7C17_N251_B4;1;R15C19_A3;R15C19_E272_A3;1;R8C18_N26;R8C18_N262_N260;1;R12C18_E26;R12C18_E121_E260;1;R6C18_E22;R6C18_N222_E220;1;R6C17_A2;R6C17_N252_A2;1;R12C20_B2;R12C20_X03_B2;1;R12C17_S13;R12C17_F1_S130;1;R14C16_W26;R14C16_S262_W260;1;R12C18_N22;R12C18_E121_N220;1;R9C18_E23;R9C18_N231_E230;1;R9C17_W24;R9C17_N241_W240;1;R13C17_S27;R13C17_S131_S270;1;R15C16_A2;R15C16_S271_A2;1;R12C16_A0;R12C16_W131_A0;1;R11C19_A1;R11C19_N271_A1;1;R12C18_S20;R12C18_E101_S200;1;R9C15_C3;R9C15_W242_C3;1;R16C18_X07;R16C18_S222_X07;1;R12C19_A5;R12C19_E271_A5;1;R15C20_D2;R15C20_E221_D2;1;R12C18_C7;R12C18_E121_C7;1;R8C15_X06;R8C15_W212_X06;1;R13C18_A3;R13C18_S271_A3;1;R9C19_X01;R9C19_E221_X01;1;R7C18_A3;R7C18_E251_A3;1;R7C19_C3;R7C19_E261_C3;1;R12C17_N21;R12C17_F1_N210;1;R11C19_D7;R11C19_X02_D7;1;R8C16_C0;R8C16_W241_C0;1;R10C17_N21;R10C17_N212_N210;1;R7C18_C4;R7C18_N221_C4;1;R15C17_E27;R15C17_S272_E270;1;R12C16_S23;R12C16_W131_S230;1;R12C17_F1;;1;R8C15_X02;R8C15_W212_X02;1;R8C17_N25;R8C17_N242_N250;1;R13C17_S24;R13C17_S101_S240;1;R16C18_E27;R16C18_S272_E270;1;R12C17_B0;R12C17_F1_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880339 ] ,
          "attributes": {
            "ROUTING": "R7C18_W13;R7C18_F3_W130;1;R7C17_A6;R7C17_W131_A6;1;R7C18_S10;R7C18_F3_S100;1;R8C18_A7;R8C18_S101_A7;1;R7C18_SN20;R7C18_F3_SN20;1;R6C18_A7;R6C18_N121_A7;1;R7C18_F3;;1;R7C18_EW20;R7C18_F3_EW20;1;R7C19_C0;R7C19_E121_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880336 ] ,
          "attributes": {
            "ROUTING": "R7C18_X07;R7C18_N242_X07;1;R7C18_A4;R7C18_X07_A4;1;R9C19_B3;R9C19_X03_B3;1;R7C18_X01;R7C18_N242_X01;1;R7C18_B3;R7C18_X01_B3;1;R8C15_A3;R8C15_E251_A3;1;R7C20_W27;R7C20_N272_W270;1;R7C19_A3;R7C19_W271_A3;1;R9C18_E24;R9C18_E242_E240;1;R9C16_E82;R9C16_E242_E820;1;R8C14_E25;R8C14_N111_E250;1;R9C16_E24;R9C16_E242_E240;1;R9C14_F4;;1;R9C14_E24;R9C14_F4_E240;1;R9C20_N27;R9C20_E824_N270;1;R9C18_N24;R9C18_E242_N240;1;R9C19_X03;R9C19_E241_X03;1;R9C14_SN10;R9C14_F4_SN10;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880333 ] ,
          "attributes": {
            "ROUTING": "R9C14_N13;R9C14_F6_N130;1;R8C14_N27;R8C14_N131_N270;1;R7C14_E27;R7C14_N271_E270;1;R7C16_A2;R7C16_E272_A2;1;R9C15_E24;R9C15_E101_E240;1;R9C16_C7;R9C16_E241_C7;1;R9C14_EW10;R9C14_F6_EW10;1;R9C15_A3;R9C15_E111_A3;1;R9C14_E10;R9C14_F6_E100;1;R9C15_B2;R9C15_E131_B2;1;R9C14_F6;;1;R9C14_E13;R9C14_F6_E130;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880328 ] ,
          "attributes": {
            "ROUTING": "R11C15_N13;R11C15_F6_N130;1;R11C15_A3;R11C15_N130_A3;1;R11C15_X03;R11C15_F6_X03;1;R11C15_A7;R11C15_X03_A7;1;R11C15_F6;;1;R11C15_W13;R11C15_F6_W130;1;R11C14_A7;R11C14_W131_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880327 ] ,
          "attributes": {
            "ROUTING": "R12C15_E25;R12C15_S111_E250;1;R12C16_N25;R12C16_E251_N250;1;R11C16_W25;R11C16_N251_W250;1;R11C15_A5;R11C15_W251_A5;1;R11C15_F3;;1;R11C15_SN10;R11C15_F3_SN10;1;R10C15_N25;R10C15_N111_N250;1;R9C15_B6;R9C15_N251_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:134.25-134.41|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880325 ] ,
          "attributes": {
            "ROUTING": "R12C15_SN10;R12C15_F1_SN10;1;R11C15_A0;R11C15_N111_A0;1;R12C15_F1;;1;R12C15_S13;R12C15_F1_S130;1;R13C15_A1;R13C15_S131_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882112 ] ,
          "attributes": {
            "ROUTING": "R15C19_F2;;1;R15C19_N10;R15C19_F2_N100;1;R15C19_A0;R15C19_N100_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880320 ] ,
          "attributes": {
            "ROUTING": "R11C11_A2;R11C11_W131_A2;1;R11C12_F3;;1;R11C12_W13;R11C12_F3_W130;1;R11C11_A3;R11C11_W131_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882106 ] ,
          "attributes": {
            "ROUTING": "R14C19_F1;;1;R14C19_N13;R14C19_F1_N130;1;R14C19_A2;R14C19_N130_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3882102 ] ,
          "attributes": {
            "ROUTING": "R13C17_F0;;1;R13C17_X05;R13C17_F0_X05;1;R13C17_C6;R13C17_X05_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880314 ] ,
          "attributes": {
            "ROUTING": "R7C12_F2;;1;R7C12_X05;R7C12_F2_X05;1;R7C12_C4;R7C12_X05_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880313 ] ,
          "attributes": {
            "ROUTING": "R7C12_F5;;1;R7C12_W10;R7C12_F5_W100;1;R7C12_B4;R7C12_W100_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "progressPixelData[0]": {
          "hide_name": 0,
          "bits": [ 3880306 ] ,
          "attributes": {
            "ROUTING": "R17C15_Q2;;1;R17C15_X05;R17C15_Q2_X05;1;R17C15_B6;R17C15_X05_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "row4 outByteReg",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3882099 ] ,
          "attributes": {
            "ROUTING": "R13C20_F1;;1;R13C20_SN20;R13C20_F1_SN20;1;R14C20_W26;R14C20_S121_W260;1;R14C19_C0;R14C19_W261_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3880302 ] ,
          "attributes": {
            "ROUTING": "R11C14_A4;R11C14_F7_A4;1;R11C14_W27;R11C14_F7_W270;1;R11C12_A3;R11C12_W272_A3;1;R9C12_A2;R9C12_X07_A2;1;R9C14_W24;R9C14_N241_W240;1;R9C12_X07;R9C12_W242_X07;1;R9C12_A3;R9C12_X07_A3;1;R11C14_F7;;1;R11C14_N10;R11C14_F7_N100;1;R10C14_N24;R10C14_N101_N240;1;R9C14_X05;R9C14_N241_X05;1;R9C14_A4;R9C14_X05_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880300 ] ,
          "attributes": {
            "ROUTING": "R11C14_X07;R11C14_F4_X07;1;R11C14_D6;R11C14_X07_D6;1;R11C14_EW10;R11C14_F4_EW10;1;R11C15_A1;R11C15_E111_A1;1;R11C13_A2;R11C13_W131_A2;1;R11C14_F4;;1;R11C14_W13;R11C14_F4_W130;1;R11C13_A3;R11C13_W131_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880296 ] ,
          "attributes": {
            "ROUTING": "R13C14_F0;;1;R13C14_D1;R13C14_F0_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3880294 ] ,
          "attributes": {
            "ROUTING": "R11C14_C6;R11C14_N130_C6;1;R11C14_S13;R11C14_F0_S130;1;R12C14_S23;R12C14_S131_S230;1;R13C14_B1;R13C14_S231_B1;1;R10C14_N23;R10C14_N131_N230;1;R9C14_A6;R9C14_N231_A6;1;R11C14_F0;;1;R11C14_N13;R11C14_F0_N130;1;R10C14_N27;R10C14_N131_N270;1;R9C14_B4;R9C14_N271_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880291 ] ,
          "attributes": {
            "ROUTING": "R16C15_S13;R16C15_F0_S130;1;R17C15_A2;R17C15_S131_A2;1;R16C16_A5;R16C16_E111_A5;1;R16C15_F0;;1;R16C15_EW10;R16C15_F0_EW10;1;R16C16_S25;R16C16_E111_S250;1;R17C16_A2;R17C16_S251_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "progressPixelData[1]": {
          "hide_name": 0,
          "bits": [ 3880286 ] ,
          "attributes": {
            "ROUTING": "R17C16_Q5;;1;R17C16_W13;R17C16_Q5_W130;1;R17C16_B7;R17C16_W130_B7;1",
            "hdlname": "row4 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:180.15-180.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882097 ] ,
          "attributes": {
            "ROUTING": "R13C17_F6;;1;R13C17_S10;R13C17_F6_S100;1;R14C17_E24;R14C17_S101_E240;1;R14C19_X07;R14C19_E242_X07;1;R14C19_B6;R14C19_X07_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[0]": {
          "hide_name": 0,
          "bits": [ 3880271 ] ,
          "attributes": {
            "ROUTING": "R11C13_S23;R11C13_W232_S230;1;R12C13_E23;R12C13_S231_E230;1;R12C15_B1;R12C15_E232_B1;1;R8C17_A5;R8C17_X06_A5;1;R4C15_S20;R4C15_S101_S200;1;R11C15_B6;R11C15_E240_B6;1;R11C15_W23;R11C15_W100_W230;1;R11C14_B6;R11C14_W231_B6;1;R11C15_E23;R11C15_W100_E230;1;R11C16_B6;R11C16_E231_B6;1;R6C15_A5;R6C15_X07_A5;1;R8C18_B3;R8C18_W240_B3;1;R7C19_A0;R7C19_W252_A0;1;R9C14_X07;R9C14_N202_X07;1;R9C14_B6;R9C14_X07_B6;1;R8C17_X06;R8C17_S271_X06;1;R13C14_C1;R13C14_W241_C1;1;R7C17_B7;R7C17_X07_B7;1;R6C15_X07;R6C15_S202_X07;1;R11C18_X03;R11C18_E241_X03;1;R11C18_A7;R11C18_X03_A7;1;R7C23_W24;R7C23_E828_W240;1;R7C21_W25;R7C21_W242_W250;1;R14C19_B4;R14C19_E250_B4;1;R15C20_N25;R15C20_W251_N250;1;R15C20_B6;R15C20_N250_B6;1;R15C15_W27;R15C15_S824_W270;1;R11C15_E24;R11C15_Q4_E240;1;R11C17_E24;R11C17_E242_E240;1;R7C17_X07;R7C17_E242_X07;1;R11C15_A4;R11C15_X07_A4;1;R15C21_W25;R15C21_S252_W250;1;R14C19_E25;R14C19_E252_E250;1;R11C15_W10;R11C15_Q4_W100;1;R13C20_B6;R13C20_S252_B6;1;R7C16_B0;R7C16_S240_B0;1;R5C15_S25;R5C15_S242_S250;1;R6C15_B7;R6C15_S251_B7;1;R15C20_B0;R15C20_W250_B0;1;R10C17_E24;R10C17_N241_E240;1;R13C15_W24;R13C15_S242_W240;1;R7C15_E24;R7C15_N824_E240;1;R7C16_S24;R7C16_E241_S240;1;R15C14_N27;R15C14_W271_N270;1;R14C15_E24;R14C15_S241_E240;1;R13C14_D2;R13C14_S202_D2;1;R11C15_N23;R11C15_W100_N230;1;R15C17_C3;R15C17_E242_C3;1;R13C15_S24;R13C15_S242_S240;1;R3C15_S10;R3C15_N828_S100;1;R9C18_B2;R9C18_W240_B2;1;R13C21_S25;R13C21_S242_S250;1;R15C23_W10;R15C23_E828_W100;1;R11C14_N20;R11C14_W101_N200;1;R13C14_A0;R13C14_N272_A0;1;R11C19_E24;R11C19_E242_E240;1;R10C18_N24;R10C18_E241_N240;1;R14C17_E25;R14C17_E242_E250;1;R3C15_S24;R3C15_N828_S240;1;R13C19_C2;R13C19_S242_C2;1;R9C18_W24;R9C18_N242_W240;1;R11C18_N24;R11C18_E241_N240;1;R12C15_E24;R12C15_S241_E240;1;R15C15_E24;R15C15_S242_E240;1;R11C19_E25;R11C19_E242_E250;1;R12C17_A3;R12C17_X07_A3;1;R11C17_N24;R11C17_E242_N240;1;R15C22_W24;R15C22_W101_W240;1;R11C15_X07;R11C15_Q4_X07;1;R8C18_W24;R8C18_N242_W240;1;R11C15_S82;R11C15_Q4_S820;1;R9C15_A7;R9C15_N232_A7;1;R15C15_E82;R15C15_S824_E820;1;R11C15_N82;R11C15_Q4_N820;1;R12C17_X07;R12C17_E242_X07;1;R11C21_S24;R11C21_E242_S240;1;R15C16_A5;R15C16_X07_A5;1;R7C17_S27;R7C17_E272_S270;1;R11C13_N24;R11C13_W242_N240;1;R9C13_N24;R9C13_N242_N240;1;R7C13_X03;R7C13_N242_X03;1;R7C13_D3;R7C13_X03_D3;1;R7C15_E27;R7C15_N824_E270;1;R11C19_S24;R11C19_E242_S240;1;R11C15_W24;R11C15_Q4_W240;1;R11C15_Q4;;1;R11C20_S25;R11C20_E251_S250;1;R7C15_E82;R7C15_N824_E820;1;R11C14_S20;R11C14_W101_S200;1;R15C16_X07;R15C16_E241_X07;1;R15C20_W25;R15C20_W242_W250;1;R11C15_S24;R11C15_Q4_S240;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:5.17-5.29"
          }
        },
        "pixelAddress[2]": {
          "hide_name": 0,
          "bits": [ 3880259 ] ,
          "attributes": {
            "ROUTING": "R11C15_X08;R11C15_Q5_X08;1;R11C15_B7;R11C15_X08_B7;1;R16C18_A4;R16C18_N231_A4;1;R17C18_N23;R17C18_W231_N230;1;R13C20_W21;R13C20_S212_W210;1;R13C18_B0;R13C18_W212_B0;1;R14C20_B7;R14C20_X08_B7;1;R6C19_X02;R6C19_N211_X02;1;R6C19_A2;R6C19_X02_A2;1;R11C14_A0;R11C14_W251_A0;1;R15C15_W25;R15C15_S834_W250;1;R15C14_N25;R15C14_W251_N250;1;R13C14_C4;R13C14_X06_C4;1;R11C15_E83;R11C15_Q5_E830;1;R11C19_B1;R11C19_W211_B1;1;R7C19_N21;R7C19_N202_N210;1;R17C19_W23;R17C19_S804_W230;1;R12C20_A2;R12C20_W251_A2;1;R11C14_X08;R11C14_W251_X08;1;R13C14_C2;R13C14_X04_C2;1;R13C14_X04;R13C14_N252_X04;1;R12C21_W25;R12C21_S251_W250;1;R11C23_W10;R11C23_E838_W100;1;R17C18_N20;R17C18_W201_N200;1;R11C19_E21;R11C19_E202_E210;1;R5C15_S27;R5C15_S262_S270;1;R16C18_A3;R16C18_E200_A3;1;R6C15_B4;R6C15_S271_B4;1;R13C19_S80;R13C19_S202_S800;1;R11C15_N83;R11C15_Q5_N830;1;R11C18_B5;R11C18_X01_B5;1;R8C14_C4;R8C14_N201_C4;1;R14C20_X08;R14C20_S211_X08;1;R11C20_W21;R11C20_W202_W210;1;R11C19_S20;R11C19_E202_S200;1;R11C14_B7;R11C14_X08_B7;1;R11C22_W20;R11C22_W101_W200;1;R9C19_N20;R9C19_N202_N200;1;R11C21_S25;R11C21_E834_S250;1;R13C21_S20;R13C21_S252_S200;1;R11C18_X01;R11C18_E201_X01;1;R6C15_E27;R6C15_S271_E270;1;R16C18_E20;R16C18_N201_E200;1;R11C15_B3;R11C15_X04_B3;1;R6C17_A6;R6C17_E272_A6;1;R14C21_W20;R14C21_S201_W200;1;R17C19_E20;R17C19_S804_E200;1;R13C14_X06;R13C14_N252_X06;1;R11C14_N25;R11C14_W251_N250;1;R11C17_E20;R11C17_E252_E200;1;R16C20_W23;R16C20_N231_W230;1;R17C20_N20;R17C20_E201_N200;1;R11C16_N25;R11C16_E251_N250;1;R13C20_B3;R13C20_S212_B3;1;R11C15_E25;R11C15_Q5_E250;1;R11C15_X04;R11C15_Q5_X04;1;R11C20_S21;R11C20_E211_S210;1;R9C14_N20;R9C14_N252_N200;1;R11C17_E83;R11C17_E252_E830;1;R16C20_A2;R16C20_E200_A2;1;R13C14_B0;R13C14_W250_B0;1;R16C19_B0;R16C19_W231_B0;1;R17C19_E23;R17C19_S804_E230;1;R14C19_D3;R14C19_W202_D3;1;R13C14_W25;R13C14_N252_W250;1;R16C20_E20;R16C20_N201_E200;1;R11C18_A6;R11C18_X01_A6;1;R3C15_S26;R3C15_N838_S260;1;R17C20_N23;R17C20_E231_N230;1;R9C16_B7;R9C16_N252_B7;1;R13C20_S21;R13C20_S212_S210;1;R17C19_W20;R17C19_S804_W200;1;R11C15_S83;R11C15_Q5_S830;1;R11C19_N20;R11C19_E202_N200;1;R11C15_Q5;;1;R11C15_W25;R11C15_Q5_W250;1;R11C13_N25;R11C13_W252_N250;1;R9C13_N25;R9C13_N252_N250;1;R7C13_A2;R7C13_N252_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:5.17-5.29"
          }
        },
        "pixelAddress[1]": {
          "hide_name": 0,
          "bits": [ 3880250 ] ,
          "attributes": {
            "ROUTING": "R11C15_S13;R11C15_Q0_S130;1;R12C15_A1;R12C15_S131_A1;1;R11C15_S80;R11C15_Q0_S800;1;R15C15_E80;R15C15_S804_E800;1;R15C19_N23;R15C19_E804_N230;1;R13C19_W23;R13C19_N232_W230;1;R13C17_B4;R13C17_W232_B4;1;R11C15_X01;R11C15_Q0_X01;1;R11C15_A6;R11C15_X01_A6;1;R13C18_X05;R13C18_S222_X05;1;R13C18_B6;R13C18_X05_B6;1;R12C20_C2;R12C20_N230_C2;1;R11C15_N10;R11C15_Q0_N100;1;R8C14_A4;R8C14_N231_A4;1;R11C18_S22;R11C18_E222_S220;1;R11C23_W23;R11C23_E808_W230;1;R11C21_W26;R11C21_W232_W260;1;R11C16_E22;R11C16_E121_E220;1;R11C19_C1;R11C19_W262_C1;1;R11C17_E21;R11C17_E202_E210;1;R11C21_S23;R11C21_E804_S230;1;R12C20_N23;R12C20_W231_N230;1;R11C14_B0;R11C14_X05_B0;1;R11C15_E80;R11C15_Q0_E800;1;R12C21_W23;R12C21_S231_W230;1;R11C18_B6;R11C18_E211_B6;1;R13C14_C0;R13C14_S262_C0;1;R11C15_E20;R11C15_Q0_E200;1;R13C14_B4;R13C14_X03_B4;1;R11C18_A5;R11C18_X06_A5;1;R11C14_N22;R11C14_W121_N220;1;R13C14_X03;R13C14_S262_X03;1;R10C15_N20;R10C15_N101_N200;1;R11C14_X05;R11C14_W201_X05;1;R11C15_EW20;R11C15_Q0_EW20;1;R9C15_C7;R9C15_N201_C7;1;R9C14_N23;R9C14_N222_N230;1;R11C17_E80;R11C17_E202_E800;1;R11C18_X06;R11C18_E211_X06;1;R11C14_S26;R11C14_W121_S260;1;R11C15_Q0;;1;R11C15_W20;R11C15_Q0_W200;1;R11C13_N20;R11C13_W202_N200;1;R9C13_N20;R9C13_N202_N200;1;R7C13_X07;R7C13_N202_X07;1;R7C13_A3;R7C13_X07_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:5.17-5.29"
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880248 ] ,
          "attributes": {
            "ROUTING": "R13C14_F2;;1;R13C14_X05;R13C14_F2_X05;1;R13C14_A4;R13C14_X05_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "progressPixelData[2]": {
          "hide_name": 0,
          "bits": [ 3880243 ] ,
          "attributes": {
            "ROUTING": "R16C15_Q1;;1;R16C15_W10;R16C15_Q1_W100;1;R16C15_B4;R16C15_W100_B4;1",
            "hdlname": "row4 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:180.15-180.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882096 ] ,
          "attributes": {
            "ROUTING": "R14C19_F0;;1;R14C19_X01;R14C19_F0_X01;1;R14C19_A6;R14C19_X01_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880239 ] ,
          "attributes": {
            "ROUTING": "R14C14_S24;R14C14_S242_S240;1;R15C14_E24;R15C14_S241_E240;1;R15C15_X03;R15C15_E241_X03;1;R15C15_D0;R15C15_X03_D0;1;R11C14_S10;R11C14_F6_S100;1;R11C14_F6;;1;R16C14_E25;R16C14_S252_E250;1;R14C14_S25;R14C14_S242_S250;1;R16C15_A0;R16C15_E251_A0;1;R16C15_A2;R16C15_E251_A2;1;R12C14_S24;R12C14_S101_S240;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880237 ] ,
          "attributes": {
            "ROUTING": "R13C14_S25;R13C14_S252_S250;1;R15C14_E25;R15C14_S252_E250;1;R15C15_X04;R15C15_E251_X04;1;R15C15_C0;R15C15_X04_C0;1;R11C14_S25;R11C14_E252_S250;1;R16C15_C2;R16C15_X02_C2;1;R7C12_F4;;1;R7C12_S24;R7C12_F4_S240;1;R9C12_S25;R9C12_S242_S250;1;R11C12_E25;R11C12_S252_E250;1;R13C14_S20;R13C14_S252_S200;1;R16C15_X02;R16C15_E211_X02;1;R15C14_S21;R15C14_S202_S210;1;R16C14_E21;R16C14_S211_E210;1;R16C15_B0;R16C15_E211_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880235 ] ,
          "attributes": {
            "ROUTING": "R15C15_X07;R15C15_S262_X07;1;R15C15_B0;R15C15_X07_B0;1;R16C15_X04;R16C15_S271_X04;1;R16C15_B2;R16C15_X04_B2;1;R13C15_S26;R13C15_E121_S260;1;R13C14_EW20;R13C14_F4_EW20;1;R15C15_S27;R15C15_S262_S270;1;R13C14_F4;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_I1_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880234 ] ,
          "attributes": {
            "ROUTING": "R13C14_S10;R13C14_F1_S100;1;R13C14_D4;R13C14_S100_D4;1;R15C15_S23;R15C15_S232_S230;1;R17C15_E23;R17C15_S232_E230;1;R17C16_B2;R17C16_E231_B2;1;R13C14_E13;R13C14_F1_E130;1;R15C15_X02;R15C15_S232_X02;1;R15C15_A0;R15C15_X02_A0;1;R13C14_F1;;1;R13C15_S23;R13C15_E131_S230;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "progressPixelData[3]": {
          "hide_name": 0,
          "bits": [ 3880229 ] ,
          "attributes": {
            "ROUTING": "R15C15_Q4;;1;R15C15_W24;R15C15_Q4_W240;1;R15C15_B2;R15C15_W240_B2;1",
            "hdlname": "row4 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:180.15-180.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882094 ] ,
          "attributes": {
            "ROUTING": "R16C19_F4;;1;R16C19_W13;R16C19_F4_W130;1;R16C19_B6;R16C19_W130_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_4_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880225 ] ,
          "attributes": {
            "ROUTING": "R15C15_A4;R15C15_E100_A4;1;R15C15_F0;;1;R15C15_E10;R15C15_F0_E100;1;R15C15_A5;R15C15_E100_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "progressPixelData[4]": {
          "hide_name": 0,
          "bits": [ 3880222 ] ,
          "attributes": {
            "ROUTING": "R15C15_Q5;;1;R15C15_EW10;R15C15_Q5_EW10;1;R15C14_B1;R15C14_W111_B1;1",
            "hdlname": "row4 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:180.15-180.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882093 ] ,
          "attributes": {
            "ROUTING": "R15C19_F0;;1;R15C19_S10;R15C19_F0_S100;1;R16C19_A6;R16C19_S101_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880218 ] ,
          "attributes": {
            "ROUTING": "R16C15_X05;R16C15_F2_X05;1;R16C15_A5;R16C15_X05_A5;1;R16C15_F2;;1;R16C15_X01;R16C15_F2_X01;1;R16C15_A1;R16C15_X01_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "progressPixelData[5]": {
          "hide_name": 0,
          "bits": [ 3880215 ] ,
          "attributes": {
            "ROUTING": "R16C15_Q5;;1;R16C15_N10;R16C15_Q5_N100;1;R15C15_B6;R15C15_N101_B6;1",
            "hdlname": "row4 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:180.15-180.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3882084 ] ,
          "attributes": {
            "ROUTING": "R15C20_F1;;1;R15C20_B3;R15C20_F1_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[7]": {
          "hide_name": 0,
          "bits": [ 3880201 ] ,
          "attributes": {
            "ROUTING": "R11C15_B1;R11C15_Q1_B1;1;R11C15_X06;R11C15_Q1_X06;1;R11C15_C7;R11C15_X06_C7;1;R11C13_X04;R11C13_W251_X04;1;R11C13_C3;R11C13_X04_C3;1;R15C15_B5;R15C15_E211_B5;1;R15C14_E21;R15C14_S212_E210;1;R15C15_B4;R15C15_E211_B4;1;R11C13_B2;R11C13_X04_B2;1;R11C14_W25;R11C14_W111_W250;1;R16C15_X03;R16C15_E241_X03;1;R16C15_B5;R16C15_X03_B5;1;R16C15_X07;R16C15_E241_X07;1;R16C15_B1;R16C15_X07_B1;1;R16C14_E24;R16C14_S241_E240;1;R16C16_X03;R16C16_E242_X03;1;R16C16_B5;R16C16_X03_B5;1;R17C14_E24;R17C14_S242_E240;1;R17C16_X03;R17C16_E242_X03;1;R17C16_B5;R17C16_X03_B5;1;R17C15_B2;R17C15_X03_B2;1;R13C14_S21;R13C14_S212_S210;1;R15C14_S24;R15C14_S212_S240;1;R9C14_N21;R9C14_N212_N210;1;R8C14_X08;R8C14_N211_X08;1;R8C14_B4;R8C14_X08_B4;1;R11C14_S21;R11C14_W111_S210;1;R11C15_N26;R11C15_E130_N260;1;R11C18_B7;R11C18_X08_B7;1;R9C14_C6;R9C14_X06_C6;1;R9C15_X07;R9C15_N262_X07;1;R9C15_B7;R9C15_X07_B7;1;R17C15_X03;R17C15_E241_X03;1;R8C18_A6;R8C18_N211_A6;1;R17C16_X07;R17C16_E242_X07;1;R17C16_B1;R17C16_X07_B1;1;R9C15_A6;R9C15_N212_A6;1;R11C16_B1;R11C16_E131_B1;1;R11C15_E13;R11C15_Q1_E130;1;R11C18_C5;R11C18_X08_C5;1;R11C18_X08;R11C18_E252_X08;1;R11C15_EW10;R11C15_Q1_EW10;1;R11C14_N21;R11C14_W111_N210;1;R9C14_X06;R9C14_N212_X06;1;R9C14_C4;R9C14_X06_C4;1;R11C16_E25;R11C16_E111_E250;1;R9C17_E21;R9C17_E212_E210;1;R9C18_N21;R9C18_E211_N210;1;R11C15_Q1;;1;R9C15_E21;R9C15_N212_E210;1;R11C15_N21;R11C15_Q1_N210;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:5.17-5.29"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880199 ] ,
          "attributes": {
            "ROUTING": "R17C16_X05;R17C16_F2_X05;1;R17C16_A5;R17C16_X05_A5;1;R17C16_F2;;1;R17C16_X01;R17C16_F2_X01;1;R17C16_A1;R17C16_X01_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "progressPixelData[6]": {
          "hide_name": 0,
          "bits": [ 3880196 ] ,
          "attributes": {
            "ROUTING": "R17C16_Q1;;1;R17C16_N13;R17C16_Q1_N130;1;R16C16_B2;R16C16_N131_B2;1",
            "hdlname": "row4 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:180.15-180.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3882081 ] ,
          "attributes": {
            "ROUTING": "R14C20_F6;;1;R14C20_S13;R14C20_F6_S130;1;R15C20_A1;R15C20_S131_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "progressPixelData[7]": {
          "hide_name": 0,
          "bits": [ 3880191 ] ,
          "attributes": {
            "ROUTING": "R16C16_Q5;;1;R16C16_X08;R16C16_Q5_X08;1;R16C16_B4;R16C16_X08_B4;1",
            "hdlname": "row4 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:180.15-180.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3882100 ] ,
          "attributes": {
            "ROUTING": "R14C19_F2;;1;R14C19_D0;R14C19_F2_D0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880185 ] ,
          "attributes": {
            "ROUTING": "R4C5_F2;;1;R4C5_E10;R4C5_F2_E100;1;R4C6_D6;R4C6_E101_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880183 ] ,
          "attributes": {
            "ROUTING": "R5C6_F7;;1;R5C6_E10;R5C6_F7_E100;1;R5C7_D7;R5C7_E101_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880177 ] ,
          "attributes": {
            "ROUTING": "R3C5_F7;;1;R3C5_EW10;R3C5_F7_EW10;1;R3C6_S25;R3C6_E111_S250;1;R4C6_B5;R4C6_S251_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880176 ] ,
          "attributes": {
            "ROUTING": "R4C6_F4;;1;R4C6_X07;R4C6_F4_X07;1;R4C6_A5;R4C6_X07_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880174 ] ,
          "attributes": {
            "ROUTING": "R4C6_F5;;1;R4C6_EW20;R4C6_F5_EW20;1;R4C7_S22;R4C7_E121_S220;1;R6C7_D3;R6C7_S222_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880173 ] ,
          "attributes": {
            "ROUTING": "R6C7_F7;;1;R6C7_X04;R6C7_F7_X04;1;R6C7_B3;R6C7_X04_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880172 ] ,
          "attributes": {
            "ROUTING": "R5C7_F3;;1;R5C7_S10;R5C7_F3_S100;1;R6C7_E20;R6C7_S101_E200;1;R6C7_A3;R6C7_E200_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880170 ] ,
          "attributes": {
            "ROUTING": "R5C7_F7;;1;R5C7_N13;R5C7_F7_N130;1;R4C7_B3;R4C7_N131_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880169 ] ,
          "attributes": {
            "ROUTING": "R4C6_F6;;1;R4C6_EW10;R4C6_F6_EW10;1;R4C7_A3;R4C7_E111_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut3[2]": {
          "hide_name": 0,
          "bits": [ 3880163 ] ,
          "attributes": {
            "ROUTING": "R4C11_Q1;;1;R4C11_S10;R4C11_Q1_S100;1;R5C11_E20;R5C11_S101_E200;1;R5C11_A2;R5C11_E200_A2;1",
            "hdlname": "row3 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:138.15-138.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882074 ] ,
          "attributes": {
            "ROUTING": "R13C20_F7;;1;R13C20_A0;R13C20_F7_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3882069 ] ,
          "attributes": {
            "ROUTING": "R14C17_E22;R14C17_F2_E220;1;R14C19_X05;R14C19_E222_X05;1;R14C19_C5;R14C19_X05_C5;1;R14C20_X05;R14C20_E222_X05;1;R14C20_A5;R14C20_X05_A5;1;R14C17_F2;;1;R14C17_EW20;R14C17_F2_EW20;1;R14C18_E22;R14C18_E121_E220;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3882068 ] ,
          "attributes": {
            "ROUTING": "R14C19_F5;;1;R14C19_S25;R14C19_F5_S250;1;R16C19_A1;R16C19_S252_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_1_I0_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882076 ] ,
          "attributes": {
            "ROUTING": "R13C20_F2;;1;R13C20_W13;R13C20_F2_W130;1;R13C20_B7;R13C20_W130_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3882066 ] ,
          "attributes": {
            "ROUTING": "R15C16_F1;;1;R15C16_S10;R15C16_F1_S100;1;R16C16_E24;R16C16_S101_E240;1;R16C18_E24;R16C18_E242_E240;1;R16C19_C1;R16C19_E241_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.h2.hexChar_DFFS_Q_SET[2]": {
          "hide_name": 0,
          "bits": [ 3880138 ] ,
          "attributes": {
            "ROUTING": "R6C10_W13;R6C10_F6_W130;1;R6C10_S27;R6C10_W130_S270;1;R7C10_LSR0;R7C10_S271_LSR0;1;R6C10_SN10;R6C10_F6_SN10;1;R5C10_A1;R5C10_N111_A1;1;R6C10_F6;;1;R6C10_S13;R6C10_F6_S130;1;R7C10_C4;R7C10_S131_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.h2.hexChar_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3880137 ] ,
          "attributes": {
            "ROUTING": "R7C10_A1;R7C10_N100_A1;1;R7C10_F4;;1;R7C10_N10;R7C10_F4_N100;1;R7C10_A0;R7C10_N100_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:78.51-78.64|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3882062 ] ,
          "attributes": {
            "ROUTING": "R16C20_F4;;1;R16C20_EW10;R16C20_F4_EW10;1;R16C19_B4;R16C19_W111_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3882060 ] ,
          "attributes": {
            "ROUTING": "R16C19_F2;;1;R16C19_X05;R16C19_F2_X05;1;R16C19_A4;R16C19_X05_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3882058 ] ,
          "attributes": {
            "ROUTING": "R16C19_F3;;1;R16C19_N10;R16C19_F3_N100;1;R16C19_C4;R16C19_N100_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3882064 ] ,
          "attributes": {
            "ROUTING": "R16C19_F5;;1;R16C19_W10;R16C19_F5_W100;1;R16C19_D1;R16C19_W100_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3882055 ] ,
          "attributes": {
            "ROUTING": "R16C18_S13;R16C18_F3_S130;1;R16C18_D6;R16C18_S130_D6;1;R16C18_E23;R16C18_F3_E230;1;R16C19_B5;R16C19_E231_B5;1;R16C18_F3;;1;R16C18_EW10;R16C18_F3_EW10;1;R16C19_A3;R16C19_E111_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.h1.hexChar_DFFS_Q_SET[0]": {
          "hide_name": 0,
          "bits": [ 3880116 ] ,
          "attributes": {
            "ROUTING": "R6C10_LSR0;R6C10_X05_LSR0;1;R6C10_F2;;1;R6C10_X05;R6C10_F2_X05;1;R6C10_A3;R6C10_X05_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.h1.hexChar_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3880115 ] ,
          "attributes": {
            "ROUTING": "R6C10_A1;R6C10_F7_A1;1;R6C10_F7;;1;R6C10_A0;R6C10_F7_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:78.51-78.64|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.lowerHexChar[3]": {
          "hide_name": 0,
          "bits": [ 3880110 ] ,
          "attributes": {
            "ROUTING": "R4C10_Q4;;1;R4C10_X03;R4C10_Q4_X03;1;R4C10_D0;R4C10_X03_D0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.16-141.28",
            "hdlname": "row3 lowerHexChar"
          }
        },
        "row3.higherHexChar[3]": {
          "hide_name": 0,
          "bits": [ 3880108 ] ,
          "attributes": {
            "ROUTING": "R5C10_Q2;;1;R5C10_SN10;R5C10_Q2_SN10;1;R4C10_A0;R4C10_N111_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.30-141.43",
            "hdlname": "row3 higherHexChar"
          }
        },
        "row3.dec.units_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880102 ] ,
          "attributes": {
            "ROUTING": "R4C10_F0;;1;R4C10_SN20;R4C10_F0_SN20;1;R3C10_E26;R3C10_N121_E260;1;R3C11_C4;R3C11_E261_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.units_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880101 ] ,
          "attributes": {
            "ROUTING": "R3C11_B4;R3C11_X08_B4;1;R3C11_F7;;1;R3C11_X08;R3C11_F7_X08;1;R3C11_D3;R3C11_X08_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882050 ] ,
          "attributes": {
            "ROUTING": "R16C18_F6;;1;R16C18_N13;R16C18_F6_N130;1;R16C18_A2;R16C18_N130_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.higherHexChar[4]": {
          "hide_name": 0,
          "bits": [ 3880096 ] ,
          "attributes": {
            "ROUTING": "R7C10_Q1;;1;R7C10_W13;R7C10_Q1_W130;1;R7C10_B7;R7C10_W130_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.30-141.43",
            "hdlname": "row3 higherHexChar"
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 3880092 ] ,
          "attributes": {
            "ROUTING": "R6C10_F5;;1;R6C10_SN20;R6C10_F5_SN20;1;R7C10_W26;R7C10_S121_W260;1;R7C10_D6;R7C10_W260_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880091 ] ,
          "attributes": {
            "ROUTING": "R7C10_F7;;1;R7C10_X08;R7C10_F7_X08;1;R7C10_C6;R7C10_X08_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.lowerHexChar[4]": {
          "hide_name": 0,
          "bits": [ 3880089 ] ,
          "attributes": {
            "ROUTING": "R6C10_Q1;;1;R6C10_S10;R6C10_Q1_S100;1;R7C10_A6;R7C10_S101_A6;1",
            "hdlname": "row3 lowerHexChar",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.16-141.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3882047 ] ,
          "attributes": {
            "ROUTING": "R16C18_F2;;1;R16C18_S10;R16C18_F2_S100;1;R17C18_C2;R17C18_S101_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880082 ] ,
          "attributes": {
            "ROUTING": "R3C11_F3;;1;R3C11_S13;R3C11_F3_S130;1;R4C11_C5;R4C11_S131_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882046 ] ,
          "attributes": {
            "ROUTING": "R16C18_F5;;1;R16C18_SN10;R16C18_F5_SN10;1;R17C18_B2;R17C18_S111_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.higherHexChar[6]": {
          "hide_name": 0,
          "bits": [ 3880078 ] ,
          "attributes": {
            "ROUTING": "R7C10_Q0;;1;R7C10_S10;R7C10_Q0_S100;1;R7C10_D5;R7C10_S100_D5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.30-141.43",
            "hdlname": "row3 higherHexChar"
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880076 ] ,
          "attributes": {
            "ROUTING": "R7C10_F5;;1;R7C10_X04;R7C10_F5_X04;1;R7C10_C3;R7C10_X04_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.lowerHexChar[6]": {
          "hide_name": 0,
          "bits": [ 3880075 ] ,
          "attributes": {
            "ROUTING": "R6C10_Q0;;1;R6C10_S20;R6C10_Q0_S200;1;R7C10_X01;R7C10_S201_X01;1;R7C10_B3;R7C10_X01_B3;1",
            "hdlname": "row3 lowerHexChar",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.16-141.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882044 ] ,
          "attributes": {
            "ROUTING": "R17C18_F2;;1;R17C18_E13;R17C18_F2_E130;1;R17C19_B5;R17C19_E131_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880069 ] ,
          "attributes": {
            "ROUTING": "R7C9_F0;;1;R7C9_E13;R7C9_F0_E130;1;R7C10_B2;R7C10_E131_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.units_LUT4_I0_1_F[4]": {
          "hide_name": 0,
          "bits": [ 3880068 ] ,
          "attributes": {
            "ROUTING": "R7C10_X07;R7C10_F6_X07;1;R7C10_A2;R7C10_X07_A2;1;R7C10_F6;;1;R7C10_S13;R7C10_F6_S130;1;R8C10_A3;R8C10_S131_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882043 ] ,
          "attributes": {
            "ROUTING": "R16C19_F1;;1;R16C19_S10;R16C19_F1_S100;1;R17C19_A5;R17C19_S101_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1[3]": {
          "hide_name": 0,
          "bits": [ 3882041 ] ,
          "attributes": {
            "ROUTING": "R17C19_F5;;1;R17C19_X08;R17C19_F5_X08;1;R17C19_D2;R17C19_X08_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.units_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880062 ] ,
          "attributes": {
            "ROUTING": "R3C11_F0;;1;R3C11_D4;R3C11_F0_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.lowerHexChar[0]": {
          "hide_name": 0,
          "bits": [ 3880060 ] ,
          "attributes": {
            "ROUTING": "R6C10_Q3;;1;R6C10_N13;R6C10_Q3_N130;1;R5C10_D4;R5C10_N131_D4;1",
            "hdlname": "row3 lowerHexChar",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.16-141.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.higherHexChar[0]": {
          "hide_name": 0,
          "bits": [ 3880057 ] ,
          "attributes": {
            "ROUTING": "R5C10_Q1;;1;R5C10_X06;R5C10_Q1_X06;1;R5C10_A4;R5C10_X06_A4;1",
            "hdlname": "row3 higherHexChar",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.30-141.43",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.units_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880053 ] ,
          "attributes": {
            "ROUTING": "R5C11_F7;;1;R5C11_W10;R5C11_F7_W100;1;R5C11_D1;R5C11_W100_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.units_LUT3_I1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880051 ] ,
          "attributes": {
            "ROUTING": "R5C10_F4;;1;R5C10_EW20;R5C10_F4_EW20;1;R5C11_C5;R5C11_E121_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3880050 ] ,
          "attributes": {
            "ROUTING": "R13C14_X01;R13C14_E202_X01;1;R13C14_B2;R13C14_X01_B2;1;R11C14_B4;R11C14_X01_B4;1;R11C12_E20;R11C12_F0_E200;1;R11C14_X01;R11C14_E202_X01;1;R11C12_S20;R11C12_F0_S200;1;R13C12_E20;R13C12_S202_E200;1;R13C14_D0;R13C14_E202_D0;1;R5C12_N21;R5C12_N202_N210;1;R4C12_W21;R4C12_N211_W210;1;R4C11_B1;R4C11_W211_B1;1;R5C12_W20;R5C12_N202_W200;1;R5C11_X05;R5C11_W201_X05;1;R5C11_A5;R5C11_X05_A5;1;R3C11_B0;R3C11_X05_B0;1;R11C12_F0;;1;R11C12_N20;R11C12_F0_N200;1;R9C12_N20;R9C12_N202_N200;1;R7C12_N20;R7C12_N202_N200;1;R5C12_N20;R5C12_N202_N200;1;R3C12_W20;R3C12_N202_W200;1;R3C11_X05;R3C11_W201_X05;1;R3C11_A3;R3C11_X05_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.units_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880046 ] ,
          "attributes": {
            "ROUTING": "R5C11_F5;;1;R5C11_X04;R5C11_F5_X04;1;R5C11_B1;R5C11_X04_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.decChar3[0]": {
          "hide_name": 0,
          "bits": [ 3880044 ] ,
          "attributes": {
            "ROUTING": "R3C12_Q5;;1;R3C12_W25;R3C12_Q5_W250;1;R3C11_S25;R3C11_W251_S250;1;R5C11_B5;R5C11_S252_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.36-149.44",
            "hdlname": "row3 decChar3"
          }
        },
        "row3.decChar3[1]": {
          "hide_name": 0,
          "bits": [ 3880039 ] ,
          "attributes": {
            "ROUTING": "R3C12_Q3;;1;R3C12_EW10;R3C12_Q3_EW10;1;R3C11_B3;R3C11_W111_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.36-149.44",
            "hdlname": "row3 decChar3"
          }
        },
        "row3.decChar3[2]": {
          "hide_name": 0,
          "bits": [ 3880037 ] ,
          "attributes": {
            "ROUTING": "R3C13_Q1;;1;R3C13_S10;R3C13_Q1_S100;1;R4C13_W24;R4C13_S101_W240;1;R4C11_X03;R4C11_W242_X03;1;R4C11_A1;R4C11_X03_A1;1",
            "hdlname": "row3 decChar3",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.36-149.44",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.decChar3[3]": {
          "hide_name": 0,
          "bits": [ 3880033 ] ,
          "attributes": {
            "ROUTING": "R3C12_Q0;;1;R3C12_W13;R3C12_Q0_W130;1;R3C11_A0;R3C11_W131_A0;1",
            "hdlname": "row3 decChar3",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.36-149.44",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880029 ] ,
          "attributes": {
            "ROUTING": "R5C11_C1;R5C11_S261_C1;1;R4C12_F7;;1;R4C12_EW20;R4C12_F7_EW20;1;R4C11_S26;R4C11_W121_S260;1;R5C11_D7;R5C11_S261_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.lowerHexChar[1]": {
          "hide_name": 0,
          "bits": [ 3880025 ] ,
          "attributes": {
            "ROUTING": "R4C10_Q2;;1;R4C10_S13;R4C10_Q2_S130;1;R4C10_D7;R4C10_S130_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.16-141.28",
            "hdlname": "row3 lowerHexChar"
          }
        },
        "row3.higherHexChar[1]": {
          "hide_name": 0,
          "bits": [ 3880023 ] ,
          "attributes": {
            "ROUTING": "R5C10_Q5;;1;R5C10_S10;R5C10_Q5_S100;1;R5C10_N21;R5C10_S100_N210;1;R4C10_A7;R4C10_N211_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.30-141.43",
            "hdlname": "row3 higherHexChar"
          }
        },
        "row3.dec.tens_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880022 ] ,
          "attributes": {
            "ROUTING": "R4C10_F7;;1;R4C10_E10;R4C10_F7_E100;1;R4C11_D5;R4C11_E101_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.lowerHexChar[2]": {
          "hide_name": 0,
          "bits": [ 3880019 ] ,
          "attributes": {
            "ROUTING": "R4C10_Q5;;1;R4C10_X04;R4C10_Q5_X04;1;R4C10_D6;R4C10_X04_D6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.16-141.28",
            "hdlname": "row3 lowerHexChar"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880018 ] ,
          "attributes": {
            "ROUTING": "R5C10_W10;R5C10_F6_W100;1;R5C10_B4;R5C10_W100_B4;1;R4C10_B7;R4C10_N101_B7;1;R4C10_B6;R4C10_N101_B6;1;R4C10_B0;R4C10_N131_B0;1;R5C10_N10;R5C10_F6_N100;1;R5C10_N13;R5C10_F6_N130;1;R7C10_X05;R7C10_S262_X05;1;R7C10_C5;R7C10_X05_C5;1;R5C10_F6;;1;R5C10_S26;R5C10_F6_S260;1;R7C10_X03;R7C10_S262_X03;1;R7C10_A7;R7C10_X03_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.higherHexChar[2]": {
          "hide_name": 0,
          "bits": [ 3880016 ] ,
          "attributes": {
            "ROUTING": "R5C10_Q3;;1;R5C10_N23;R5C10_Q3_N230;1;R4C10_A6;R4C10_N231_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.30-141.43",
            "hdlname": "row3 higherHexChar"
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880014 ] ,
          "attributes": {
            "ROUTING": "R5C11_A0;R5C11_N100_A0;1;R5C11_N10;R5C11_F4_N100;1;R4C11_D0;R4C11_N101_D0;1;R5C11_W13;R5C11_F4_W130;1;R5C10_A6;R5C10_W131_A6;1;R5C11_F4;;1;R5C11_N24;R5C11_F4_N240;1;R3C11_X07;R3C11_N242_X07;1;R3C11_B7;R3C11_X07_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT4_I0_1_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880012 ] ,
          "attributes": {
            "ROUTING": "R4C11_F0;;1;R4C11_D2;R4C11_F0_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT4_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880011 ] ,
          "attributes": {
            "ROUTING": "R4C11_F2;;1;R4C11_D1;R4C11_F2_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT4_I0_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880009 ] ,
          "attributes": {
            "ROUTING": "R4C10_F6;;1;R4C10_E13;R4C10_F6_E130;1;R4C11_N27;R4C11_E131_N270;1;R4C11_D7;R4C11_N270_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880008 ] ,
          "attributes": {
            "ROUTING": "R4C11_F7;;1;R4C11_E10;R4C11_F7_E100;1;R4C11_C1;R4C11_E100_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880006 ] ,
          "attributes": {
            "ROUTING": "R4C11_F4;;1;R4C11_X07;R4C11_F4_X07;1;R4C11_A5;R4C11_X07_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879997 ] ,
          "attributes": {
            "ROUTING": "R7C11_F4;;1;R7C11_S24;R7C11_F4_S240;1;R7C11_B0;R7C11_S240_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879996 ] ,
          "attributes": {
            "ROUTING": "R7C11_F6;;1;R7C11_N10;R7C11_F6_N100;1;R7C11_A0;R7C11_N100_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879994 ] ,
          "attributes": {
            "ROUTING": "R7C11_F7;;1;R7C11_E13;R7C11_F7_E130;1;R7C11_C3;R7C11_E130_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879993 ] ,
          "attributes": {
            "ROUTING": "R7C11_A3;R7C11_N130_A3;1;R7C11_F2;;1;R7C11_N13;R7C11_F2_N130;1;R7C11_C7;R7C11_N130_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879990 ] ,
          "attributes": {
            "ROUTING": "R7C11_F0;;1;R7C11_S10;R7C11_F0_S100;1;R7C11_B1;R7C11_S100_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879989 ] ,
          "attributes": {
            "ROUTING": "R7C11_F3;;1;R7C11_X02;R7C11_F3_X02;1;R7C11_A1;R7C11_X02_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879986 ] ,
          "attributes": {
            "ROUTING": "R9C11_W10;R9C11_F7_W100;1;R9C11_B5;R9C11_W100_B5;1;R6C11_X01;R6C11_N221_X01;1;R6C11_A0;R6C11_X01_A0;1;R9C11_F7;;1;R9C11_N27;R9C11_F7_N270;1;R7C11_N22;R7C11_N272_N220;1;R5C11_N23;R5C11_N222_N230;1;R4C11_B2;R4C11_N231_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879975 ] ,
          "attributes": {
            "ROUTING": "R16C7_F5;;1;R16C7_E10;R16C7_F5_E100;1;R16C8_N20;R16C8_E101_N200;1;R14C8_X05;R14C8_N202_X05;1;R14C8_B6;R14C8_X05_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879974 ] ,
          "attributes": {
            "ROUTING": "R14C8_F0;;1;R14C8_W20;R14C8_F0_W200;1;R14C8_A6;R14C8_W200_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879970 ] ,
          "attributes": {
            "ROUTING": "R14C8_F6;;1;R14C8_SN20;R14C8_F6_SN20;1;R13C8_N22;R13C8_N121_N220;1;R11C8_D2;R11C8_N222_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879969 ] ,
          "attributes": {
            "ROUTING": "R7C8_F4;;1;R7C8_SN20;R7C8_F4_SN20;1;R8C8_S22;R8C8_S121_S220;1;R10C8_S23;R10C8_S222_S230;1;R11C8_B2;R11C8_S231_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879968 ] ,
          "attributes": {
            "ROUTING": "R11C6_F4;;1;R11C6_E24;R11C6_F4_E240;1;R11C8_X07;R11C8_E242_X07;1;R11C8_A2;R11C8_X07_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879964 ] ,
          "attributes": {
            "ROUTING": "R16C8_F7;;1;R16C8_E13;R16C8_F7_E130;1;R16C9_N27;R16C9_E131_N270;1;R14C9_B7;R14C9_N272_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879963 ] ,
          "attributes": {
            "ROUTING": "R14C9_F2;;1;R14C9_X01;R14C9_F2_X01;1;R14C9_A7;R14C9_X01_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879960 ] ,
          "attributes": {
            "ROUTING": "R11C7_F1;;1;R11C7_EW10;R11C7_F1_EW10;1;R11C8_N25;R11C8_E111_N250;1;R11C8_B6;R11C8_N250_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879959 ] ,
          "attributes": {
            "ROUTING": "R7C8_F7;;1;R7C8_S27;R7C8_F7_S270;1;R9C8_S22;R9C8_S272_S220;1;R11C8_X03;R11C8_S222_X03;1;R11C8_A6;R11C8_X03_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879955 ] ,
          "attributes": {
            "ROUTING": "R4C10_C7;R4C10_E220_C7;1;R4C10_C6;R4C10_E220_C6;1;R5C10_C4;R5C10_S220_C4;1;R4C10_E22;R4C10_N121_E220;1;R5C10_E10;R5C10_F7_E100;1;R5C10_S22;R5C10_E100_S220;1;R5C10_SN20;R5C10_F7_SN20;1;R4C10_C0;R4C10_N121_C0;1;R7C10_A3;R7C10_S272_A3;1;R5C10_F7;;1;R5C10_S27;R5C10_F7_S270;1;R7C10_B6;R7C10_S272_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879950 ] ,
          "attributes": {
            "ROUTING": "R11C12_B3;R11C12_S231_B3;1;R11C12_W23;R11C12_S231_W230;1;R11C10_X02;R11C10_W232_X02;1;R11C10_A1;R11C10_X02_A1;1;R9C12_N13;R9C12_F5_N130;1;R8C12_W27;R8C12_N131_W270;1;R8C10_N27;R8C10_W272_N270;1;R7C10_B5;R7C10_N271_B5;1;R9C12_F5;;1;R9C12_S13;R9C12_F5_S130;1;R10C12_S23;R10C12_S131_S230;1;R11C12_B0;R11C12_S231_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3879948 ] ,
          "attributes": {
            "ROUTING": "R3C11_F2;;1;R3C11_D0;R3C11_F2_D0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879946 ] ,
          "attributes": {
            "ROUTING": "R4C11_X06;R4C11_F3_X06;1;R4C11_C7;R4C11_X06_C7;1;R4C11_B6;R4C11_F3_B6;1;R4C11_SN10;R4C11_F3_SN10;1;R5C11_B3;R5C11_S111_B3;1;R4C11_F3;;1;R4C11_S13;R4C11_F3_S130;1;R5C11_W27;R5C11_S131_W270;1;R5C10_A7;R5C10_W271_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3879944 ] ,
          "attributes": {
            "ROUTING": "R4C11_F6;;1;R4C11_SN20;R4C11_F6_SN20;1;R3C11_C0;R3C11_N121_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.decChar2[0]": {
          "hide_name": 0,
          "bits": [ 3879941 ] ,
          "attributes": {
            "ROUTING": "R4C12_Q2;;1;R4C12_X05;R4C12_Q2_X05;1;R4C12_B7;R4C12_X05_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.26-149.34",
            "hdlname": "row3 decChar2"
          }
        },
        "row3.decChar2[1]": {
          "hide_name": 0,
          "bits": [ 3879938 ] ,
          "attributes": {
            "ROUTING": "R4C12_Q0;;1;R4C12_W20;R4C12_Q0_W200;1;R4C11_S20;R4C11_W201_S200;1;R4C11_A4;R4C11_S200_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.26-149.34",
            "hdlname": "row3 decChar2"
          }
        },
        "row3.decChar2[2]": {
          "hide_name": 0,
          "bits": [ 3879936 ] ,
          "attributes": {
            "ROUTING": "R4C12_Q1;;1;R4C12_W13;R4C12_Q1_W130;1;R4C11_A7;R4C11_W131_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.26-149.34",
            "hdlname": "row3 decChar2"
          }
        },
        "row3.decChar2[3]": {
          "hide_name": 0,
          "bits": [ 3879931 ] ,
          "attributes": {
            "ROUTING": "R4C12_Q5;;1;R4C12_W10;R4C12_Q5_W100;1;R4C11_C6;R4C11_W101_C6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.26-149.34",
            "hdlname": "row3 decChar2"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3882022 ] ,
          "attributes": {
            "ROUTING": "R6C15_F6;;1;R6C15_W13;R6C15_F6_W130;1;R6C15_D3;R6C15_W130_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879922 ] ,
          "attributes": {
            "ROUTING": "R2C16_LSR0;R2C16_X05_LSR0;1;R3C16_N24;R3C16_F4_N240;1;R2C16_X05;R2C16_N241_X05;1;R2C16_LSR1;R2C16_X05_LSR1;1;R3C16_F4;;1;R3C16_X07;R3C16_F4_X07;1;R3C16_LSR1;R3C16_X07_LSR1;1"
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 3879915 ] ,
          "attributes": {
            "ROUTING": "R2C16_CE1;R2C16_X06_CE1;1;R3C16_N25;R3C16_F5_N250;1;R2C16_X06;R2C16_N251_X06;1;R2C16_CE0;R2C16_X06_CE0;1;R3C16_F5;;1;R3C16_X08;R3C16_F5_X08;1;R3C16_CE1;R3C16_X08_CE1;1"
          }
        },
        "row3.dec.stepCounter[2]": {
          "hide_name": 0,
          "bits": [ 3879912 ] ,
          "attributes": {
            "ROUTING": "R2C16_N13;R2C16_Q0_N130;1;R2C16_C6;R2C16_N130_C6;1;R2C16_Q0;;1;R2C16_E10;R2C16_Q0_E100;1;R2C16_C0;R2C16_E100_C0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:118.36-118.51|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "row3 dec stepCounter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3882021 ] ,
          "attributes": {
            "ROUTING": "R6C15_F2;;1;R6C15_W22;R6C15_F2_W220;1;R6C15_C3;R6C15_W220_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.stepCounter[1]": {
          "hide_name": 0,
          "bits": [ 3879908 ] ,
          "attributes": {
            "ROUTING": "R2C16_B1;R2C16_Q1_B1;1;R2C16_S10;R2C16_Q1_S100;1;R2C16_B0;R2C16_S100_B0;1;R2C16_Q1;;1;R2C16_W13;R2C16_Q1_W130;1;R2C16_B6;R2C16_W130_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:118.36-118.51|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "row3 dec stepCounter"
          }
        },
        "row3.dec.stepCounter[0]": {
          "hide_name": 0,
          "bits": [ 3879906 ] ,
          "attributes": {
            "ROUTING": "R2C16_N10;R2C16_Q2_N100;1;R2C16_E20;R2C16_N100_E200;1;R2C16_A2;R2C16_E200_A2;1;R2C16_A1;R2C16_X01_A1;1;R2C16_A0;R2C16_X01_A0;1;R2C16_Q2;;1;R2C16_X01;R2C16_Q2_X01;1;R2C16_A6;R2C16_X01_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:91.15-91.26|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "hdlname": "row3 dec stepCounter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882019 ] ,
          "attributes": {
            "ROUTING": "R6C17_F4;;1;R6C17_EW10;R6C17_F4_EW10;1;R6C16_B4;R6C16_W111_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882018 ] ,
          "attributes": {
            "ROUTING": "R6C15_F3;;1;R6C15_E23;R6C15_F3_E230;1;R6C16_X06;R6C16_E231_X06;1;R6C16_A4;R6C16_X06_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879901 ] ,
          "attributes": {
            "ROUTING": "R3C16_C5;R3C16_S131_C5;1;R2C16_S13;R2C16_F6_S130;1;R3C16_A3;R3C16_S131_A3;1;R2C16_F6;;1;R2C16_SN10;R2C16_F6_SN10;1;R3C16_B0;R3C16_S111_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879899 ] ,
          "attributes": {
            "ROUTING": "R3C16_X06;R3C16_Q3_X06;1;R3C16_A5;R3C16_X06_A5;1;R3C16_X02;R3C16_Q3_X02;1;R3C16_A0;R3C16_X02_A0;1;R3C16_Q3;;1;R3C16_B3;R3C16_Q3_B3;1",
            "hdlname": "row3 dec stepCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:118.36-118.51|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3882010 ] ,
          "attributes": {
            "ROUTING": "R8C16_F6;;1;R8C16_C3;R8C16_F6_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3882014 ] ,
          "attributes": {
            "ROUTING": "R8C17_F4;;1;R8C17_C7;R8C17_F4_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3882335 ] ,
          "attributes": {
            "ROUTING": "R3C16_CE0;R3C16_VCC_CE0;1;VCC;;1;R1C1_N22;R1C1_VCC_N220;1;R1C1_C4;R1C1_S221_C4;1"
          }
        },
        "row3.decChar1[0]": {
          "hide_name": 0,
          "bits": [ 3879802 ] ,
          "attributes": {
            "ROUTING": "R4C12_Q4;;1;R4C12_E13;R4C12_Q4_E130;1;R4C12_A7;R4C12_E130_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.16-149.24",
            "hdlname": "row3 decChar1"
          }
        },
        "row3.decChar1[1]": {
          "hide_name": 0,
          "bits": [ 3879799 ] ,
          "attributes": {
            "ROUTING": "R3C12_Q1;;1;R3C12_W10;R3C12_Q1_W100;1;R3C11_C3;R3C11_W101_C3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.16-149.24",
            "hdlname": "row3 decChar1"
          }
        },
        "row3.decChar1[2]": {
          "hide_name": 0,
          "bits": [ 3879796 ] ,
          "attributes": {
            "ROUTING": "R4C12_Q3;;1;R4C12_EW10;R4C12_Q3_EW10;1;R4C11_B0;R4C11_W111_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.16-149.24",
            "hdlname": "row3 decChar1"
          }
        },
        "row3.decChar1[3]": {
          "hide_name": 0,
          "bits": [ 3879794 ] ,
          "attributes": {
            "ROUTING": "R3C13_Q0;;1;R3C13_W20;R3C13_Q0_W200;1;R3C11_W21;R3C11_W202_W210;1;R3C11_A4;R3C11_W210_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.16-149.24",
            "hdlname": "row3 decChar1"
          }
        },
        "row3.dec.tens_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879790 ] ,
          "attributes": {
            "ROUTING": "R3C13_X06;R3C13_W232_X06;1;R3C13_CE0;R3C13_X06_CE0;1;R3C12_CE0;R3C12_X06_CE0;1;R3C15_S23;R3C15_F3_S230;1;R4C15_A6;R4C15_S231_A6;1;R4C12_CE0;R4C12_X06_CE0;1;R4C12_CE1;R4C12_X06_CE1;1;R3C12_CE1;R3C12_X06_CE1;1;R3C13_W23;R3C13_W232_W230;1;R3C12_X06;R3C12_W231_X06;1;R3C12_CE2;R3C12_X06_CE2;1;R3C15_F3;;1;R3C15_W23;R3C15_F3_W230;1;R3C13_S23;R3C13_W232_S230;1;R4C13_W23;R4C13_S231_W230;1;R4C12_X06;R4C12_W231_X06;1;R4C12_CE2;R4C12_X06_CE2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.digits_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879777 ] ,
          "attributes": {
            "ROUTING": "R3C14_CE1;R3C14_N211_CE1;1;R3C14_N22;R3C14_W221_N220;1;R2C14_X07;R2C14_N221_X07;1;R2C14_CE1;R2C14_X07_CE1;1;R4C14_N21;R4C14_W211_N210;1;R3C14_CE2;R3C14_N211_CE2;1;R4C15_SN20;R4C15_F6_SN20;1;R3C15_W22;R3C15_N121_W220;1;R3C13_X05;R3C13_W222_X05;1;R3C13_CE2;R3C13_X05_CE2;1;R2C13_CE2;R2C13_X07_CE2;1;R4C15_CE1;R4C15_X07_CE1;1;R4C13_CE2;R4C13_W212_CE2;1;R4C15_S10;R4C15_F6_S100;1;R4C15_W21;R4C15_S100_W210;1;R4C14_CE2;R4C14_W211_CE2;1;R4C15_N26;R4C15_F6_N260;1;R2C15_W26;R2C15_N262_W260;1;R2C13_X07;R2C13_W262_X07;1;R2C13_CE1;R2C13_X07_CE1;1;R4C15_F6;;1;R4C15_X07;R4C15_F6_X07;1;R4C15_CE0;R4C15_X07_CE0;1"
          }
        },
        "row3.dec.digits[11]": {
          "hide_name": 0,
          "bits": [ 3879772 ] ,
          "attributes": {
            "ROUTING": "R2C13_E10;R2C13_Q4_E100;1;R2C13_C1;R2C13_E100_C1;1;R3C13_E21;R3C13_S111_E210;1;R3C13_A0;R3C13_E210_A0;1;R2C13_Q4;;1;R2C13_SN10;R2C13_Q4_SN10;1;R3C13_D7;R3C13_S111_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:89.16-89.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "hdlname": "row3 dec digits"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879770 ] ,
          "attributes": {
            "ROUTING": "R2C13_F1;;1;R2C13_X02;R2C13_F1_X02;1;R2C13_D4;R2C13_X02_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3882008 ] ,
          "attributes": {
            "ROUTING": "R8C16_F3;;1;R8C16_SN10;R8C16_F3_SN10;1;R7C16_W21;R7C16_N111_W210;1;R7C15_B6;R7C15_W211_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879767 ] ,
          "attributes": {
            "ROUTING": "R3C14_E13;R3C14_Q4_E130;1;R3C14_C3;R3C14_E130_C3;1;R3C14_X07;R3C14_Q4_X07;1;R3C14_D7;R3C14_X07_D7;1;R3C14_S24;R3C14_Q4_S240;1;R3C14_B1;R3C14_S240_B1;1;R3C14_W24;R3C14_Q4_W240;1;R3C12_X07;R3C12_W242_X07;1;R3C12_A5;R3C12_X07_A5;1;R3C14_Q4;;1;R3C14_X03;R3C14_Q4_X03;1;R3C14_A0;R3C14_X03_A0;1",
            "hdlname": "row3 dec digits",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:89.16-89.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879765 ] ,
          "attributes": {
            "ROUTING": "R3C14_F1;;1;R3C14_X02;R3C14_F1_X02;1;R3C14_A3;R3C14_X02_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3882005 ] ,
          "attributes": {
            "ROUTING": "R9C16_X06;R9C16_F1_X06;1;R9C16_C4;R9C16_X06_C4;1;R9C16_F1;;1;R9C16_N13;R9C16_F1_N130;1;R8C16_B3;R8C16_N131_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_I2_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879760 ] ,
          "attributes": {
            "ROUTING": "R2C13_X01;R2C13_Q2_X01;1;R2C13_B4;R2C13_X01_B4;1;R2C13_S10;R2C13_Q2_S100;1;R2C13_B1;R2C13_S100_B1;1;R2C13_W13;R2C13_Q2_W130;1;R2C13_B6;R2C13_W130_B6;1;R3C13_W27;R3C13_S131_W270;1;R3C12_S27;R3C12_W271_S270;1;R4C12_A3;R4C12_S271_A3;1;R2C13_Q2;;1;R2C13_S13;R2C13_Q2_S130;1;R3C13_C7;R3C13_S131_C7;1",
            "hdlname": "row3 dec digits",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:89.16-89.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879758 ] ,
          "attributes": {
            "ROUTING": "R2C13_A1;R2C13_F7_A1;1;R2C13_F7;;1;R2C13_A6;R2C13_F7_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_8_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879755 ] ,
          "attributes": {
            "ROUTING": "R2C14_F4;;1;R2C14_S13;R2C14_F4_S130;1;R3C14_C5;R3C14_S131_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_8_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879754 ] ,
          "attributes": {
            "ROUTING": "R3C14_A7;R3C14_X06_A7;1;R3C14_X06;R3C14_Q3_X06;1;R3C14_D1;R3C14_X06_D1;1;R3C14_W10;R3C14_Q3_W100;1;R3C14_B5;R3C14_W100_B5;1;R3C14_W23;R3C14_Q3_W230;1;R3C12_X02;R3C12_W232_X02;1;R3C12_A3;R3C12_X02_A3;1;R3C14_Q3;;1;R3C14_S10;R3C14_Q3_S100;1;R3C14_B0;R3C14_S100_B0;1",
            "hdlname": "row3 dec digits",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:89.16-89.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3882001 ] ,
          "attributes": {
            "ROUTING": "R9C19_F6;;1;R9C19_W26;R9C19_F6_W260;1;R9C17_W26;R9C17_W262_W260;1;R9C16_C6;R9C16_W261_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_7_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879749 ] ,
          "attributes": {
            "ROUTING": "R2C14_F0;;1;R2C14_E13;R2C14_F0_E130;1;R2C14_C2;R2C14_E130_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882000 ] ,
          "attributes": {
            "ROUTING": "R9C16_F4;;1;R9C16_X03;R9C16_F4_X03;1;R9C16_A6;R9C16_X03_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_7_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879744 ] ,
          "attributes": {
            "ROUTING": "R3C14_C7;R3C14_N130_C7;1;R3C14_A1;R3C14_N100_A1;1;R3C14_N13;R3C14_Q5_N130;1;R2C14_B2;R2C14_N131_B2;1;R3C14_W13;R3C14_Q5_W130;1;R3C13_A1;R3C13_W131_A1;1;R2C14_W25;R2C14_N111_W250;1;R2C14_B0;R2C14_W250_B0;1;R3C14_SN10;R3C14_Q5_SN10;1;R2C14_C4;R2C14_N111_C4;1;R3C14_Q5;;1;R3C14_B6;R3C14_W130_B6;1;R3C14_N10;R3C14_Q5_N100;1",
            "hdlname": "row3 dec digits",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.state_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3879742 ] ,
          "attributes": {
            "ROUTING": "R2C14_B4;R2C14_X01_B4;1;R2C14_A0;R2C14_X01_A0;1;R3C14_N20;R3C14_F0_N200;1;R2C14_X01;R2C14_N201_X01;1;R3C14_F0;;1;R3C14_X01;R3C14_F0_X01;1;R3C14_A6;R3C14_X01_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879739 ] ,
          "attributes": {
            "ROUTING": "R4C15_F5;;1;R4C15_E10;R4C15_F5_E100;1;R4C15_C0;R4C15_E100_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879737 ] ,
          "attributes": {
            "ROUTING": "R2C14_C0;R2C14_E100_C0;1;R2C14_E10;R2C14_Q2_E100;1;R2C14_A4;R2C14_E100_A4;1;R2C14_S10;R2C14_Q2_S100;1;R3C14_C1;R3C14_S101_C1;1;R2C14_SN20;R2C14_Q2_SN20;1;R3C14_B7;R3C14_S121_B7;1;R4C14_E22;R4C14_S222_E220;1;R4C15_X05;R4C15_E221_X05;1;R4C15_B0;R4C15_X05_B0;1;R3C14_W22;R3C14_S221_W220;1;R3C12_X01;R3C12_W222_X01;1;R3C12_A0;R3C12_X01_A0;1;R2C14_Q2;;1;R2C14_S22;R2C14_Q2_S220;1;R3C14_C6;R3C14_S221_C6;1",
            "hdlname": "row3 dec digits",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881998 ] ,
          "attributes": {
            "ROUTING": "R7C16_F6;;1;R7C16_N13;R7C16_F6_N130;1;R6C16_B3;R6C16_N131_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_I2_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879733 ] ,
          "attributes": {
            "ROUTING": "R4C14_E27;R4C14_S131_E270;1;R4C15_A5;R4C15_E271_A5;1;R3C14_F6;;1;R3C14_S13;R3C14_F6_S130;1;R4C14_A1;R4C14_S131_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_5_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879730 ] ,
          "attributes": {
            "ROUTING": "R4C15_F7;;1;R4C15_X04;R4C15_F7_X04;1;R4C15_C3;R4C15_X04_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_5_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879728 ] ,
          "attributes": {
            "ROUTING": "R4C15_X01;R4C15_Q0_X01;1;R4C15_B3;R4C15_X01_B3;1;R4C15_N10;R4C15_Q0_N100;1;R4C15_C5;R4C15_N100_C5;1;R4C14_W21;R4C14_W111_W210;1;R4C12_X02;R4C12_W212_X02;1;R4C12_A2;R4C12_X02_A2;1;R4C15_EW10;R4C15_Q0_EW10;1;R4C14_B1;R4C14_W111_B1;1;R4C15_Q0;;1;R4C15_W13;R4C15_Q0_W130;1;R4C14_A6;R4C14_W131_A6;1",
            "hdlname": "row3 dec digits",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:89.16-89.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881997 ] ,
          "attributes": {
            "ROUTING": "R6C16_F5;;1;R6C16_A3;R6C16_F5_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_5_I2_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879724 ] ,
          "attributes": {
            "ROUTING": "R4C14_X06;R4C14_F1_X06;1;R4C14_A7;R4C14_X06_A7;1;R4C14_F1;;1;R4C14_EW10;R4C14_F1_EW10;1;R4C15_A7;R4C15_E111_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_4_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879721 ] ,
          "attributes": {
            "ROUTING": "R4C14_F2;;1;R4C14_S22;R4C14_F2_S220;1;R4C14_C5;R4C14_S220_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_4_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879719 ] ,
          "attributes": {
            "ROUTING": "R4C15_X06;R4C15_Q3_X06;1;R4C15_C7;R4C15_X06_C7;1;R4C14_B5;R4C14_W231_B5;1;R4C14_W24;R4C14_W101_W240;1;R4C12_X03;R4C12_W242_X03;1;R4C12_A0;R4C12_X03_A0;1;R4C15_W10;R4C15_Q3_W100;1;R4C14_C7;R4C14_W101_C7;1;R4C15_Q3;;1;R4C15_W23;R4C15_Q3_W230;1;R4C14_B6;R4C14_W231_B6;1",
            "hdlname": "row3 dec digits",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:89.16-89.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881995 ] ,
          "attributes": {
            "ROUTING": "R9C16_F6;;1;R9C16_N10;R9C16_F6_N100;1;R8C16_N24;R8C16_N101_N240;1;R6C16_C1;R6C16_N242_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_4_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879715 ] ,
          "attributes": {
            "ROUTING": "R4C14_A2;R4C14_F7_A2;1;R4C14_F7;;1;R4C14_A0;R4C14_F7_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3_I2_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879712 ] ,
          "attributes": {
            "ROUTING": "R4C14_X03;R4C14_F6_X03;1;R4C14_B3;R4C14_X03_B3;1;R4C15_B5;R4C15_E131_B5;1;R4C14_E13;R4C14_F6_E130;1;R4C15_B7;R4C15_E131_B7;1;R4C14_X07;R4C14_F6_X07;1;R4C14_B7;R4C14_X07_B7;1;R4C14_F6;;1;R4C14_C1;R4C14_F6_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879709 ] ,
          "attributes": {
            "ROUTING": "R4C14_F3;;1;R4C14_N10;R4C14_F3_N100;1;R4C14_C4;R4C14_N100_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879707 ] ,
          "attributes": {
            "ROUTING": "R4C14_B4;R4C14_X08_B4;1;R4C14_S25;R4C14_Q5_S250;1;R4C14_B2;R4C14_S250_B2;1;R4C14_W25;R4C14_Q5_W250;1;R4C12_A1;R4C12_W252_A1;1;R4C14_S10;R4C14_Q5_S100;1;R4C14_B0;R4C14_S100_B0;1;R4C14_Q5;;1;R4C14_X08;R4C14_Q5_X08;1;R4C14_C6;R4C14_X08_C6;1",
            "hdlname": "row3 dec digits",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:89.16-89.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881994 ] ,
          "attributes": {
            "ROUTING": "R6C16_F4;;1;R6C16_X07;R6C16_F4_X07;1;R6C16_B1;R6C16_X07_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879702 ] ,
          "attributes": {
            "ROUTING": "R4C13_F6;;1;R4C13_C4;R4C13_F6_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_2_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879701 ] ,
          "attributes": {
            "ROUTING": "R4C14_W10;R4C14_Q4_W100;1;R4C13_N24;R4C13_W101_N240;1;R4C13_B4;R4C13_N240_B4;1;R4C14_EW20;R4C14_Q4_EW20;1;R4C13_W26;R4C13_W121_W260;1;R4C12_X07;R4C12_W261_X07;1;R4C12_A5;R4C12_X07_A5;1;R4C14_E10;R4C14_Q4_E100;1;R4C14_C0;R4C14_E100_C0;1;R4C14_Q4;;1;R4C14_S13;R4C14_Q4_S130;1;R4C14_D6;R4C14_S130_D6;1",
            "hdlname": "row3 dec digits",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:89.16-89.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881993 ] ,
          "attributes": {
            "ROUTING": "R6C16_F3;;1;R6C16_N10;R6C16_F3_N100;1;R6C16_A1;R6C16_N100_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879697 ] ,
          "attributes": {
            "ROUTING": "R4C14_N13;R4C14_F0_N130;1;R4C14_A3;R4C14_N130_A3;1;R4C14_W13;R4C14_F0_W130;1;R4C13_A6;R4C13_W131_A6;1;R4C14_F0;;1;R4C14_SN10;R4C14_F0_SN10;1;R3C14_W25;R3C14_N111_W250;1;R3C13_A6;R3C13_W251_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879687 ] ,
          "attributes": {
            "ROUTING": "R3C15_W10;R3C15_F1_W100;1;R3C14_W20;R3C14_W101_W200;1;R3C13_D3;R3C13_W201_D3;1;R3C15_SN10;R3C15_F1_SN10;1;R4C15_D7;R4C15_S111_D7;1;R3C14_B3;R3C14_W111_B3;1;R4C15_D5;R4C15_S111_D5;1;R2C14_X08;R2C14_N211_X08;1;R2C14_D0;R2C14_X08_D0;1;R4C14_C2;R4C14_X04_C2;1;R3C14_S25;R3C14_W111_S250;1;R4C14_X04;R4C14_S251_X04;1;R4C14_C3;R4C14_X04_C3;1;R3C15_EW10;R3C15_F1_EW10;1;R3C14_N21;R3C14_W111_N210;1;R2C14_X02;R2C14_N211_X02;1;R2C14_D4;R2C14_X02_D4;1;R2C13_D1;R2C13_X08_D1;1;R3C13_S21;R3C13_W212_S210;1;R4C13_X02;R4C13_S211_X02;1;R4C13_D6;R4C13_X02_D6;1;R3C15_F1;;1;R3C15_W21;R3C15_F1_W210;1;R3C13_N21;R3C13_W212_N210;1;R2C13_X08;R2C13_N211_X08;1;R2C13_C6;R2C13_X08_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879684 ] ,
          "attributes": {
            "ROUTING": "R3C13_X04;R3C13_F7_X04;1;R3C13_B3;R3C13_X04_B3;1;R2C13_C4;R2C13_N111_C4;1;R3C13_X08;R3C13_F7_X08;1;R3C13_C6;R3C13_X08_C6;1;R3C13_S27;R3C13_F7_S270;1;R4C13_B6;R4C13_S271_B6;1;R3C13_F7;;1;R3C13_SN10;R3C13_F7_SN10;1;R2C13_C7;R2C13_N111_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879682 ] ,
          "attributes": {
            "ROUTING": "R3C13_N13;R3C13_F6_N130;1;R3C13_A3;R3C13_N130_A3;1;R3C13_F6;;1;R3C13_SN20;R3C13_F6_SN20;1;R2C13_A7;R2C13_N121_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879680 ] ,
          "attributes": {
            "ROUTING": "R3C13_F3;;1;R3C13_N10;R3C13_F3_N100;1;R3C13_C5;R3C13_N100_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879678 ] ,
          "attributes": {
            "ROUTING": "R4C13_N13;R4C13_Q4_N130;1;R4C13_C6;R4C13_N130_C6;1;R3C13_B5;R3C13_N101_B5;1;R4C13_W13;R4C13_Q4_W130;1;R4C12_A4;R4C12_W131_A4;1;R4C13_N10;R4C13_Q4_N100;1;R3C13_B6;R3C13_N101_B6;1;R4C13_Q4;;1;R4C13_SN20;R4C13_Q4_SN20;1;R3C13_A7;R3C13_N121_A7;1",
            "hdlname": "row3 dec digits",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:89.16-89.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881986 ] ,
          "attributes": {
            "ROUTING": "R7C18_F6;;1;R7C18_N13;R7C18_F6_N130;1;R6C18_B1;R6C18_N131_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879674 ] ,
          "attributes": {
            "ROUTING": "R2C13_F6;;1;R2C13_C2;R2C13_F6_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879672 ] ,
          "attributes": {
            "ROUTING": "R3C13_E13;R3C13_Q5_E130;1;R3C13_C3;R3C13_E130_C3;1;R3C12_A1;R3C12_W131_A1;1;R2C13_X04;R2C13_N251_X04;1;R2C13_B2;R2C13_X04_B2;1;R3C13_W13;R3C13_Q5_W130;1;R3C13_B7;R3C13_W130_B7;1;R3C13_Q5;;1;R3C13_N25;R3C13_Q5_N250;1;R2C13_B7;R2C13_N251_B7;1",
            "hdlname": "row3 dec digits",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:89.16-89.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881981 ] ,
          "attributes": {
            "ROUTING": "R6C18_F1;;1;R6C18_X02;R6C18_F1_X02;1;R6C18_D6;R6C18_X02_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879667 ] ,
          "attributes": {
            "ROUTING": "R3C15_X01;R3C15_W201_X01;1;R3C15_B3;R3C15_X01_B3;1;R3C16_B5;R3C16_X01_B5;1;R3C16_X01;R3C16_Q0_X01;1;R3C16_B4;R3C16_X01_B4;1;R3C16_D0;R3C16_Q0_D0;1;R3C14_D4;R3C14_W202_D4;1;R3C16_W20;R3C16_Q0_W200;1;R3C15_X05;R3C15_W201_X05;1;R3C15_B6;R3C15_X05_B6;1;R3C16_Q0;;1;R3C16_W13;R3C16_Q0_W130;1;R3C15_A1;R3C15_W131_A1;1",
            "hdlname": "row3 dec state",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879664 ] ,
          "attributes": {
            "ROUTING": "R3C16_S10;R3C16_Q1_S100;1;R3C16_D5;R3C16_S100_D5;1;R3C16_A4;R3C16_E100_A4;1;R3C15_X02;R3C15_W211_X02;1;R3C15_A3;R3C15_X02_A3;1;R3C13_S24;R3C13_W242_S240;1;R4C13_X03;R4C13_S241_X03;1;R4C13_A7;R4C13_X03_A7;1;R3C16_E10;R3C16_Q1_E100;1;R3C16_C0;R3C16_E100_C0;1;R3C16_N10;R3C16_Q1_N100;1;R3C16_A1;R3C16_N100_A1;1;R3C16_W10;R3C16_Q1_W100;1;R3C15_W24;R3C15_W101_W240;1;R3C14_C4;R3C14_W241_C4;1;R3C16_W21;R3C16_Q1_W210;1;R3C15_X06;R3C15_W211_X06;1;R3C15_A6;R3C15_X06_A6;1;R3C16_Q1;;1;R3C16_EW10;R3C16_Q1_EW10;1;R3C15_B1;R3C15_W111_B1;1",
            "hdlname": "row3 dec state",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879662 ] ,
          "attributes": {
            "ROUTING": "R3C14_F7;;1;R3C14_X08;R3C14_F7_X08;1;R3C14_B4;R3C14_X08_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881980 ] ,
          "attributes": {
            "ROUTING": "R6C17_F5;;1;R6C17_EW20;R6C17_F5_EW20;1;R6C18_C6;R6C18_E121_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue[0]": {
          "hide_name": 0,
          "bits": [ 3879657 ] ,
          "attributes": {
            "ROUTING": "R4C13_Q1;;1;R4C13_N81;R4C13_Q1_N810;1;R5C13_N21;R5C13_S818_N210;1;R4C13_B3;R4C13_N211_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881972 ] ,
          "attributes": {
            "ROUTING": "R5C18_F2;;1;R5C18_X05;R5C18_F2_X05;1;R5C18_B7;R5C18_X05_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue[1]": {
          "hide_name": 0,
          "bits": [ 3879652 ] ,
          "attributes": {
            "ROUTING": "R4C13_Q3;;1;R4C13_S13;R4C13_Q3_S130;1;R4C13_B2;R4C13_S130_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:90.15-90.26|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881971 ] ,
          "attributes": {
            "ROUTING": "R5C18_F3;;1;R5C18_X06;R5C18_F3_X06;1;R5C18_A7;R5C18_X06_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue[2]": {
          "hide_name": 0,
          "bits": [ 3879648 ] ,
          "attributes": {
            "ROUTING": "R4C13_Q2;;1;R4C13_SN10;R4C13_Q2_SN10;1;R5C13_B2;R5C13_S111_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:90.15-90.26|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881969 ] ,
          "attributes": {
            "ROUTING": "R5C18_F7;;1;R5C18_SN10;R5C18_F7_SN10;1;R6C18_B0;R6C18_S111_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue[3]": {
          "hide_name": 0,
          "bits": [ 3879644 ] ,
          "attributes": {
            "ROUTING": "R5C13_Q2;;1;R5C13_X01;R5C13_Q2_X01;1;R5C13_B4;R5C13_X01_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:90.15-90.26|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881968 ] ,
          "attributes": {
            "ROUTING": "R6C18_F6;;1;R6C18_N10;R6C18_F6_N100;1;R6C18_A0;R6C18_N100_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue[4]": {
          "hide_name": 0,
          "bits": [ 3879640 ] ,
          "attributes": {
            "ROUTING": "R5C13_Q4;;1;R5C13_S24;R5C13_Q4_S240;1;R5C13_B1;R5C13_S240_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:90.15-90.26|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881966 ] ,
          "attributes": {
            "ROUTING": "R8C17_E10;R8C17_F3_E100;1;R8C18_D2;R8C18_E101_D2;1;R8C17_F3;;1;R8C17_N10;R8C17_F3_N100;1;R8C17_N20;R8C17_N100_N200;1;R6C17_D1;R6C17_N202_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879626 ] ,
          "attributes": {
            "ROUTING": "R4C13_LSR0;R4C13_X05_LSR0;1;R3C15_W13;R3C15_F6_W130;1;R3C14_A5;R3C14_W131_A5;1;R3C14_D3;R3C14_W121_D3;1;R4C15_A3;R4C15_S131_A3;1;R3C15_S13;R3C15_F6_S130;1;R4C15_A0;R4C15_S131_A0;1;R4C14_A5;R4C14_X05_A5;1;R3C14_S26;R3C14_W121_S260;1;R4C14_X05;R4C14_S261_X05;1;R4C14_A4;R4C14_X05_A4;1;R3C13_X07;R3C13_W262_X07;1;R3C13_A5;R3C13_X07_A5;1;R3C15_EW20;R3C15_F6_EW20;1;R3C14_N26;R3C14_W121_N260;1;R2C14_X05;R2C14_N261_X05;1;R2C14_A2;R2C14_X05_A2;1;R2C13_A2;R2C13_X05_A2;1;R4C13_X05;R4C13_S261_X05;1;R4C13_A4;R4C13_X05_A4;1;R4C13_C2;R4C13_S261_C2;1;R3C13_N26;R3C13_W262_N260;1;R2C13_X05;R2C13_N261_X05;1;R2C13_A4;R2C13_X05_A4;1;R4C13_C3;R4C13_S261_C3;1;R5C13_C1;R5C13_S262_C1;1;R5C13_X05;R5C13_S262_X05;1;R5C13_C4;R5C13_X05_C4;1;R5C13_C0;R5C13_S262_C0;1;R5C13_C3;R5C13_S262_C3;1;R3C15_F6;;1;R3C15_W26;R3C15_F6_W260;1;R3C13_S26;R3C13_W262_S260;1;R5C13_C2;R5C13_S262_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue[5]": {
          "hide_name": 0,
          "bits": [ 3879624 ] ,
          "attributes": {
            "ROUTING": "R5C13_Q1;;1;R5C13_S13;R5C13_Q1_S130;1;R5C13_B3;R5C13_S130_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:90.15-90.26|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "row3.dec.cachedValue[6]": {
          "hide_name": 0,
          "bits": [ 3879622 ] ,
          "attributes": {
            "ROUTING": "R5C13_Q3;;1;R5C13_S10;R5C13_Q3_S100;1;R5C13_B0;R5C13_S100_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:90.15-90.26|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881958 ] ,
          "attributes": {
            "ROUTING": "R9C19_F0;;1;R9C19_E13;R9C19_F0_E130;1;R9C19_C2;R9C19_E130_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue[7]": {
          "hide_name": 0,
          "bits": [ 3879619 ] ,
          "attributes": {
            "ROUTING": "R5C13_Q0;;1;R5C13_EW20;R5C13_Q0_EW20;1;R5C14_N22;R5C14_E121_N220;1;R3C14_X05;R3C14_N222_X05;1;R3C14_A4;R3C14_X05_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row3 dec cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881973 ] ,
          "attributes": {
            "ROUTING": "R5C18_F5;;1;R5C18_X08;R5C18_F5_X08;1;R5C18_C7;R5C18_X08_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879616 ] ,
          "attributes": {
            "ROUTING": "R5C13_CE2;R5C13_X06_CE2;1;R4C13_CE0;R4C13_X08_CE0;1;R5C13_CE0;R5C13_X06_CE0;1;R4C13_X08;R4C13_F7_X08;1;R4C13_CE1;R4C13_X08_CE1;1;R4C13_F7;;1;R4C13_S27;R4C13_F7_S270;1;R5C13_X06;R5C13_S271_X06;1;R5C13_CE1;R5C13_X06_CE1;1"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879612 ] ,
          "attributes": {
            "ROUTING": "R12C8_F7;;1;R12C8_E13;R12C8_F7_E130;1;R12C9_B3;R12C9_E131_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879611 ] ,
          "attributes": {
            "ROUTING": "R12C9_F7;;1;R12C9_A3;R12C9_F7_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879607 ] ,
          "attributes": {
            "ROUTING": "R12C9_F3;;1;R12C9_N10;R12C9_F3_N100;1;R11C9_D2;R11C9_N101_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879606 ] ,
          "attributes": {
            "ROUTING": "R9C8_F4;;1;R9C8_EW10;R9C8_F4_EW10;1;R9C9_S21;R9C9_E111_S210;1;R11C9_B2;R11C9_S212_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879605 ] ,
          "attributes": {
            "ROUTING": "R11C8_F4;;1;R11C8_EW10;R11C8_F4_EW10;1;R11C9_A2;R11C9_E111_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879601 ] ,
          "attributes": {
            "ROUTING": "R11C9_F2;;1;R11C9_E10;R11C9_F2_E100;1;R11C10_D6;R11C10_E101_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879600 ] ,
          "attributes": {
            "ROUTING": "R9C8_F6;;1;R9C8_S13;R9C8_F6_S130;1;R10C8_E27;R10C8_S131_E270;1;R10C10_S27;R10C10_E272_S270;1;R11C10_B6;R11C10_S271_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879599 ] ,
          "attributes": {
            "ROUTING": "R12C7_F4;;1;R12C7_SN20;R12C7_F4_SN20;1;R11C7_E26;R11C7_N121_E260;1;R11C9_E27;R11C9_E262_E270;1;R11C10_A6;R11C10_E271_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879595 ] ,
          "attributes": {
            "ROUTING": "R11C10_F6;;1;R11C10_X03;R11C10_F6_X03;1;R11C10_D0;R11C10_X03_D0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879594 ] ,
          "attributes": {
            "ROUTING": "R13C10_F0;;1;R13C10_SN10;R13C10_F0_SN10;1;R12C10_N21;R12C10_N111_N210;1;R11C10_B0;R11C10_N211_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879593 ] ,
          "attributes": {
            "ROUTING": "R12C10_F5;;1;R12C10_SN10;R12C10_F5_SN10;1;R11C10_A0;R11C10_N111_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut3[6]": {
          "hide_name": 0,
          "bits": [ 3879590 ] ,
          "attributes": {
            "ROUTING": "R7C10_Q3;;1;R7C10_S23;R7C10_Q3_S230;1;R9C10_S26;R9C10_S232_S260;1;R11C10_D5;R11C10_S262_D5;1",
            "hdlname": "row3 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:138.15-138.25"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879585 ] ,
          "attributes": {
            "ROUTING": "R9C3_F5;;1;R9C3_W13;R9C3_F5_W130;1;R9C3_D3;R9C3_W130_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879583 ] ,
          "attributes": {
            "ROUTING": "R6C3_F6;;1;R6C3_S26;R6C3_F6_S260;1;R8C3_E26;R8C3_S262_E260;1;R8C3_D2;R8C3_E260_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879577 ] ,
          "attributes": {
            "ROUTING": "R3C4_F7;;1;R3C4_SN10;R3C4_F7_SN10;1;R4C4_B1;R4C4_S111_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879576 ] ,
          "attributes": {
            "ROUTING": "R4C4_F0;;1;R4C4_N10;R4C4_F0_N100;1;R4C4_A1;R4C4_N100_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879574 ] ,
          "attributes": {
            "ROUTING": "R4C4_F1;;1;R4C4_S21;R4C4_F1_S210;1;R6C4_S24;R6C4_S212_S240;1;R8C4_D6;R8C4_S242_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879573 ] ,
          "attributes": {
            "ROUTING": "R8C4_F5;;1;R8C4_X08;R8C4_F5_X08;1;R8C4_B6;R8C4_X08_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879572 ] ,
          "attributes": {
            "ROUTING": "R7C4_F7;;1;R7C4_S10;R7C4_F7_S100;1;R8C4_A6;R8C4_S101_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879570 ] ,
          "attributes": {
            "ROUTING": "R8C3_F2;;1;R8C3_EW10;R8C3_F2_EW10;1;R8C4_S21;R8C4_E111_S210;1;R9C4_B3;R9C4_S211_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879569 ] ,
          "attributes": {
            "ROUTING": "R9C3_F3;;1;R9C3_EW10;R9C3_F3_EW10;1;R9C4_A3;R9C4_E111_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879565 ] ,
          "attributes": {
            "ROUTING": "R12C7_F5;;1;R12C7_S10;R12C7_F5_S100;1;R13C7_E20;R13C7_S101_E200;1;R13C8_D7;R13C8_E201_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879563 ] ,
          "attributes": {
            "ROUTING": "R11C9_F7;;1;R11C9_W13;R11C9_F7_W130;1;R11C9_D3;R11C9_W130_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879556 ] ,
          "attributes": {
            "ROUTING": "R11C9_X04;R11C9_W271_X04;1;R11C9_C2;R11C9_X04_C2;1;R5C10_B7;R5C10_X08_B7;1;R11C8_X08;R11C8_W272_X08;1;R5C10_B6;R5C10_X08_B6;1;R5C10_X08;R5C10_N232_X08;1;R11C8_C7;R11C8_X08_C7;1;R9C10_N22;R9C10_N272_N220;1;R11C8_C6;R11C8_X08_C6;1;R7C10_N23;R7C10_N222_N230;1;R11C10_N27;R11C10_F7_N270;1;R7C6_W22;R7C6_W222_W220;1;R7C4_N22;R7C4_W222_N220;1;R5C4_N23;R5C4_N222_N230;1;R4C4_X02;R4C4_N231_X02;1;R4C4_C1;R4C4_X02_C1;1;R4C6_C5;R4C6_N221_C5;1;R7C6_N22;R7C6_W222_N220;1;R7C8_W22;R7C8_N222_W220;1;R9C8_N22;R9C8_N272_N220;1;R5C6_N22;R5C6_N222_N220;1;R11C10_F7;;1;R11C10_W27;R11C10_F7_W270;1;R11C8_N27;R11C8_W272_N270;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879554 ] ,
          "attributes": {
            "ROUTING": "R11C8_F5;;1;R11C8_W13;R11C8_F5_W130;1;R11C8_B7;R11C8_W130_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879553 ] ,
          "attributes": {
            "ROUTING": "R9C8_F5;;1;R9C8_SN10;R9C8_F5_SN10;1;R10C8_S25;R10C8_S111_S250;1;R11C8_X06;R11C8_S251_X06;1;R11C8_A7;R11C8_X06_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879551 ] ,
          "attributes": {
            "ROUTING": "R11C8_F7;;1;R11C8_S10;R11C8_F7_S100;1;R12C8_E20;R12C8_S101_E200;1;R12C9_D6;R12C9_E201_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879550 ] ,
          "attributes": {
            "ROUTING": "R12C9_F2;;1;R12C9_W13;R12C9_F2_W130;1;R12C9_B6;R12C9_W130_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879549 ] ,
          "attributes": {
            "ROUTING": "R13C9_F6;;1;R13C9_SN20;R13C9_F6_SN20;1;R12C9_A6;R12C9_N121_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879547 ] ,
          "attributes": {
            "ROUTING": "R11C9_F3;;1;R11C9_E23;R11C9_F3_E230;1;R11C10_B2;R11C10_E231_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879546 ] ,
          "attributes": {
            "ROUTING": "R13C8_F7;;1;R13C8_N27;R13C8_F7_N270;1;R11C8_E27;R11C8_N272_E270;1;R11C10_A2;R11C10_E272_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut3[0]": {
          "hide_name": 0,
          "bits": [ 3879543 ] ,
          "attributes": {
            "ROUTING": "R5C11_Q1;;1;R5C11_SN10;R5C11_Q1_SN10;1;R6C11_S25;R6C11_S111_S250;1;R7C11_B5;R7C11_S251_B5;1",
            "hdlname": "row3 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:138.15-138.25"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879538 ] ,
          "attributes": {
            "ROUTING": "R11C6_F7;;1;R11C6_N27;R11C6_F7_N270;1;R9C6_X02;R9C6_N272_X02;1;R9C6_D7;R9C6_X02_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879536 ] ,
          "attributes": {
            "ROUTING": "R8C5_F7;;1;R8C5_E10;R8C5_F7_E100;1;R8C6_D4;R8C6_E101_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879532 ] ,
          "attributes": {
            "ROUTING": "R16C9_F7;;1;R16C9_E13;R16C9_F7_E130;1;R16C10_B1;R16C10_E131_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879531 ] ,
          "attributes": {
            "ROUTING": "R15C10_F0;;1;R15C10_S13;R15C10_F0_S130;1;R16C10_A1;R16C10_S131_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879527 ] ,
          "attributes": {
            "ROUTING": "R16C10_F1;;1;R16C10_X02;R16C10_F1_X02;1;R16C10_D4;R16C10_X02_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879526 ] ,
          "attributes": {
            "ROUTING": "R15C10_F6;;1;R15C10_SN20;R15C10_F6_SN20;1;R16C10_B4;R16C10_S121_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879525 ] ,
          "attributes": {
            "ROUTING": "R16C9_F5;;1;R16C9_EW10;R16C9_F5_EW10;1;R16C10_A4;R16C10_E111_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879523 ] ,
          "attributes": {
            "ROUTING": "R8C6_F4;;1;R8C6_SN20;R8C6_F4_SN20;1;R9C6_B6;R9C6_S121_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879522 ] ,
          "attributes": {
            "ROUTING": "R9C6_F7;;1;R9C6_A6;R9C6_F7_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut3[1]": {
          "hide_name": 0,
          "bits": [ 3879519 ] ,
          "attributes": {
            "ROUTING": "R4C11_Q5;;1;R4C11_S25;R4C11_Q5_S250;1;R5C11_B6;R5C11_S251_B6;1",
            "hdlname": "row3 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:138.15-138.25"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879514 ] ,
          "attributes": {
            "ROUTING": "R3C8_F1;;1;R3C8_S21;R3C8_F1_S210;1;R5C8_X04;R5C8_S212_X04;1;R5C8_D7;R5C8_X04_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879512 ] ,
          "attributes": {
            "ROUTING": "R6C8_F4;;1;R6C8_N13;R6C8_F4_N130;1;R5C8_D5;R5C8_N131_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879508 ] ,
          "attributes": {
            "ROUTING": "R5C9_F5;;1;R5C9_S10;R5C9_F5_S100;1;R5C9_B0;R5C9_S100_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879507 ] ,
          "attributes": {
            "ROUTING": "R5C9_F4;;1;R5C9_N10;R5C9_F4_N100;1;R5C9_A0;R5C9_N100_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879503 ] ,
          "attributes": {
            "ROUTING": "R5C9_F0;;1;R5C9_D6;R5C9_F0_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879498 ] ,
          "attributes": {
            "ROUTING": "R11C10_W20;R11C10_W252_W200;1;R11C8_X01;R11C8_W202_X01;1;R11C8_C2;R11C8_X01_C2;1;R4C11_N25;R4C11_W251_N250;1;R4C11_B7;R4C11_N250_B7;1;R5C12_N25;R5C12_N252_N250;1;R7C12_N25;R7C12_N252_N250;1;R4C12_W25;R4C12_N251_W250;1;R11C10_X08;R11C10_W252_X08;1;R11C10_C6;R11C10_X08_C6;1;R11C12_A0;R11C12_F5_A0;1;R11C12_W25;R11C12_F5_W250;1;R9C12_N25;R9C12_N252_N250;1;R7C12_N83;R7C12_N252_N830;1;R2C12_S26;R2C12_S838_S260;1;R4C12_D7;R4C12_S262_D7;1;R4C11_A6;R4C11_N211_A6;1;R9C11_N25;R9C11_W251_N250;1;R7C11_N20;R7C11_N252_N200;1;R5C11_N21;R5C11_N202_N210;1;R3C11_A7;R3C11_N212_A7;1;R9C9_N25;R9C9_W251_N250;1;R7C9_N20;R7C9_N252_N200;1;R5C9_C6;R5C9_N202_C6;1;R11C12_F5;;1;R11C12_N25;R11C12_F5_N250;1;R9C12_W25;R9C12_N252_W250;1;R9C10_W25;R9C10_W252_W250;1;R9C8_W20;R9C8_W252_W200;1;R9C6_W20;R9C6_W202_W200;1;R9C4_N20;R9C4_W202_N200;1;R8C4_C6;R8C4_N201_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879496 ] ,
          "attributes": {
            "ROUTING": "R5C8_F6;;1;R5C8_E13;R5C8_F6_E130;1;R5C9_B6;R5C9_E131_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879495 ] ,
          "attributes": {
            "ROUTING": "R3C6_F4;;1;R3C6_EW20;R3C6_F4_EW20;1;R3C7_E22;R3C7_E121_E220;1;R3C9_S22;R3C9_E222_S220;1;R5C9_X03;R5C9_S222_X03;1;R5C9_A6;R5C9_X03_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879493 ] ,
          "attributes": {
            "ROUTING": "R5C8_F5;;1;R5C8_X08;R5C8_F5_X08;1;R5C8_B4;R5C8_X08_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879492 ] ,
          "attributes": {
            "ROUTING": "R5C8_F7;;1;R5C8_A4;R5C8_F7_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut3[3]": {
          "hide_name": 0,
          "bits": [ 3879489 ] ,
          "attributes": {
            "ROUTING": "R3C11_Q4;;1;R3C11_SN10;R3C11_Q4_SN10;1;R4C11_S21;R4C11_S111_S210;1;R6C11_B2;R6C11_S212_B2;1",
            "hdlname": "row3 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:138.15-138.25"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879484 ] ,
          "attributes": {
            "ROUTING": "R5C4_F6;;1;R5C4_E10;R5C4_F6_E100;1;R5C5_D7;R5C5_E101_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879482 ] ,
          "attributes": {
            "ROUTING": "R7C5_F7;;1;R7C5_N10;R7C5_F7_N100;1;R6C5_D0;R6C5_N101_D0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charAddress[3]": {
          "hide_name": 0,
          "bits": [ 3879451 ] ,
          "attributes": {
            "ROUTING": "R11C11_C3;R11C11_N230_C3;1;R8C9_W27;R8C9_W262_W270;1;R8C7_W22;R8C7_W272_W220;1;R8C5_N22;R8C5_W222_N220;1;R6C5_N22;R6C5_N222_N220;1;R5C5_C7;R5C5_N221_C7;1;R8C10_X03;R8C10_W261_X03;1;R8C10_D2;R8C10_X03_D2;1;R9C11_N80;R9C11_N232_N800;1;R5C11_W20;R5C11_N804_W200;1;R5C10_S20;R5C10_W201_S200;1;R6C10_C5;R6C10_S201_C5;1;R11C10_X06;R11C10_W231_X06;1;R11C10_A7;R11C10_X06_A7;1;R11C12_B5;R11C12_E231_B5;1;R7C11_D7;R7C11_N262_D7;1;R11C11_E23;R11C11_Q3_E230;1;R12C11_W22;R12C11_S121_W220;1;R12C9_D3;R12C9_W222_D3;1;R5C11_X06;R5C11_N272_X06;1;R5C11_A7;R5C11_X06_A7;1;R7C11_W26;R7C11_N262_W260;1;R7C9_X03;R7C9_W262_X03;1;R7C9_A0;R7C9_X03_A0;1;R4C11_D4;R4C11_X04_D4;1;R4C11_X04;R4C11_N271_X04;1;R4C11_C2;R4C11_X04_C2;1;R9C11_X08;R9C11_N232_X08;1;R9C11_B6;R9C11_X08_B6;1;R7C11_X03;R7C11_N262_X03;1;R7C11_D0;R7C11_X03_D0;1;R7C11_B3;R7C11_X03_B3;1;R4C11_A0;R4C11_N271_A0;1;R14C11_W26;R14C11_S262_W260;1;R14C9_W26;R14C9_W262_W260;1;R14C8_X07;R14C8_W261_X07;1;R14C8_D6;R14C8_X07_D6;1;R11C11_SN20;R11C11_Q3_SN20;1;R12C11_S26;R12C11_S121_S260;1;R14C11_S27;R14C11_S262_S270;1;R16C11_W27;R16C11_S272_W270;1;R16C10_X08;R16C10_W271_X08;1;R16C10_D1;R16C10_X08_D1;1;R9C11_N26;R9C11_N232_N260;1;R7C11_N27;R7C11_N262_N270;1;R5C11_N27;R5C11_N272_N270;1;R3C11_A2;R3C11_N272_A2;1;R11C7_W26;R11C7_W262_W260;1;R11C6_C7;R11C6_W261_C7;1;R11C11_N23;R11C11_Q3_N230;1;R9C11_E23;R9C11_N232_E230;1;R9C12_N23;R9C12_E231_N230;1;R7C12_A4;R7C12_N232_A4;1;R5C9_D0;R5C9_E270_D0;1;R7C9_N27;R7C9_N262_N270;1;R5C9_E27;R5C9_N272_E270;1;R5C4_C6;R5C4_N202_C6;1;R4C7_D3;R4C7_W222_D3;1;R8C5_D7;R8C5_N261_D7;1;R11C8_N26;R11C8_W261_N260;1;R9C8_N27;R9C8_N262_N270;1;R7C8_N22;R7C8_N272_N220;1;R5C8_C4;R5C8_N222_C4;1;R9C3_X04;R9C3_W272_X04;1;R9C3_C5;R9C3_X08_C5;1;R11C7_S26;R11C7_W262_S260;1;R13C7_S26;R13C7_S262_S260;1;R15C7_D7;R15C7_S262_D7;1;R7C5_W26;R7C5_W262_W260;1;R7C3_N26;R7C3_W262_N260;1;R6C3_D6;R6C3_N261_D6;1;R9C5_W27;R9C5_W262_W270;1;R7C5_D7;R7C5_N262_D7;1;R8C11_W26;R8C11_N262_W260;1;R9C9_N26;R9C9_N232_N260;1;R9C7_W26;R9C7_N262_W260;1;R9C3_C3;R9C3_X04_C3;1;R9C3_X08;R9C3_W272_X08;1;R10C11_N26;R10C11_N121_N260;1;R11C10_D2;R11C10_X06_D2;1;R7C7_W26;R7C7_W262_W260;1;R11C9_N23;R11C9_W232_N230;1;R9C5_W83;R9C5_W262_W830;1;R9C4_N25;R9C4_E838_N250;1;R7C4_N20;R7C4_N252_N200;1;R11C11_Q3;;1;R11C11_W23;R11C11_Q3_W230;1;R11C9_W26;R11C9_W232_W260;1;R11C7_N26;R11C7_W262_N260;1;R5C9_N22;R5C9_N272_N220;1;R9C5_N26;R9C5_W262_N260;1;R7C9_W26;R7C9_N262_W260;1;R9C6_C7;R9C6_W261_C7;1;R4C9_W22;R4C9_N221_W220;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:5.17-5.29"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879449 ] ,
          "attributes": {
            "ROUTING": "R16C6_F0;;1;R16C6_EW20;R16C6_F0_EW20;1;R16C7_N22;R16C7_E121_N220;1;R15C7_X07;R15C7_N221_X07;1;R15C7_B7;R15C7_X07_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879448 ] ,
          "attributes": {
            "ROUTING": "R15C7_F6;;1;R15C7_X03;R15C7_F6_X03;1;R15C7_A7;R15C7_X03_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charAddress[1]": {
          "hide_name": 0,
          "bits": [ 3879425 ] ,
          "attributes": {
            "ROUTING": "R15C10_X06;R15C10_S272_X06;1;R15C10_C6;R15C10_X06_C6;1;R15C6_S23;R15C6_S232_S230;1;R16C6_X08;R16C6_S231_X08;1;R16C6_D0;R16C6_X08_D0;1;R3C6_D4;R3C6_N261_D4;1;R8C12_N26;R8C12_N121_N260;1;R7C12_W26;R7C12_N261_W260;1;R7C11_C1;R7C11_W261_C1;1;R9C12_X06;R9C12_Q3_X06;1;R9C12_A5;R9C12_X06_A5;1;R7C9_X06;R7C9_W231_X06;1;R7C9_D0;R7C9_X06_D0;1;R7C4_D7;R7C4_X02_D7;1;R4C11_X08;R4C11_N212_X08;1;R4C11_B5;R4C11_X08_B5;1;R6C8_W21;R6C8_W212_W210;1;R6C6_W24;R6C6_W212_W240;1;R6C10_W21;R6C10_W212_W210;1;R6C5_C0;R6C5_W241_C0;1;R13C10_X03;R13C10_S262_X03;1;R8C10_A2;R8C10_X07_A2;1;R6C6_N23;R6C6_W232_N230;1;R6C12_W22;R6C12_N222_W220;1;R6C12_N21;R6C12_N212_N210;1;R4C12_X08;R4C12_N212_X08;1;R12C10_X05;R12C10_S261_X05;1;R12C10_C5;R12C10_X05_C5;1;R11C9_X02;R11C9_W231_X02;1;R11C9_C3;R11C9_X02_C3;1;R7C12_B2;R7C12_N211_B2;1;R9C12_SN20;R9C12_Q3_SN20;1;R8C12_N22;R8C12_N121_N220;1;R7C12_C6;R7C12_N221_C6;1;R9C8_C6;R9C8_W262_C6;1;R8C12_W26;R8C12_N121_W260;1;R8C10_X07;R8C10_W262_X07;1;R9C8_C5;R9C8_W262_C5;1;R9C8_C4;R9C8_W262_C4;1;R11C6_S23;R11C6_W232_S230;1;R13C6_S23;R13C6_S232_S230;1;R4C11_N21;R4C11_N212_N210;1;R3C11_B2;R3C11_N211_B2;1;R11C6_W27;R11C6_S272_W270;1;R11C6_D4;R11C6_W270_D4;1;R11C6_D7;R11C6_W260_D7;1;R6C10_X07;R6C10_W262_X07;1;R7C8_X05;R7C8_N262_X05;1;R7C6_W23;R7C6_W232_W230;1;R11C8_W26;R11C8_S262_W260;1;R11C7_X03;R11C7_W261_X03;1;R11C7_D1;R11C7_X03_D1;1;R5C11_A4;R5C11_N211_A4;1;R11C8_D5;R11C8_S262_D5;1;R15C10_X04;R15C10_S272_X04;1;R15C10_C0;R15C10_X04_C0;1;R12C7_D5;R12C7_X07_D5;1;R11C8_X02;R11C8_W232_X02;1;R11C8_D4;R11C8_X02_D4;1;R7C8_C4;R7C8_X05_C4;1;R6C11_N21;R6C11_W211_N210;1;R4C11_B3;R4C11_N212_B3;1;R6C10_W23;R6C10_W222_W230;1;R15C7_S26;R15C7_S232_S260;1;R7C8_W23;R7C8_W232_W230;1;R8C8_W26;R8C8_N261_W260;1;R8C6_W26;R8C6_W262_W260;1;R8C5_C7;R8C5_W261_C7;1;R7C6_W26;R7C6_W232_W260;1;R9C12_W13;R9C12_Q3_W130;1;R5C11_C7;R5C11_N221_C7;1;R5C4_D6;R5C4_W222_D6;1;R4C4_X04;R4C4_N271_X04;1;R4C4_C0;R4C4_X04_C0;1;R4C6_C4;R4C6_X06_C4;1;R5C4_N27;R5C4_W272_N270;1;R11C9_S23;R11C9_W231_S230;1;R5C8_C6;R5C8_W262_C6;1;R6C8_W26;R6C8_W262_W260;1;R12C8_W26;R12C8_W262_W260;1;R12C7_X07;R12C7_W261_X07;1;R9C8_N26;R9C8_W262_N260;1;R7C8_N27;R7C8_N262_N270;1;R5C8_X06;R5C8_N272_X06;1;R5C8_C5;R5C8_X06_C5;1;R5C8_W27;R5C8_N272_W270;1;R6C11_N22;R6C11_W221_N220;1;R9C11_A7;R9C11_W131_A7;1;R11C10_S26;R11C10_S232_S260;1;R12C10_W26;R12C10_S261_W260;1;R12C8_X07;R12C8_W262_X07;1;R12C8_D7;R12C8_X07_D7;1;R13C9_X02;R13C9_S232_X02;1;R14C8_C0;R14C8_S262_C0;1;R15C10_S22;R15C10_S272_S220;1;R16C10_W22;R16C10_S221_W220;1;R12C8_S26;R12C8_W262_S260;1;R8C4_C5;R8C4_N221_C5;1;R11C10_W23;R11C10_S232_W230;1;R11C8_W23;R11C8_W232_W230;1;R8C6_C4;R8C6_W262_C4;1;R6C12_W21;R6C12_N212_W210;1;R11C6_W26;R11C6_W232_W260;1;R13C10_W26;R13C10_S262_W260;1;R15C9_S26;R15C9_S262_S260;1;R16C9_D5;R16C9_S261_D5;1;R7C10_W23;R7C10_N232_W230;1;R5C6_W22;R5C6_W272_W220;1;R6C8_W23;R6C8_W232_W230;1;R9C7_N27;R9C7_W271_N270;1;R7C7_N22;R7C7_N272_N220;1;R5C7_C7;R5C7_N222_C7;1;R5C7_D3;R5C7_N222_D3;1;R13C9_S26;R13C9_W261_S260;1;R11C9_C7;R11C9_S230_C7;1;R13C10_D0;R13C10_X03_D0;1;R12C7_D4;R12C7_X07_D4;1;R16C9_D7;R16C9_W221_D7;1;R4C5_D2;R4C5_X03_D2;1;R4C8_W21;R4C8_N212_W210;1;R8C4_W22;R8C4_N221_W220;1;R8C3_X01;R8C3_W221_X01;1;R8C3_C2;R8C3_X01_C2;1;R7C6_N27;R7C6_N272_N270;1;R5C6_N27;R5C6_N272_N270;1;R4C6_X06;R4C6_N271_X06;1;R13C10_S27;R13C10_S262_S270;1;R9C10_S23;R9C10_W232_S230;1;R6C12_W26;R6C12_N262_W260;1;R13C9_D6;R13C9_X02_D6;1;R15C10_W27;R15C10_S272_W270;1;R15C8_X08;R15C8_W272_X08;1;R6C10_A5;R6C10_X07_A5;1;R16C9_W26;R16C9_S261_W260;1;R16C8_X03;R16C8_W261_X03;1;R5C6_X08;R5C6_W272_X08;1;R5C6_C7;R5C6_X08_C7;1;R16C7_D5;R16C7_S261_D5;1;R9C8_S26;R9C8_W262_S260;1;R4C6_W24;R4C6_W212_W240;1;R4C5_X03;R4C5_W241_X03;1;R16C8_D7;R16C8_W222_D7;1;R16C8_D2;R16C8_X03_D2;1;R6C7_C7;R6C7_W261_C7;1;R8C12_N21;R8C12_N111_N210;1;R13C7_S23;R13C7_S232_S230;1;R9C12_C3;R9C12_X02_C3;1;R5C6_W27;R5C6_W272_W270;1;R6C8_N21;R6C8_W212_N210;1;R3C8_X03;R3C8_N241_X03;1;R9C12_SN10;R9C12_Q3_SN10;1;R12C9_C7;R12C9_W261_C7;1;R12C9_C2;R12C9_W261_C2;1;R9C6_N27;R9C6_W272_N270;1;R9C12_X02;R9C12_Q3_X02;1;R5C5_N27;R5C5_W271_N270;1;R3C5_X04;R3C5_N272_X04;1;R3C5_D7;R3C5_X04_D7;1;R11C7_S23;R11C7_W231_S230;1;R5C9_D5;R5C9_N261_D5;1;R6C9_N26;R6C9_W261_N260;1;R9C6_W22;R9C6_W272_W220;1;R9C4_N22;R9C4_W222_N220;1;R7C4_W22;R7C4_N222_W220;1;R7C3_N22;R7C3_W221_N220;1;R6C3_C6;R6C3_N221_C6;1;R9C4_W22;R9C4_W222_W220;1;R9C3_D5;R9C3_W221_D5;1;R15C8_C5;R15C8_X08_C5;1;R9C12_W23;R9C12_Q3_W230;1;R9C10_W26;R9C10_W232_W260;1;R9C8_W27;R9C8_W262_W270;1;R9C6_S27;R9C6_W272_S270;1;R15C7_S23;R15C7_S232_S230;1;R15C7_C6;R15C7_S230_C6;1;R4C12_C7;R4C12_X08_C7;1;R4C6_N26;R4C6_N232_N260;1;R5C10_W26;R5C10_N262_W260;1;R7C8_C7;R7C8_X05_C7;1;R7C4_X02;R7C4_W232_X02;1;R4C8_N24;R4C8_N212_N240;1;R6C8_X06;R6C8_N271_X06;1;R6C8_C4;R6C8_X06_C4;1;R3C8_D1;R3C8_X03_D1;1;R9C12_Q3;;1;R14C9_C2;R14C9_S261_C2;1;R5C9_C4;R5C9_W261_C4;1;R3C4_X02;R3C4_N272_X02;1;R3C4_D7;R3C4_X02_D7;1;R7C10_N26;R7C10_N232_N260;1;R6C10_W26;R6C10_N261_W260;1;R7C5_C7;R7C5_W261_C7;1;R9C10_N23;R9C10_W232_N230;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:5.17-5.29"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879422 ] ,
          "attributes": {
            "ROUTING": "R15C7_F7;;1;R15C7_E10;R15C7_F7_E100;1;R15C8_D1;R15C8_E101_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879414 ] ,
          "attributes": {
            "ROUTING": "R9C11_EW10;R9C11_F6_EW10;1;R9C10_S21;R9C10_W111_S210;1;R11C10_B1;R11C10_S212_B1;1;R9C11_E10;R9C11_F6_E100;1;R9C11_A5;R9C11_E100_A5;1;R6C11_X04;R6C11_N272_X04;1;R6C11_B0;R6C11_X04_B0;1;R8C11_N27;R8C11_N131_N270;1;R6C11_N27;R6C11_N272_N270;1;R5C11_A3;R5C11_N271_A3;1;R5C11_B0;R5C11_N231_B0;1;R9C11_N13;R9C11_F6_N130;1;R8C11_N23;R8C11_N131_N230;1;R6C11_N23;R6C11_N232_N230;1;R11C11_W26;R11C11_S262_W260;1;R11C10_C0;R11C10_W261_C0;1;R12C11_W26;R12C11_S261_W260;1;R12C9_C6;R12C9_W262_C6;1;R9C9_S26;R9C9_W262_S260;1;R11C9_S27;R11C9_S262_S270;1;R13C9_S22;R13C9_S272_S220;1;R14C9_C7;R14C9_S221_C7;1;R9C11_W26;R9C11_F6_W260;1;R9C9_W26;R9C9_W262_W260;1;R9C7_N26;R9C7_W262_N260;1;R7C7_N26;R7C7_N262_N260;1;R6C7_C3;R6C7_N261_C3;1;R15C11_W26;R15C11_S262_W260;1;R15C9_W26;R15C9_W262_W260;1;R15C8_C1;R15C8_W261_C1;1;R9C11_F6;;1;R9C11_S26;R9C11_F6_S260;1;R11C11_S26;R11C11_S262_S260;1;R15C11_S26;R15C11_S262_S260;1;R16C11_W26;R16C11_S261_W260;1;R13C11_S26;R13C11_S262_S260;1;R16C10_C4;R16C10_W261_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879412 ] ,
          "attributes": {
            "ROUTING": "R15C8_F5;;1;R15C8_S10;R15C8_F5_S100;1;R15C8_B1;R15C8_S100_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879411 ] ,
          "attributes": {
            "ROUTING": "R16C8_F2;;1;R16C8_SN10;R16C8_F2_SN10;1;R15C8_A1;R15C8_N111_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charAddress[2]": {
          "hide_name": 0,
          "bits": [ 3879384 ] ,
          "attributes": {
            "ROUTING": "R13C8_X08;R13C8_W252_X08;1;R13C8_C7;R13C8_X08_C7;1;R14C8_C6;R14C8_X06_C6;1;R4C11_X05;R4C11_N242_X05;1;R4C11_A2;R4C11_X05_A2;1;R8C10_B2;R8C10_X01_B2;1;R6C10_D5;R6C10_W201_D5;1;R6C8_D4;R6C8_W201_D4;1;R6C5_D7;R6C5_W202_D7;1;R7C11_C0;R7C11_N241_C0;1;R8C11_N24;R8C11_N212_N240;1;R7C10_X06;R7C10_W211_X06;1;R7C10_A5;R7C10_X06_A5;1;R11C12_A5;R11C12_E111_A5;1;R11C10_B7;R11C10_W111_B7;1;R8C11_N20;R8C11_N202_N200;1;R7C11_D2;R7C11_N201_D2;1;R12C10_W25;R12C10_S251_W250;1;R12C9_X04;R12C9_W251_X04;1;R12C9_C3;R12C9_X04_C3;1;R7C11_W21;R7C11_N211_W210;1;R7C9_X02;R7C9_W212_X02;1;R7C9_C0;R7C9_X02_C0;1;R10C11_N21;R10C11_N111_N210;1;R11C11_SN10;R11C11_Q2_SN10;1;R9C11_A6;R9C11_N211_A6;1;R6C7_W20;R6C7_W252_W200;1;R5C11_A1;R5C11_X03_A1;1;R11C9_D7;R11C9_W222_D7;1;R6C11_W20;R6C11_N202_W200;1;R6C9_W20;R6C9_W202_W200;1;R13C10_W25;R13C10_S252_W250;1;R13C8_S25;R13C8_W252_S250;1;R14C8_X06;R14C8_S251_X06;1;R4C11_C0;R4C11_N242_C0;1;R11C11_S13;R11C11_Q2_S130;1;R11C11_B2;R11C11_S130_B2;1;R11C11_B3;R11C11_S130_B3;1;R11C10_S25;R11C10_W111_S250;1;R13C10_S25;R13C10_S252_S250;1;R15C10_S20;R15C10_S252_S200;1;R16C10_X01;R16C10_S201_X01;1;R16C10_C1;R16C10_X01_C1;1;R12C7_C5;R12C7_S221_C5;1;R11C11_N10;R11C11_Q2_N100;1;R10C11_N20;R10C11_N101_N200;1;R8C11_N21;R8C11_N202_N210;1;R6C11_N24;R6C11_N212_N240;1;R4C11_N24;R4C11_N242_N240;1;R3C11_C2;R3C11_N241_C2;1;R9C7_W22;R9C7_W222_W220;1;R9C6_D6;R9C6_W221_D6;1;R9C9_N22;R9C9_N222_N220;1;R7C9_N22;R7C9_N222_N220;1;R5C9_X01;R5C9_N222_X01;1;R5C9_C0;R5C9_X01_C0;1;R8C11_W20;R8C11_N202_W200;1;R5C11_X03;R5C11_N241_X03;1;R3C8_C1;R3C8_X04_C1;1;R4C6_C6;R4C6_S222_C6;1;R4C5_C2;R4C5_N261_C2;1;R13C7_S22;R13C7_S222_S220;1;R15C7_C7;R15C7_S222_C7;1;R8C10_X01;R8C10_W201_X01;1;R4C11_X01;R4C11_N242_X01;1;R6C9_W25;R6C9_W242_W250;1;R11C5_N22;R11C5_W222_N220;1;R9C5_N22;R9C5_N222_N220;1;R9C5_W26;R9C5_W232_W260;1;R11C6_N22;R11C6_W221_N220;1;R2C6_S22;R2C6_S818_S220;1;R5C8_E22;R5C8_N814_E220;1;R4C11_B4;R4C11_X01_B4;1;R11C11_EW10;R11C11_Q2_EW10;1;R11C12_N21;R11C12_E111_N210;1;R9C12_N21;R9C12_N212_N210;1;R11C9_N22;R11C9_W222_N220;1;R11C7_W22;R11C7_W222_W220;1;R3C8_X04;R3C8_S212_X04;1;R9C7_W23;R9C7_W222_W230;1;R9C8_N81;R9C8_N222_N810;1;R1C8_S21;R1C8_N818_S210;1;R11C9_W22;R11C9_W222_W220;1;R11C7_S22;R11C7_W222_S220;1;R5C6_X04;R5C6_N232_X04;1;R7C6_N23;R7C6_N222_N230;1;R5C6_D7;R5C6_X04_D7;1;R11C8_N22;R11C8_W221_N220;1;R7C6_N81;R7C6_N222_N810;1;R9C4_C3;R9C4_W261_C3;1;R6C11_W24;R6C11_N242_W240;1;R7C12_B5;R7C12_X08_B5;1;R11C11_Q2;;1;R11C11_W22;R11C11_Q2_W220;1;R9C9_W22;R9C9_N222_W220;1;R7C12_X08;R7C12_N212_X08;1;R5C8_C7;R5C8_E220_C7;1;R7C12_A6;R7C12_N212_A6;1;R9C6_N22;R9C6_N222_N220;1;R7C5_N23;R7C5_N222_N230;1;R5C5_N26;R5C5_N232_N260;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:5.17-5.29"
          }
        },
        "charAddress[0]": {
          "hide_name": 0,
          "bits": [ 3879362 ] ,
          "attributes": {
            "ROUTING": "R12C10_X02;R12C10_S231_X02;1;R12C10_D5;R12C10_X02_D5;1;R14C9_D2;R14C9_X03_D2;1;R15C7_D6;R15C7_X02_D6;1;R3C5_C7;R3C5_W242_C7;1;R14C8_D0;R14C8_X03_D0;1;R5C9_C5;R5C9_X05_C5;1;R9C12_B5;R9C12_X01_B5;1;R7C12_X07;R7C12_N222_X07;1;R7C12_B0;R7C12_X07_B0;1;R7C11_C4;R7C11_X05_C4;1;R9C12_W10;R9C12_Q2_W100;1;R9C11_N24;R9C11_W101_N240;1;R7C11_C2;R7C11_N242_C2;1;R11C10_X01;R11C10_S222_X01;1;R11C10_C2;R11C10_X01_C2;1;R7C12_N23;R7C12_N222_N230;1;R5C12_W23;R5C12_N232_W230;1;R5C11_B7;R5C11_W231_B7;1;R9C12_EW10;R9C12_Q2_EW10;1;R9C11_B7;R9C11_W111_B7;1;R7C9_X05;R7C9_W221_X05;1;R7C9_B0;R7C9_X05_B0;1;R5C11_N25;R5C11_N252_N250;1;R12C9_D2;R12C9_S221_D2;1;R14C9_X03;R14C9_W261_X03;1;R4C11_C4;R4C11_N201_C4;1;R5C11_N20;R5C11_N252_N200;1;R4C11_A3;R4C11_N251_A3;1;R9C8_D6;R9C8_X02_D6;1;R7C11_C6;R7C11_X05_C6;1;R7C11_X05;R7C11_N242_X05;1;R9C8_D5;R9C8_X02_D5;1;R9C8_X02;R9C8_W232_X02;1;R9C8_D4;R9C8_X02_D4;1;R3C12_W22;R3C12_N222_W220;1;R3C11_D2;R3C11_W221_D2;1;R13C10_C0;R13C10_X04_C0;1;R12C9_X07;R12C9_S221_X07;1;R12C9_D7;R12C9_X07_D7;1;R9C8_W26;R9C8_W232_W260;1;R9C6_C6;R9C6_W262_C6;1;R7C8_X04;R7C8_N232_X04;1;R7C8_D7;R7C8_X04_D7;1;R7C12_W22;R7C12_N222_W220;1;R7C10_W22;R7C10_W222_W220;1;R7C8_D4;R7C8_W222_D4;1;R5C12_W22;R5C12_N222_W220;1;R5C11_X01;R5C11_W221_X01;1;R5C11_B4;R5C11_X01_B4;1;R11C8_W22;R11C8_W222_W220;1;R11C7_N22;R11C7_W221_N220;1;R11C7_C1;R11C7_N220_C1;1;R7C12_E22;R7C12_N222_E220;1;R7C13_D2;R7C13_E221_D2;1;R11C10_W22;R11C10_S222_W220;1;R8C11_W24;R8C11_N241_W240;1;R8C10_C2;R8C10_W241_C2;1;R7C9_N24;R7C9_W242_N240;1;R7C11_W24;R7C11_N242_W240;1;R5C9_X05;R5C9_N242_X05;1;R7C10_N24;R7C10_W241_N240;1;R6C10_X03;R6C10_N241_X03;1;R9C4_X03;R9C4_W262_X03;1;R9C4_D3;R9C4_X03_D3;1;R7C7_N23;R7C7_N232_N230;1;R6C7_X02;R6C7_N231_X02;1;R6C7_D7;R6C7_X02_D7;1;R7C11_N25;R7C11_N242_N250;1;R11C9_S22;R11C9_W221_S220;1;R13C9_C6;R13C9_S222_C6;1;R14C10_W26;R14C10_S261_W260;1;R13C10_X04;R13C10_S232_X04;1;R11C10_S23;R11C10_S222_S230;1;R13C10_S26;R13C10_S232_S260;1;R15C10_S26;R15C10_S262_S260;1;R5C9_D4;R5C9_N262_D4;1;R9C12_N22;R9C12_Q2_N220;1;R7C12_N22;R7C12_N222_N220;1;R5C12_N22;R5C12_N222_N220;1;R5C7_C3;R5C7_W261_C3;1;R4C7_X01;R4C7_S202_X01;1;R4C7_C3;R4C7_X01_C3;1;R4C6_X04;R4C6_W272_X04;1;R4C6_D4;R4C6_X04_D4;1;R9C12_B3;R9C12_X01_B3;1;R14C8_X03;R14C8_S261_X03;1;R12C8_W23;R12C8_S231_W230;1;R12C7_X06;R12C7_W231_X06;1;R9C12_B2;R9C12_X01_B2;1;R11C8_E23;R11C8_S232_E230;1;R11C8_C5;R11C8_E230_C5;1;R5C8_W26;R5C8_N262_W260;1;R7C4_N26;R7C4_N262_N260;1;R6C4_E26;R6C4_N261_E260;1;R6C5_C7;R6C5_E261_C7;1;R3C6_C4;R3C6_X06_C4;1;R9C12_X01;R9C12_Q2_X01;1;R12C8_X08;R12C8_S231_X08;1;R12C8_C7;R12C8_X08_C7;1;R15C10_D6;R15C10_S262_D6;1;R16C9_C5;R16C9_X08_C5;1;R8C4_D5;R8C4_N261_D5;1;R13C8_S22;R13C8_S222_S220;1;R15C7_X02;R15C7_W231_X02;1;R3C7_W23;R3C7_N804_W230;1;R3C6_X06;R3C6_W231_X06;1;R2C7_S20;R2C7_S808_S200;1;R7C8_N26;R7C8_N232_N260;1;R9C8_N23;R9C8_W232_N230;1;R5C8_D6;R5C8_N262_D6;1;R16C7_C5;R16C7_W261_C5;1;R4C8_W27;R4C8_N271_W270;1;R6C10_B5;R6C10_X03_B5;1;R13C9_S23;R13C9_S222_S230;1;R15C9_S23;R15C9_S232_S230;1;R16C9_X08;R16C9_S231_X08;1;R7C4_X05;R7C4_N262_X05;1;R7C4_C7;R7C4_X05_C7;1;R9C10_S22;R9C10_W222_S220;1;R11C6_S22;R11C6_W222_S220;1;R11C8_S22;R11C8_W222_S220;1;R15C8_W23;R15C8_S232_W230;1;R16C9_C7;R16C9_X08_C7;1;R11C8_C4;R11C8_S220_C4;1;R13C8_S23;R13C8_S222_S230;1;R15C8_S26;R15C8_S232_S260;1;R9C8_S23;R9C8_W232_S230;1;R11C8_S23;R11C8_S232_S230;1;R15C8_S22;R15C8_S222_S220;1;R16C8_C2;R16C8_S261_C2;1;R16C8_C7;R16C8_S221_C7;1;R3C7_W24;R3C7_W212_W240;1;R7C9_N26;R7C9_N232_N260;1;R15C8_D5;R15C8_S262_D5;1;R7C7_N80;R7C7_N232_N800;1;R16C8_W26;R16C8_S261_W260;1;R5C8_N27;R5C8_N262_N270;1;R5C8_D4;R5C8_N262_D4;1;R3C11_W20;R3C11_N202_W200;1;R3C9_W21;R3C9_W202_W210;1;R7C11_D3;R7C11_W221_D3;1;R13C8_S26;R13C8_S232_S260;1;R4C4_D0;R4C4_N221_D0;1;R9C6_S23;R9C6_W232_S230;1;R11C6_S26;R11C6_S232_S260;1;R13C6_S26;R13C6_S262_S260;1;R15C6_S26;R15C6_S262_S260;1;R16C6_C0;R16C6_S261_C0;1;R9C7_N23;R9C7_W231_N230;1;R11C6_C4;R11C6_S220_C4;1;R9C9_N23;R9C9_W231_N230;1;R15C10_D0;R15C10_S260_D0;1;R12C7_C4;R12C7_X06_C4;1;R9C12_Q2;;1;R9C12_W22;R9C12_Q2_W220;1;R9C10_W23;R9C10_W222_W230;1;R9C8_W23;R9C8_W232_W230;1;R9C6_W26;R9C6_W232_W260;1;R9C4_N26;R9C4_W262_N260;1;R7C4_N27;R7C4_N262_N270;1;R5C4_N22;R5C4_N272_N220;1;R3C4_C7;R3C4_N222_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:5.17-5.29"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879360 ] ,
          "attributes": {
            "ROUTING": "R6C5_F0;;1;R6C5_X05;R6C5_F0_X05;1;R6C5_B7;R6C5_X05_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879359 ] ,
          "attributes": {
            "ROUTING": "R5C5_F7;;1;R5C5_S10;R5C5_F7_S100;1;R6C5_A7;R6C5_S101_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut3[4]": {
          "hide_name": 0,
          "bits": [ 3879356 ] ,
          "attributes": {
            "ROUTING": "R8C10_Q3;;1;R8C10_W13;R8C10_Q3_W130;1;R8C10_B7;R8C10_W130_B7;1",
            "hdlname": "row3 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:138.15-138.25"
          }
        },
        "charOut3[5]": {
          "hide_name": 0,
          "bits": [ 3879352 ] ,
          "attributes": {
            "ROUTING": "R7C10_Q2;;1;R7C10_S22;R7C10_Q2_S220;1;R9C10_X07;R9C10_S222_X07;1;R9C10_B6;R9C10_X07_B6;1",
            "hdlname": "row3 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:138.15-138.25"
          }
        },
        "charOut2[0]": {
          "hide_name": 0,
          "bits": [ 3879348 ] ,
          "attributes": {
            "ROUTING": "R7C11_Q1;;1;R7C11_E10;R7C11_Q1_E100;1;R7C11_A5;R7C11_E100_A5;1",
            "hdlname": "row2 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:52.15-52.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882039 ] ,
          "attributes": {
            "ROUTING": "R14C19_F6;;1;R14C19_SN20;R14C19_F6_SN20;1;R15C19_S26;R15C19_S121_S260;1;R17C19_X01;R17C19_S262_X01;1;R17C19_B2;R17C19_X01_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut2[1]": {
          "hide_name": 0,
          "bits": [ 3879343 ] ,
          "attributes": {
            "ROUTING": "R5C11_Q0;;1;R5C11_E13;R5C11_Q0_E130;1;R5C11_A6;R5C11_E130_A6;1",
            "hdlname": "row2 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:52.15-52.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3882051 ] ,
          "attributes": {
            "ROUTING": "R16C18_F7;;1;R16C18_X04;R16C18_F7_X04;1;R16C18_C2;R16C18_X04_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut2[2]": {
          "hide_name": 0,
          "bits": [ 3879338 ] ,
          "attributes": {
            "ROUTING": "R5C11_Q3;;1;R5C11_S13;R5C11_Q3_S130;1;R5C11_B2;R5C11_S130_B2;1",
            "hdlname": "row2 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:52.15-52.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882024 ] ,
          "attributes": {
            "ROUTING": "R6C17_F1;;1;R6C17_X06;R6C17_F1_X06;1;R6C17_A4;R6C17_X06_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut2[3]": {
          "hide_name": 0,
          "bits": [ 3879333 ] ,
          "attributes": {
            "ROUTING": "R6C11_Q0;;1;R6C11_X05;R6C11_Q0_X05;1;R6C11_A2;R6C11_X05_A2;1",
            "hdlname": "row2 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:52.15-52.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882033 ] ,
          "attributes": {
            "ROUTING": "R6C15_F1;;1;R6C15_B2;R6C15_F1_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut2[4]": {
          "hide_name": 0,
          "bits": [ 3879328 ] ,
          "attributes": {
            "ROUTING": "R8C10_Q2;;1;R8C10_E13;R8C10_Q2_E130;1;R8C10_A7;R8C10_E130_A7;1",
            "hdlname": "row2 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:52.15-52.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1[2]": {
          "hide_name": 0,
          "bits": [ 3882040 ] ,
          "attributes": {
            "ROUTING": "R16C19_F6;;1;R16C19_S26;R16C19_F6_S260;1;R17C19_C2;R17C19_S261_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut2[5]": {
          "hide_name": 0,
          "bits": [ 3879323 ] ,
          "attributes": {
            "ROUTING": "R9C11_Q3;;1;R9C11_W13;R9C11_Q3_W130;1;R9C10_A6;R9C10_W131_A6;1",
            "hdlname": "row2 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:52.15-52.25"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3879319 ] ,
          "attributes": {
            "ROUTING": "R9C11_A3;R9C11_F5_A3;1;R11C11_E25;R11C11_S252_E250;1;R11C13_E25;R11C13_E252_E250;1;R11C14_A6;R11C14_E251_A6;1;R13C14_A1;R13C14_E251_A1;1;R9C11_F5;;1;R9C11_S25;R9C11_F5_S250;1;R11C11_S25;R11C11_S252_S250;1;R13C11_E25;R13C11_S252_E250;1;R13C13_E25;R13C13_E252_E250;1;R13C14_A2;R13C14_E251_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOut2[6]": {
          "hide_name": 0,
          "bits": [ 3879316 ] ,
          "attributes": {
            "ROUTING": "R11C10_Q1;;1;R11C10_W10;R11C10_Q1_W100;1;R11C10_B5;R11C10_W100_B5;1",
            "hdlname": "row2 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:52.15-52.25"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882025 ] ,
          "attributes": {
            "ROUTING": "R6C17_F3;;1;R6C17_B4;R6C17_F3_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[28]": {
          "hide_name": 0,
          "bits": [ 3879300 ] ,
          "attributes": {
            "ROUTING": "R15C7_B3;R15C7_Q3_B3;1;R15C7_Q3;;1;R15C7_E23;R15C7_Q3_E230;1;R15C8_B5;R15C8_E231_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881953 ] ,
          "attributes": {
            "ROUTING": "R9C19_F7;;1;R9C19_X08;R9C19_F7_X08;1;R9C19_C6;R9C19_X08_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879294 ] ,
          "attributes": {
            "ROUTING": "R6C3_F0;;1;R6C3_X01;R6C3_F0_X01;1;R6C3_C1;R6C3_X01_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879286 ] ,
          "attributes": {
            "ROUTING": "R6C3_F1;;1;R6C3_X02;R6C3_F1_X02;1;R6C3_C3;R6C3_X02_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[29]": {
          "hide_name": 0,
          "bits": [ 3879283 ] ,
          "attributes": {
            "ROUTING": "R6C3_B3;R6C3_Q3_B3;1;R6C3_S10;R6C3_Q3_S100;1;R6C3_B1;R6C3_S100_B1;1;R6C3_Q3;;1;R6C3_E13;R6C3_Q3_E130;1;R6C3_A6;R6C3_E130_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3881947 ] ,
          "attributes": {
            "ROUTING": "R9C19_S21;R9C19_F1_S210;1;R9C19_A7;R9C19_S210_A7;1;R9C19_F1;;1;R9C19_N10;R9C19_F1_N100;1;R8C19_D3;R8C19_N101_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[30]": {
          "hide_name": 0,
          "bits": [ 3879277 ] ,
          "attributes": {
            "ROUTING": "R13C10_B3;R13C10_Q3_B3;1;R13C10_Q3;;1;R13C10_S10;R13C10_Q3_S100;1;R13C10_B0;R13C10_S100_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881942 ] ,
          "attributes": {
            "ROUTING": "R6C19_F1;;1;R6C19_SN20;R6C19_F1_SN20;1;R7C19_W22;R7C19_S121_W220;1;R7C19_C2;R7C19_W220_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[31]": {
          "hide_name": 0,
          "bits": [ 3879271 ] ,
          "attributes": {
            "ROUTING": "R14C8_B3;R14C8_Q3_B3;1;R14C8_Q3;;1;R14C8_E13;R14C8_Q3_E130;1;R14C9_B2;R14C9_E131_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881941 ] ,
          "attributes": {
            "ROUTING": "R8C19_F3;;1;R8C19_N13;R8C19_F3_N130;1;R7C19_B2;R7C19_N131_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_95_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879265 ] ,
          "attributes": {
            "ROUTING": "R12C8_F3;;1;R12C8_E10;R12C8_F3_E100;1;R12C8_C0;R12C8_E100_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[32]": {
          "hide_name": 0,
          "bits": [ 3879263 ] ,
          "attributes": {
            "ROUTING": "R12C8_S10;R12C8_Q0_S100;1;R12C8_B0;R12C8_S100_B0;1;R12C8_N13;R12C8_Q0_N130;1;R12C8_A3;R12C8_N130_A3;1;R12C8_Q0;;1;R12C8_SN20;R12C8_Q0_SN20;1;R11C8_A5;R11C8_N121_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881939 ] ,
          "attributes": {
            "ROUTING": "R7C15_F6;;1;R7C15_C5;R7C15_F6_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_94_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879258 ] ,
          "attributes": {
            "ROUTING": "R9C4_F6;;1;R9C4_C0;R9C4_F6_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[33]": {
          "hide_name": 0,
          "bits": [ 3879255 ] ,
          "attributes": {
            "ROUTING": "R9C4_E13;R9C4_Q0_E130;1;R9C4_A6;R9C4_E130_A6;1;R9C4_S10;R9C4_Q0_S100;1;R9C4_B0;R9C4_S100_B0;1;R9C4_Q0;;1;R9C4_E20;R9C4_Q0_E200;1;R9C6_X01;R9C6_E202_X01;1;R9C6_A7;R9C6_X01_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881937 ] ,
          "attributes": {
            "ROUTING": "R7C15_F5;;1;R7C15_E10;R7C15_F5_E100;1;R7C16_E24;R7C16_E101_E240;1;R7C18_C1;R7C18_E242_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_93_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879250 ] ,
          "attributes": {
            "ROUTING": "R3C5_F6;;1;R3C5_C2;R3C5_F6_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[34]": {
          "hide_name": 0,
          "bits": [ 3879248 ] ,
          "attributes": {
            "ROUTING": "R3C5_B2;R3C5_X01_B2;1;R3C5_A6;R3C5_X01_A6;1;R3C5_Q2;;1;R3C5_X01;R3C5_Q2_X01;1;R3C5_A7;R3C5_X01_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881936 ] ,
          "attributes": {
            "ROUTING": "R7C19_F2;;1;R7C19_EW10;R7C19_F2_EW10;1;R7C18_B1;R7C18_W111_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_92_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879243 ] ,
          "attributes": {
            "ROUTING": "R3C8_F6;;1;R3C8_C4;R3C8_F6_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[35]": {
          "hide_name": 0,
          "bits": [ 3879241 ] ,
          "attributes": {
            "ROUTING": "R3C8_W10;R3C8_Q4_W100;1;R3C8_B4;R3C8_W100_B4;1;R3C8_A6;R3C8_E130_A6;1;R3C8_A1;R3C8_N100_A1;1;R3C8_Q4;;1;R3C8_E13;R3C8_Q4_E130;1;R3C8_N10;R3C8_Q4_N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881935 ] ,
          "attributes": {
            "ROUTING": "R6C18_F0;;1;R6C18_S13;R6C18_F0_S130;1;R7C18_A1;R7C18_S131_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_91_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879236 ] ,
          "attributes": {
            "ROUTING": "R5C5_F2;;1;R5C5_X05;R5C5_F2_X05;1;R5C5_C4;R5C5_X05_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[36]": {
          "hide_name": 0,
          "bits": [ 3879233 ] ,
          "attributes": {
            "ROUTING": "R5C5_B4;R5C5_X03_B4;1;R5C5_X07;R5C5_Q4_X07;1;R5C5_A2;R5C5_X07_A2;1;R5C5_Q4;;1;R5C5_X03;R5C5_Q4_X03;1;R5C5_A7;R5C5_X03_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881933 ] ,
          "attributes": {
            "ROUTING": "R16C19_F0;;1;R16C19_E10;R16C19_F0_E100;1;R16C19_W22;R16C19_E100_W220;1;R16C19_C2;R16C19_W220_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879228 ] ,
          "attributes": {
            "ROUTING": "R3C4_F1;;1;R3C4_N10;R3C4_F1_N100;1;R3C4_C4;R3C4_N100_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[37]": {
          "hide_name": 0,
          "bits": [ 3879226 ] ,
          "attributes": {
            "ROUTING": "R3C4_B4;R3C4_X03_B4;1;R3C4_A1;R3C4_X03_A1;1;R3C4_Q4;;1;R3C4_X03;R3C4_Q4_X03;1;R3C4_A7;R3C4_X03_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881923 ] ,
          "attributes": {
            "ROUTING": "R15C20_F7;;1;R15C20_A3;R15C20_F7_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[118]": {
          "hide_name": 0,
          "bits": [ 3879222 ] ,
          "attributes": {
            "ROUTING": "R12C7_S13;R12C7_Q2_S130;1;R12C7_B2;R12C7_S130_B2;1;R12C7_Q2;;1;R12C7_W10;R12C7_Q2_W100;1;R12C7_B4;R12C7_W100_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881955 ] ,
          "attributes": {
            "ROUTING": "R9C18_F1;;1;R9C18_E10;R9C18_F1_E100;1;R9C19_D6;R9C19_E101_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_89_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879216 ] ,
          "attributes": {
            "ROUTING": "R11C8_F3;;1;R11C8_E10;R11C8_F3_E100;1;R11C8_C0;R11C8_E100_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[38]": {
          "hide_name": 0,
          "bits": [ 3879214 ] ,
          "attributes": {
            "ROUTING": "R11C8_B0;R11C8_X05_B0;1;R11C8_A3;R11C8_X05_A3;1;R11C8_Q0;;1;R11C8_X05;R11C8_Q0_X05;1;R11C8_A4;R11C8_X05_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881919 ] ,
          "attributes": {
            "ROUTING": "R13C20_F4;;1;R13C20_S24;R13C20_F4_S240;1;R15C20_D7;R15C20_S242_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879210 ] ,
          "attributes": {
            "ROUTING": "R3C5_E27;R3C5_E262_E270;1;R3C7_E27;R3C7_E272_E270;1;R3C8_X08;R3C8_E271_X08;1;R3C8_C6;R3C8_X08_C6;1;R12C5_E27;R12C5_S271_E270;1;R12C7_E27;R12C7_E272_E270;1;R12C8_X04;R12C8_E271_X04;1;R12C8_C3;R12C8_X04_C3;1;R5C3_S13;R5C3_F6_S130;1;R5C3_N26;R5C3_F6_N260;1;R6C3_A1;R6C3_S131_A1;1;R5C5_C2;R5C5_E262_C2;1;R5C4_S26;R5C4_E261_S260;1;R7C4_S26;R7C4_S262_S260;1;R9C4_X05;R9C4_S262_X05;1;R9C4_C6;R9C4_X05_C6;1;R9C5_E27;R9C5_S272_E270;1;R9C7_X04;R9C7_E272_X04;1;R9C7_B1;R9C7_X04_B1;1;R12C7_C1;R12C7_X04_C1;1;R9C5_S27;R9C5_S272_S270;1;R11C5_S27;R11C5_S272_S270;1;R7C5_S27;R7C5_S262_S270;1;R11C7_E27;R11C7_E272_E270;1;R11C8_X04;R11C8_E271_X04;1;R11C8_C3;R11C8_X04_C3;1;R5C3_F6;;1;R5C3_E26;R5C3_F6_E260;1;R3C3_E26;R3C3_N262_E260;1;R12C7_X04;R12C7_E272_X04;1;R11C5_E27;R11C5_S272_E270;1;R5C5_S26;R5C5_E262_S260;1;R3C4_C1;R3C4_E261_C1;1;R3C5_C6;R3C5_E262_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879207 ] ,
          "attributes": {
            "ROUTING": "R12C7_F1;;1;R12C7_E13;R12C7_F1_E130;1;R12C7_C3;R12C7_E130_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[39]": {
          "hide_name": 0,
          "bits": [ 3879205 ] ,
          "attributes": {
            "ROUTING": "R12C7_B3;R12C7_Q3_B3;1;R12C7_N10;R12C7_Q3_N100;1;R12C7_A1;R12C7_N100_A1;1;R12C7_Q3;;1;R12C7_SN10;R12C7_Q3_SN10;1;R11C7_A1;R11C7_N111_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881916 ] ,
          "attributes": {
            "ROUTING": "R16C17_F4;;1;R16C17_C0;R16C17_F4_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_87_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879199 ] ,
          "attributes": {
            "ROUTING": "R8C7_F6;;1;R8C7_C0;R8C7_F6_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[40]": {
          "hide_name": 0,
          "bits": [ 3879197 ] ,
          "attributes": {
            "ROUTING": "R8C7_W13;R8C7_Q0_W130;1;R8C7_B6;R8C7_W130_B6;1;R8C7_Q0;;1;R8C7_S10;R8C7_Q0_S100;1;R9C7_E24;R9C7_S101_E240;1;R9C8_X07;R9C8_E241_X07;1;R9C8_A5;R9C8_X07_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I2[1]": {
          "hide_name": 0,
          "bits": [ 3881915 ] ,
          "attributes": {
            "ROUTING": "R14C17_S13;R14C17_F7_S130;1;R15C17_S23;R15C17_S131_S230;1;R16C17_B0;R16C17_S231_B0;1;R14C17_F7;;1;R14C17_W10;R14C17_F7_W100;1;R14C17_N23;R14C17_W100_N230;1;R13C17_A6;R13C17_N231_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879189 ] ,
          "attributes": {
            "ROUTING": "R7C6_F0;;1;R7C6_E13;R7C6_F0_E130;1;R7C6_C3;R7C6_E130_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[41]": {
          "hide_name": 0,
          "bits": [ 3879186 ] ,
          "attributes": {
            "ROUTING": "R7C6_W13;R7C6_Q3_W130;1;R7C6_S27;R7C6_W130_S270;1;R8C6_B4;R8C6_S271_B4;1;R7C6_B0;R7C6_S100_B0;1;R7C6_S10;R7C6_Q3_S100;1;R7C6_Q3;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881912 ] ,
          "attributes": {
            "ROUTING": "R16C17_F3;;1;R16C17_X02;R16C17_F3_X02;1;R16C17_C1;R16C17_X02_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879180 ] ,
          "attributes": {
            "ROUTING": "R4C5_F6;;1;R4C5_C0;R4C5_F6_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[42]": {
          "hide_name": 0,
          "bits": [ 3879178 ] ,
          "attributes": {
            "ROUTING": "R4C5_W13;R4C5_Q0_W130;1;R4C5_B6;R4C5_W130_B6;1;R4C5_Q0;;1;R4C5_EW10;R4C5_Q0_EW10;1;R4C6_A4;R4C6_E111_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881909 ] ,
          "attributes": {
            "ROUTING": "R16C17_F0;;1;R16C17_W13;R16C17_F0_W130;1;R16C17_B6;R16C17_W130_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879172 ] ,
          "attributes": {
            "ROUTING": "R4C7_F7;;1;R4C7_X08;R4C7_F7_X08;1;R4C7_C5;R4C7_X08_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[43]": {
          "hide_name": 0,
          "bits": [ 3879169 ] ,
          "attributes": {
            "ROUTING": "R4C7_W13;R4C7_Q5_W130;1;R4C7_B7;R4C7_W130_B7;1;R4C7_Q5;;1;R4C7_E13;R4C7_Q5_E130;1;R4C8_S23;R4C8_E131_S230;1;R5C8_A5;R5C8_S231_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881908 ] ,
          "attributes": {
            "ROUTING": "R16C17_F1;;1;R16C17_X06;R16C17_F1_X06;1;R16C17_A6;R16C17_X06_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879163 ] ,
          "attributes": {
            "ROUTING": "R6C5_F6;;1;R6C5_C2;R6C5_F6_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[44]": {
          "hide_name": 0,
          "bits": [ 3879160 ] ,
          "attributes": {
            "ROUTING": "R6C5_W13;R6C5_Q2_W130;1;R6C5_B6;R6C5_W130_B6;1;R6C5_Q2;;1;R6C5_S10;R6C5_Q2_S100;1;R6C5_B0;R6C5_S100_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881902 ] ,
          "attributes": {
            "ROUTING": "R14C20_F7;;1;R14C20_E10;R14C20_F7_E100;1;R14C20_C1;R14C20_E100_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879149 ] ,
          "attributes": {
            "ROUTING": "R11C7_E25;R11C7_S251_E250;1;R11C8_A0;R11C8_E251_A0;1;R10C7_S25;R10C7_S242_S250;1;R12C7_A3;R12C7_S252_A3;1;R5C5_N20;R5C5_F0_N200;1;R3C5_W20;R3C5_N202_W200;1;R3C4_X05;R3C4_W201_X05;1;R3C4_A4;R3C4_X05_A4;1;R3C5_E20;R3C5_N202_E200;1;R6C7_S21;R6C7_E212_S210;1;R8C7_S24;R8C7_S212_S240;1;R9C5_W21;R9C5_S211_W210;1;R9C4_X02;R9C4_W211_X02;1;R9C4_A0;R9C4_X02_A0;1;R8C5_S21;R8C5_S212_S210;1;R5C5_SN10;R5C5_F0_SN10;1;R6C5_S21;R6C5_S111_S210;1;R10C5_E21;R10C5_S212_E210;1;R6C5_E21;R6C5_S111_E210;1;R6C6_B3;R6C6_E211_B3;1;R3C8_A4;R3C8_X06_A4;1;R10C7_E21;R10C7_E212_E210;1;R10C8_S21;R10C8_E211_S210;1;R12C8_X02;R12C8_S212_X02;1;R12C8_A0;R12C8_X02_A0;1;R5C5_F0;;1;R5C5_E10;R5C5_F0_E100;1;R3C8_X06;R3C8_E211_X06;1;R3C7_E21;R3C7_E202_E210;1;R3C5_X07;R3C5_N202_X07;1;R5C5_A4;R5C5_E100_A4;1;R3C5_A2;R3C5_X07_A2;1;R4C5_W21;R4C5_N111_W210;1;R4C4_B4;R4C4_W211_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879144 ] ,
          "attributes": {
            "ROUTING": "R4C4_F4;;1;R4C4_W13;R4C4_F4_W130;1;R4C4_D2;R4C4_W130_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879143 ] ,
          "attributes": {
            "ROUTING": "R4C4_F5;;1;R4C4_S13;R4C4_F5_S130;1;R4C4_B2;R4C4_S130_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[45]": {
          "hide_name": 0,
          "bits": [ 3879141 ] ,
          "attributes": {
            "ROUTING": "R4C4_S10;R4C4_Q2_S100;1;R4C4_D4;R4C4_S100_D4;1;R4C4_Q2;;1;R4C4_X01;R4C4_Q2_X01;1;R4C4_A0;R4C4_X01_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881901 ] ,
          "attributes": {
            "ROUTING": "R14C19_F4;;1;R14C19_E13;R14C19_F4_E130;1;R14C20_B1;R14C20_E131_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879136 ] ,
          "attributes": {
            "ROUTING": "R8C7_F4;;1;R8C7_C1;R8C7_F4_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[46]": {
          "hide_name": 0,
          "bits": [ 3879134 ] ,
          "attributes": {
            "ROUTING": "R8C7_W10;R8C7_Q1_W100;1;R8C7_B4;R8C7_W100_B4;1;R8C7_Q1;;1;R8C7_E21;R8C7_Q1_E210;1;R8C8_S21;R8C8_E211_S210;1;R9C8_A4;R9C8_S211_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881899 ] ,
          "attributes": {
            "ROUTING": "R14C20_N10;R14C20_F2_N100;1;R14C20_A1;R14C20_N100_A1;1;R14C20_D6;R14C20_F2_D6;1;R14C20_S22;R14C20_F2_S220;1;R16C20_X07;R16C20_S222_X07;1;R16C20_D4;R16C20_X07_D4;1;R14C20_F2;;1;R15C20_W21;R15C20_S111_W210;1;R14C20_SN10;R14C20_F2_SN10;1;R15C19_B4;R15C19_W211_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_I2_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879124 ] ,
          "attributes": {
            "ROUTING": "R6C6_S10;R6C6_F3_S100;1;R7C6_C0;R7C6_S101_C0;1;R4C5_X06;R4C5_N272_X06;1;R4C5_C6;R4C5_X06_C6;1;R6C5_X06;R6C5_W231_X06;1;R6C5_C6;R6C5_X06_C6;1;R6C6_W13;R6C6_F3_W130;1;R6C6_W23;R6C6_F3_W230;1;R6C7_N20;R6C7_E101_N200;1;R4C7_C7;R4C7_N202_C7;1;R8C7_C6;R8C7_X05_C6;1;R6C5_N27;R6C5_W131_N270;1;R7C7_X05;R7C7_S241_X05;1;R7C7_C6;R7C7_X05_C6;1;R6C6_F3;;1;R6C6_E10;R6C6_F3_E100;1;R6C7_S24;R6C7_E101_S240;1;R8C7_X05;R8C7_S242_X05;1;R8C7_C4;R8C7_X05_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879121 ] ,
          "attributes": {
            "ROUTING": "R7C7_F6;;1;R7C7_C3;R7C7_F6_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[47]": {
          "hide_name": 0,
          "bits": [ 3879119 ] ,
          "attributes": {
            "ROUTING": "R7C7_W13;R7C7_Q3_W130;1;R7C7_B6;R7C7_W130_B6;1;R7C7_Q3;;1;R7C7_EW10;R7C7_Q3_EW10;1;R7C8_A7;R7C8_E111_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881895 ] ,
          "attributes": {
            "ROUTING": "R16C18_F4;;1;R16C18_E13;R16C18_F4_E130;1;R16C19_B7;R16C19_E131_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[119]": {
          "hide_name": 0,
          "bits": [ 3879115 ] ,
          "attributes": {
            "ROUTING": "R11C6_B3;R11C6_Q3_B3;1;R11C6_Q3;;1;R11C6_W10;R11C6_Q3_W100;1;R11C6_B4;R11C6_W100_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881921 ] ,
          "attributes": {
            "ROUTING": "R15C20_F2;;1;R15C20_E22;R15C20_F2_E220;1;R15C20_C7;R15C20_E220_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[48]": {
          "hide_name": 0,
          "bits": [ 3879108 ] ,
          "attributes": {
            "ROUTING": "R11C7_X01;R11C7_Q2_X01;1;R11C7_B2;R11C7_X01_B2;1;R11C7_Q2;;1;R11C7_W10;R11C7_Q2_W100;1;R11C7_E23;R11C7_W100_E230;1;R11C8_B5;R11C8_E231_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881892 ] ,
          "attributes": {
            "ROUTING": "R14C20_F5;;1;R14C20_S25;R14C20_F5_S250;1;R16C20_B7;R16C20_S252_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[49]": {
          "hide_name": 0,
          "bits": [ 3879101 ] ,
          "attributes": {
            "ROUTING": "R9C6_S13;R9C6_Q2_S130;1;R9C6_B2;R9C6_S130_B2;1;R9C6_Q2;;1;R9C6_X05;R9C6_Q2_X05;1;R9C6_B7;R9C6_X05_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881890 ] ,
          "attributes": {
            "ROUTING": "R14C20_F1;;1;R14C20_S10;R14C20_F1_S100;1;R15C20_S24;R15C20_S101_S240;1;R16C20_D6;R16C20_S241_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[50]": {
          "hide_name": 0,
          "bits": [ 3879095 ] ,
          "attributes": {
            "ROUTING": "R3C5_W10;R3C5_Q4_W100;1;R3C5_B4;R3C5_W100_B4;1;R3C5_Q4;;1;R3C5_W13;R3C5_Q4_W130;1;R3C5_B7;R3C5_W130_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3881889 ] ,
          "attributes": {
            "ROUTING": "R16C20_C6;R16C20_X05_C6;1;R16C20_F2;;1;R16C20_X05;R16C20_F2_X05;1;R16C20_C7;R16C20_X05_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[51]": {
          "hide_name": 0,
          "bits": [ 3879089 ] ,
          "attributes": {
            "ROUTING": "R3C7_B1;R3C7_Q1_B1;1;R3C7_Q1;;1;R3C7_E13;R3C7_Q1_E130;1;R3C8_B1;R3C8_E131_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881887 ] ,
          "attributes": {
            "ROUTING": "R16C19_E13;R16C19_F7_E130;1;R16C20_B6;R16C20_E131_B6;1;R16C19_F7;;1;R16C19_S27;R16C19_F7_S270;1;R16C19_D3;R16C19_S270_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[52]": {
          "hide_name": 0,
          "bits": [ 3879082 ] ,
          "attributes": {
            "ROUTING": "R5C4_B3;R5C4_Q3_B3;1;R5C4_Q3;;1;R5C4_E13;R5C4_Q3_E130;1;R5C5_B7;R5C5_E131_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881884 ] ,
          "attributes": {
            "ROUTING": "R16C20_F7;;1;R16C20_S13;R16C20_F7_S130;1;R16C20_B3;R16C20_S130_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879074 ] ,
          "attributes": {
            "ROUTING": "R4C4_F7;;1;R4C4_SN20;R4C4_F7_SN20;1;R3C4_C2;R3C4_N121_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879073 ] ,
          "attributes": {
            "ROUTING": "R4C5_C3;R4C5_F4_C3;1;R4C5_F4;;1;R4C5_SN10;R4C5_F4_SN10;1;R3C5_W21;R3C5_N111_W210;1;R3C4_B2;R3C4_W211_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879064 ] ,
          "attributes": {
            "ROUTING": "R4C4_EW10;R4C4_F6_EW10;1;R4C5_A0;R4C5_E111_A0;1;R4C4_SN10;R4C4_F6_SN10;1;R3C4_A2;R3C4_N111_A2;1;R4C4_E10;R4C4_F6_E100;1;R4C4_A4;R4C4_E100_A4;1;R4C4_EW20;R4C4_F6_EW20;1;R4C5_S26;R4C5_E121_S260;1;R6C5_X07;R6C5_S262_X07;1;R6C5_A2;R6C5_X07_A2;1;R4C5_A3;R4C5_X07_A3;1;R4C6_E27;R4C6_E262_E270;1;R4C5_X07;R4C5_E261_X07;1;R4C7_A5;R4C7_E271_A5;1;R7C6_A3;R7C6_S271_A3;1;R7C6_E27;R7C6_S271_E270;1;R7C7_A3;R7C7_E271_A3;1;R8C7_A0;R8C7_E271_A0;1;R4C4_F6;;1;R4C4_E26;R4C4_F6_E260;1;R4C6_S26;R4C6_E262_S260;1;R6C6_S27;R6C6_S262_S270;1;R8C6_E27;R8C6_S272_E270;1;R8C7_A1;R8C7_E271_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[53]": {
          "hide_name": 0,
          "bits": [ 3879061 ] ,
          "attributes": {
            "ROUTING": "R3C4_D2;R3C4_Q2_D2;1;R3C4_Q2;;1;R3C4_W13;R3C4_Q2_W130;1;R3C4_B7;R3C4_W130_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881883 ] ,
          "attributes": {
            "ROUTING": "R16C20_F6;;1;R16C20_N13;R16C20_F6_N130;1;R16C20_A3;R16C20_N130_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_9_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879057 ] ,
          "attributes": {
            "ROUTING": "R11C7_A4;R11C7_F7_A4;1;R11C7_F7;;1;R11C7_S13;R11C7_F7_S130;1;R12C7_A2;R12C7_S131_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[54]": {
          "hide_name": 0,
          "bits": [ 3879055 ] ,
          "attributes": {
            "ROUTING": "R11C7_N24;R11C7_Q4_N240;1;R11C7_B4;R11C7_N240_B4;1;R11C7_Q4;;1;R11C7_E13;R11C7_Q4_E130;1;R11C8_B4;R11C8_E131_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881881 ] ,
          "attributes": {
            "ROUTING": "R14C17_F4;;1;R14C17_S24;R14C17_F4_S240;1;R16C17_C2;R16C17_S242_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I1_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3879046 ] ,
          "attributes": {
            "ROUTING": "R4C5_EW20;R4C5_F3_EW20;1;R4C4_S26;R4C4_W121_S260;1;R5C4_C3;R5C4_S261_C3;1;R3C5_C4;R3C5_E230_C4;1;R4C5_N13;R4C5_F3_N130;1;R3C5_E23;R3C5_N131_E230;1;R3C7_X02;R3C7_E232_X02;1;R3C7_C1;R3C7_X02_C1;1;R11C7_C5;R11C7_E261_C5;1;R9C6_C2;R9C6_S261_C2;1;R4C6_S23;R4C6_E131_S230;1;R4C5_F3;;1;R11C7_C4;R11C7_E261_C4;1;R11C6_E26;R11C6_S261_E260;1;R4C5_E13;R4C5_F3_E130;1;R11C7_C2;R11C7_E261_C2;1;R6C6_S26;R6C6_S232_S260;1;R8C6_S26;R8C6_S262_S260;1;R10C6_S26;R10C6_S262_S260;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_8_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879044 ] ,
          "attributes": {
            "ROUTING": "R11C7_E10;R11C7_F0_E100;1;R11C7_A5;R11C7_E100_A5;1;R11C7_F0;;1;R11C7_W13;R11C7_F0_W130;1;R11C6_A3;R11C6_W131_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[55]": {
          "hide_name": 0,
          "bits": [ 3879042 ] ,
          "attributes": {
            "ROUTING": "R11C7_X08;R11C7_Q5_X08;1;R11C7_B5;R11C7_X08_B5;1;R11C7_Q5;;1;R11C7_S10;R11C7_Q5_S100;1;R11C7_B1;R11C7_S100_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881880 ] ,
          "attributes": {
            "ROUTING": "R16C17_F6;;1;R16C17_X03;R16C17_F6_X03;1;R16C17_B2;R16C17_X03_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_7_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879038 ] ,
          "attributes": {
            "ROUTING": "R9C8_A0;R9C8_F7_A0;1;R9C8_F7;;1;R9C8_A2;R9C8_F7_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[56]": {
          "hide_name": 0,
          "bits": [ 3879035 ] ,
          "attributes": {
            "ROUTING": "R9C8_B2;R9C8_X01_B2;1;R9C8_Q2;;1;R9C8_X01;R9C8_Q2_X01;1;R9C8_B5;R9C8_X01_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_I2_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881877 ] ,
          "attributes": {
            "ROUTING": "R15C18_F6;;1;R15C18_X07;R15C18_F6_X07;1;R15C18_A4;R15C18_X07_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[57]": {
          "hide_name": 0,
          "bits": [ 3879030 ] ,
          "attributes": {
            "ROUTING": "R8C5_B3;R8C5_Q3_B3;1;R8C5_Q3;;1;R8C5_E13;R8C5_Q3_E130;1;R8C5_A7;R8C5_E130_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881875 ] ,
          "attributes": {
            "ROUTING": "R15C18_F4;;1;R15C18_C2;R15C18_F4_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[120]": {
          "hide_name": 0,
          "bits": [ 3879026 ] ,
          "attributes": {
            "ROUTING": "R9C8_S10;R9C8_Q0_S100;1;R9C8_B0;R9C8_S100_B0;1;R9C8_Q0;;1;R9C8_E13;R9C8_Q0_E130;1;R9C9_S27;R9C9_E131_S270;1;R11C9_B7;R11C9_S272_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881893 ] ,
          "attributes": {
            "ROUTING": "R13C20_F0;;1;R13C20_S10;R13C20_F0_S100;1;R14C20_S24;R14C20_S101_S240;1;R16C20_D7;R16C20_S242_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_6_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879021 ] ,
          "attributes": {
            "ROUTING": "R8C5_A3;R8C5_X02_A3;1;R8C5_F1;;1;R8C5_X02;R8C5_F1_X02;1;R8C5_A2;R8C5_X02_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[58]": {
          "hide_name": 0,
          "bits": [ 3879018 ] ,
          "attributes": {
            "ROUTING": "R4C6_B3;R4C6_Q3_B3;1;R4C6_Q3;;1;R4C6_W10;R4C6_Q3_W100;1;R4C6_B4;R4C6_W100_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 3881870 ] ,
          "attributes": {
            "ROUTING": "R15C17_E22;R15C17_F2_E220;1;R15C19_X01;R15C19_E222_X01;1;R15C19_C0;R15C19_X01_C0;1;R16C17_A5;R16C17_S101_A5;1;R15C17_S10;R15C17_F2_S100;1;R15C17_F2;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[59]": {
          "hide_name": 0,
          "bits": [ 3879013 ] ,
          "attributes": {
            "ROUTING": "R6C8_B1;R6C8_Q1_B1;1;R6C8_Q1;;1;R6C8_W10;R6C8_Q1_W100;1;R6C8_B4;R6C8_W100_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881866 ] ,
          "attributes": {
            "ROUTING": "R15C18_B0;R15C18_E131_B0;1;R15C18_E23;R15C18_E131_E230;1;R15C20_B1;R15C20_E232_B1;1;R16C18_B2;R16C18_S231_B2;1;R15C18_S23;R15C18_E131_S230;1;R15C17_E13;R15C17_F4_E130;1;R15C17_F4;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[60]": {
          "hide_name": 0,
          "bits": [ 3879008 ] ,
          "attributes": {
            "ROUTING": "R7C5_X03;R7C5_Q4_X03;1;R7C5_B4;R7C5_X03_B4;1;R7C5_Q4;;1;R7C5_E13;R7C5_Q4_E130;1;R7C5_A7;R7C5_E130_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881863 ] ,
          "attributes": {
            "ROUTING": "R15C18_F2;;1;R15C18_S10;R15C18_F2_S100;1;R16C18_C0;R16C18_S101_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879002 ] ,
          "attributes": {
            "ROUTING": "R4C3_F6;;1;R4C3_C0;R4C3_F6_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[61]": {
          "hide_name": 0,
          "bits": [ 3879000 ] ,
          "attributes": {
            "ROUTING": "R4C3_B0;R4C3_X05_B0;1;R4C3_X05;R4C3_Q0_X05;1;R4C3_B6;R4C3_X05_B6;1;R4C3_Q0;;1;R4C3_E20;R4C3_Q0_E200;1;R4C4_X05;R4C4_E201_X05;1;R4C4_B0;R4C4_X05_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881862 ] ,
          "attributes": {
            "ROUTING": "R16C17_F5;;1;R16C17_E10;R16C17_F5_E100;1;R16C18_S24;R16C18_E101_S240;1;R16C18_B0;R16C18_S240_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[62]": {
          "hide_name": 0,
          "bits": [ 3878995 ] ,
          "attributes": {
            "ROUTING": "R9C8_B1;R9C8_Q1_B1;1;R9C8_Q1;;1;R9C8_W10;R9C8_Q1_W100;1;R9C8_B4;R9C8_W100_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881861 ] ,
          "attributes": {
            "ROUTING": "R15C18_F0;;1;R15C18_S13;R15C18_F0_S130;1;R16C18_A0;R16C18_S131_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_1_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878986 ] ,
          "attributes": {
            "ROUTING": "R7C5_SN10;R7C5_F1_SN10;1;R6C5_E25;R6C5_N111_E250;1;R6C6_N25;R6C6_E251_N250;1;R4C6_X02;R4C6_N252_X02;1;R4C6_C3;R4C6_X02_C3;1;R7C8_C0;R7C8_E241_C0;1;R7C8_N24;R7C8_E241_N240;1;R6C8_C1;R6C8_N241_C1;1;R7C5_C4;R7C5_X06_C4;1;R7C5_X06;R7C5_F1_X06;1;R7C5_S10;R7C5_F1_S100;1;R8C5_C3;R8C5_S101_C3;1;R9C8_C2;R9C8_S242_C2;1;R7C5_F1;;1;R7C5_E21;R7C5_F1_E210;1;R7C7_E24;R7C7_E212_E240;1;R7C8_S24;R7C8_E241_S240;1;R9C8_C1;R9C8_S242_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878984 ] ,
          "attributes": {
            "ROUTING": "R7C8_A0;R7C8_F5_A0;1;R7C8_F5;;1;R7C8_A1;R7C8_F5_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[63]": {
          "hide_name": 0,
          "bits": [ 3878982 ] ,
          "attributes": {
            "ROUTING": "R7C8_S10;R7C8_Q0_S100;1;R7C8_B0;R7C8_S100_B0;1;R7C8_Q0;;1;R7C8_W13;R7C8_Q0_W130;1;R7C8_B7;R7C8_W130_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881859 ] ,
          "attributes": {
            "ROUTING": "R16C18_F0;;1;R16C18_E10;R16C18_F0_E100;1;R16C18_C1;R16C18_E100_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_63_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878976 ] ,
          "attributes": {
            "ROUTING": "R13C8_F2;;1;R13C8_N10;R13C8_F2_N100;1;R13C8_C4;R13C8_N100_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[64]": {
          "hide_name": 0,
          "bits": [ 3878973 ] ,
          "attributes": {
            "ROUTING": "R13C8_W10;R13C8_Q4_W100;1;R13C8_B4;R13C8_W100_B4;1;R13C8_A7;R13C8_E130_A7;1;R13C8_A2;R13C8_N130_A2;1;R13C8_Q4;;1;R13C8_E13;R13C8_Q4_E130;1;R13C8_N13;R13C8_Q4_N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881858 ] ,
          "attributes": {
            "ROUTING": "R16C17_F2;;1;R16C17_E13;R16C17_F2_E130;1;R16C18_B1;R16C18_E131_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_62_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878968 ] ,
          "attributes": {
            "ROUTING": "R17C9_F7;;1;R17C9_X04;R17C9_F7_X04;1;R17C9_C2;R17C9_X04_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[65]": {
          "hide_name": 0,
          "bits": [ 3878966 ] ,
          "attributes": {
            "ROUTING": "R17C9_B2;R17C9_X01_B2;1;R17C9_X01;R17C9_Q2_X01;1;R17C9_A7;R17C9_X01_A7;1;R17C9_Q2;;1;R17C9_SN20;R17C9_Q2_SN20;1;R16C9_A7;R16C9_N121_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881857 ] ,
          "attributes": {
            "ROUTING": "R16C20_F3;;1;R16C20_W13;R16C20_F3_W130;1;R16C19_W27;R16C19_W131_W270;1;R16C18_A1;R16C18_W271_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878961 ] ,
          "attributes": {
            "ROUTING": "R5C5_F3;;1;R5C5_N10;R5C5_F3_N100;1;R5C5_C5;R5C5_N100_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[66]": {
          "hide_name": 0,
          "bits": [ 3878958 ] ,
          "attributes": {
            "ROUTING": "R5C5_X08;R5C5_Q5_X08;1;R5C5_B5;R5C5_X08_B5;1;R5C5_N13;R5C5_Q5_N130;1;R5C5_A3;R5C5_N130_A3;1;R5C5_Q5;;1;R5C5_E13;R5C5_Q5_E130;1;R5C6_N23;R5C6_E131_N230;1;R4C6_A6;R4C6_N231_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881853 ] ,
          "attributes": {
            "ROUTING": "R8C18_F2;;1;R8C18_X05;R8C18_F2_X05;1;R8C18_B1;R8C18_X05_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_60_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878953 ] ,
          "attributes": {
            "ROUTING": "R5C7_F2;;1;R5C7_E10;R5C7_F2_E100;1;R5C7_C1;R5C7_E100_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[67]": {
          "hide_name": 0,
          "bits": [ 3878951 ] ,
          "attributes": {
            "ROUTING": "R5C7_B1;R5C7_Q1_B1;1;R5C7_N21;R5C7_Q1_N210;1;R5C7_A2;R5C7_N210_A2;1;R5C7_Q1;;1;R5C7_E13;R5C7_Q1_E130;1;R5C8_E27;R5C8_E131_E270;1;R5C9_A5;R5C9_E271_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3881852 ] ,
          "attributes": {
            "ROUTING": "R9C18_N25;R9C18_F5_N250;1;R8C18_A1;R8C18_N251_A1;1;R9C19_B7;R9C19_N250_B7;1;R9C19_N25;R9C19_E251_N250;1;R9C18_E25;R9C18_F5_E250;1;R9C18_F5;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[121]": {
          "hide_name": 0,
          "bits": [ 3878947 ] ,
          "attributes": {
            "ROUTING": "R8C5_S13;R8C5_Q2_S130;1;R8C5_B2;R8C5_S130_B2;1;R8C5_Q2;;1;R8C5_X05;R8C5_Q2_X05;1;R8C5_B7;R8C5_X05_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881871 ] ,
          "attributes": {
            "ROUTING": "R16C17_F7;;1;R16C17_N10;R16C17_F7_N100;1;R16C17_C5;R16C17_N100_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_5_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878943 ] ,
          "attributes": {
            "ROUTING": "R4C6_A3;R4C6_F7_A3;1;R4C6_F7;;1;R4C6_S13;R4C6_F7_S130;1;R5C6_A3;R5C6_S131_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_59_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878940 ] ,
          "attributes": {
            "ROUTING": "R16C6_F7;;1;R16C6_E13;R16C6_F7_E130;1;R16C6_C3;R16C6_E130_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[68]": {
          "hide_name": 0,
          "bits": [ 3878938 ] ,
          "attributes": {
            "ROUTING": "R16C6_B3;R16C6_Q3_B3;1;R16C6_X06;R16C6_Q3_X06;1;R16C6_A7;R16C6_X06_A7;1;R16C6_Q3;;1;R16C6_X02;R16C6_Q3_X02;1;R16C6_A0;R16C6_X02_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881848 ] ,
          "attributes": {
            "ROUTING": "R15C19_F6;;1;R15C19_C7;R15C19_F6_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_58_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878933 ] ,
          "attributes": {
            "ROUTING": "R9C4_F4;;1;R9C4_C1;R9C4_F4_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[69]": {
          "hide_name": 0,
          "bits": [ 3878931 ] ,
          "attributes": {
            "ROUTING": "R9C4_W10;R9C4_Q1_W100;1;R9C4_B4;R9C4_W100_B4;1;R9C4_Q1;;1;R9C4_W13;R9C4_Q1_W130;1;R9C3_A5;R9C3_W131_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_I2[1]": {
          "hide_name": 0,
          "bits": [ 3881846 ] ,
          "attributes": {
            "ROUTING": "R15C20_W24;R15C20_F4_W240;1;R15C18_W24;R15C18_W242_W240;1;R15C18_B2;R15C18_W240_B2;1;R16C20_W21;R16C20_S111_W210;1;R16C19_B1;R16C19_W211_B1;1;R15C20_SN10;R15C20_F4_SN10;1;R15C19_B7;R15C19_W111_B7;1;R15C20_EW10;R15C20_F4_EW10;1;R15C20_F4;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_57_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878927 ] ,
          "attributes": {
            "ROUTING": "R13C7_F2;;1;R13C7_X01;R13C7_F2_X01;1;R13C7_C0;R13C7_X01_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[70]": {
          "hide_name": 0,
          "bits": [ 3878925 ] ,
          "attributes": {
            "ROUTING": "R13C7_B0;R13C7_X05_B0;1;R13C7_X05;R13C7_Q0_X05;1;R13C7_A2;R13C7_X05_A2;1;R13C7_Q0;;1;R13C7_EW10;R13C7_Q0_EW10;1;R13C8_N21;R13C8_E111_N210;1;R12C8_A7;R12C8_N211_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 3881844 ] ,
          "attributes": {
            "ROUTING": "R15C19_E13;R15C19_F4_E130;1;R15C19_A7;R15C19_E130_A7;1;R15C19_F4;;1;R15C19_W13;R15C19_F4_W130;1;R15C18_A2;R15C18_W131_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878921 ] ,
          "attributes": {
            "ROUTING": "R4C3_A0;R4C3_F7_A0;1;R6C7_S82;R6C7_S272_S820;1;R14C7_N24;R14C7_S828_N240;1;R13C7_C2;R13C7_N241_C2;1;R10C7_S22;R10C7_E222_S220;1;R12C7_S23;R12C7_S222_S230;1;R13C8_X02;R13C8_E231_X02;1;R13C8_C2;R13C8_X02_C2;1;R5C7_C2;R5C7_X04_C2;1;R5C5_X04;R5C5_S271_X04;1;R5C5_C3;R5C5_X04_C3;1;R4C5_S27;R4C5_E272_S270;1;R4C3_E27;R4C3_F7_E270;1;R8C3_S22;R8C3_S272_S220;1;R9C3_E22;R9C3_S221_E220;1;R9C4_D4;R9C4_E221_D4;1;R6C3_S22;R6C3_S272_S220;1;R7C3_E22;R7C3_S221_E220;1;R7C5_X01;R7C5_E222_X01;1;R7C5_C1;R7C5_X01_C1;1;R13C7_E23;R13C7_S231_E230;1;R8C5_S22;R8C5_E222_S220;1;R10C5_E22;R10C5_S222_E220;1;R8C3_E22;R8C3_S222_E220;1;R4C7_S27;R4C7_E272_S270;1;R4C5_E27;R4C5_E272_E270;1;R5C7_X04;R5C7_S271_X04;1;R12C6_S22;R12C6_E221_S220;1;R14C6_S22;R14C6_S222_S220;1;R16C6_C7;R16C6_S222_C7;1;R12C7_S22;R12C7_E222_S220;1;R14C7_S23;R14C7_S222_S230;1;R16C7_S26;R16C7_S232_S260;1;R17C7_C1;R17C7_S261_C1;1;R4C3_F7;;1;R4C3_S27;R4C3_F7_S270;1;R6C3_S27;R6C3_S272_S270;1;R8C3_S27;R8C3_S272_S270;1;R10C3_S22;R10C3_S272_S220;1;R12C3_E22;R12C3_S222_E220;1;R12C5_E22;R12C5_E222_E220;1;R12C7_E22;R12C7_E222_E220;1;R12C9_S22;R12C9_E222_S220;1;R14C9_S22;R14C9_S222_S220;1;R16C9_S22;R16C9_S222_S220;1;R17C9_C7;R17C9_S221_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_56_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878918 ] ,
          "attributes": {
            "ROUTING": "R17C7_F1;;1;R17C7_X06;R17C7_F1_X06;1;R17C7_C5;R17C7_X06_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[71]": {
          "hide_name": 0,
          "bits": [ 3878916 ] ,
          "attributes": {
            "ROUTING": "R17C7_X08;R17C7_Q5_X08;1;R17C7_B5;R17C7_X08_B5;1;R17C7_N10;R17C7_Q5_N100;1;R17C7_A1;R17C7_N100_A1;1;R17C7_Q5;;1;R17C7_SN20;R17C7_Q5_SN20;1;R16C7_A5;R16C7_N121_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881838 ] ,
          "attributes": {
            "ROUTING": "R9C11_F4;;1;R9C11_S24;R9C11_F4_S240;1;R11C11_X07;R11C11_S242_X07;1;R11C11_B7;R11C11_X07_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[72]": {
          "hide_name": 0,
          "bits": [ 3878909 ] ,
          "attributes": {
            "ROUTING": "R11C9_W10;R11C9_Q4_W100;1;R11C9_B4;R11C9_W100_B4;1;R11C9_Q4;;1;R11C9_S13;R11C9_Q4_S130;1;R11C9_B3;R11C9_S130_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881832 ] ,
          "attributes": {
            "ROUTING": "R8C15_F5;;1;R8C15_A2;R8C15_F5_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[73]": {
          "hide_name": 0,
          "bits": [ 3878902 ] ,
          "attributes": {
            "ROUTING": "R15C10_X01;R15C10_Q2_X01;1;R15C10_B2;R15C10_X01_B2;1;R15C10_Q2;;1;R15C10_N10;R15C10_Q2_N100;1;R15C10_A0;R15C10_N100_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881830 ] ,
          "attributes": {
            "ROUTING": "R8C16_F4;;1;R8C16_S13;R8C16_F4_S130;1;R8C16_B2;R8C16_S130_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[74]": {
          "hide_name": 0,
          "bits": [ 3878897 ] ,
          "attributes": {
            "ROUTING": "R6C7_X03;R6C7_Q4_X03;1;R6C7_B4;R6C7_X03_B4;1;R6C7_Q4;;1;R6C7_N10;R6C7_Q4_N100;1;R5C7_B7;R5C7_N101_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881829 ] ,
          "attributes": {
            "ROUTING": "R8C15_F2;;1;R8C15_EW10;R8C15_F2_EW10;1;R8C16_A2;R8C16_E111_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[75]": {
          "hide_name": 0,
          "bits": [ 3878891 ] ,
          "attributes": {
            "ROUTING": "R5C9_S13;R5C9_Q2_S130;1;R5C9_B2;R5C9_S130_B2;1;R5C9_Q2;;1;R5C9_E10;R5C9_Q2_E100;1;R5C9_A4;R5C9_E100_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881827 ] ,
          "attributes": {
            "ROUTING": "R8C18_F1;;1;R8C18_X06;R8C18_F1_X06;1;R8C18_C4;R8C18_X06_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[76]": {
          "hide_name": 0,
          "bits": [ 3878886 ] ,
          "attributes": {
            "ROUTING": "R15C7_W10;R15C7_Q5_W100;1;R15C7_B5;R15C7_W100_B5;1;R15C7_Q5;;1;R15C7_E13;R15C7_Q5_E130;1;R15C7_A6;R15C7_E130_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881826 ] ,
          "attributes": {
            "ROUTING": "R8C18_F5;;1;R8C18_W10;R8C18_F5_W100;1;R8C18_B4;R8C18_W100_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT3_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878882 ] ,
          "attributes": {
            "ROUTING": "R8C3_F1;;1;R8C3_N13;R8C3_F1_N130;1;R8C3_C6;R8C3_N130_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878880 ] ,
          "attributes": {
            "ROUTING": "R8C3_F6;;1;R8C3_W10;R8C3_F6_W100;1;R8C2_C2;R8C2_W101_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878871 ] ,
          "attributes": {
            "ROUTING": "R5C5_E27;R5C5_N272_E270;1;R5C7_A1;R5C7_E272_A1;1;R7C5_N27;R7C5_N131_N270;1;R5C5_X06;R5C5_N272_X06;1;R5C5_A5;R5C5_X06_A5;1;R8C5_W24;R8C5_F4_W240;1;R8C3_W25;R8C3_W242_W250;1;R8C2_A2;R8C2_W251_A2;1;R8C5_E24;R8C5_F4_E240;1;R8C7_X03;R8C7_E242_X03;1;R8C7_A7;R8C7_X03_A7;1;R16C7_S21;R16C7_S202_S210;1;R14C7_S20;R14C7_S252_S200;1;R17C7_A5;R17C7_S211_A5;1;R8C5_N13;R8C5_F4_N130;1;R8C4_S23;R8C4_W131_S230;1;R8C5_W13;R8C5_F4_W130;1;R9C4_B1;R9C4_S231_B1;1;R17C9_A2;R17C9_S251_A2;1;R13C8_A4;R13C8_E251_A4;1;R10C6_S24;R10C6_E241_S240;1;R12C6_S25;R12C6_S242_S250;1;R14C6_S25;R14C6_S252_S250;1;R16C6_A3;R16C6_S252_A3;1;R16C7_E25;R16C7_S252_E250;1;R16C9_S25;R16C9_E252_S250;1;R8C5_F4;;1;R8C5_S24;R8C5_F4_S240;1;R10C5_E24;R10C5_S242_E240;1;R10C7_S24;R10C7_E242_S240;1;R12C7_S24;R12C7_S242_S240;1;R13C7_A0;R13C7_S251_A0;1;R14C7_S25;R14C7_S242_S250;1;R12C7_S25;R12C7_S242_S250;1;R13C7_E25;R13C7_S251_E250;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[77]": {
          "hide_name": 0,
          "bits": [ 3878866 ] ,
          "attributes": {
            "ROUTING": "R8C2_X01;R8C2_Q2_X01;1;R8C2_B2;R8C2_X01_B2;1;R8C3_N25;R8C3_E111_N250;1;R8C3_B6;R8C3_N250_B6;1;R8C2_Q2;;1;R8C2_EW10;R8C2_Q2_EW10;1;R8C3_A2;R8C3_E111_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881824 ] ,
          "attributes": {
            "ROUTING": "R8C16_F2;;1;R8C16_E22;R8C16_F2_E220;1;R8C18_E22;R8C18_E222_E220;1;R8C19_X01;R8C19_E221_X01;1;R8C19_C2;R8C19_X01_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[122]": {
          "hide_name": 0,
          "bits": [ 3878862 ] ,
          "attributes": {
            "ROUTING": "R5C6_B3;R5C6_Q3_B3;1;R5C6_Q3;;1;R5C6_W13;R5C6_Q3_W130;1;R5C6_B7;R5C6_W130_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881849 ] ,
          "attributes": {
            "ROUTING": "R15C20_F3;;1;R15C20_EW20;R15C20_F3_EW20;1;R15C19_D7;R15C19_W121_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_4_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878858 ] ,
          "attributes": {
            "ROUTING": "R4C8_S13;R4C8_F4_S130;1;R5C8_A0;R5C8_S131_A0;1;R4C8_F4;;1;R4C8_S24;R4C8_F4_S240;1;R6C8_X01;R6C8_S242_X01;1;R6C8_A1;R6C8_X01_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[78]": {
          "hide_name": 0,
          "bits": [ 3878854 ] ,
          "attributes": {
            "ROUTING": "R12C9_B1;R12C9_Q1_B1;1;R12C9_Q1;;1;R12C9_X06;R12C9_Q1_X06;1;R12C9_A7;R12C9_X06_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881821 ] ,
          "attributes": {
            "ROUTING": "R8C19_F2;;1;R8C19_W10;R8C19_F2_W100;1;R8C19_B4;R8C19_W100_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_55_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878850 ] ,
          "attributes": {
            "ROUTING": "R11C9_X06;R11C9_S271_X06;1;R11C9_C4;R11C9_X06_C4;1;R12C8_S22;R12C8_S222_S220;1;R14C8_C5;R14C8_S222_C5;1;R6C7_C4;R6C7_X06_C4;1;R8C9_N27;R8C9_E272_N270;1;R6C9_N27;R6C9_N272_N270;1;R5C9_X04;R5C9_N271_X04;1;R5C9_C2;R5C9_X04_C2;1;R12C8_E22;R12C8_S222_E220;1;R12C9_X01;R12C9_E221_X01;1;R12C9_C1;R12C9_X01_C1;1;R8C7_E13;R8C7_F7_E130;1;R8C8_S27;R8C8_E131_S270;1;R10C8_S22;R10C8_S272_S220;1;R8C7_N27;R8C7_F7_N270;1;R6C7_X06;R6C7_N272_X06;1;R8C7_S82;R8C7_F7_S820;1;R16C7_N27;R16C7_S828_N270;1;R15C7_X06;R15C7_N271_X06;1;R15C7_C5;R15C7_X06_C5;1;R8C7_F7;;1;R8C7_E27;R8C7_F7_E270;1;R8C9_S27;R8C9_E272_S270;1;R10C9_S27;R10C9_S272_S270;1;R12C9_S82;R12C9_S272_S820;1;R16C9_E24;R16C9_S824_E240;1;R16C10_N24;R16C10_E241_N240;1;R15C10_C2;R15C10_N241_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[79]": {
          "hide_name": 0,
          "bits": [ 3878848 ] ,
          "attributes": {
            "ROUTING": "R14C8_W10;R14C8_Q5_W100;1;R14C8_B5;R14C8_W100_B5;1;R14C8_Q5;;1;R14C8_N10;R14C8_Q5_N100;1;R14C8_A0;R14C8_N100_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881820 ] ,
          "attributes": {
            "ROUTING": "R7C19_F5;;1;R7C19_S10;R7C19_F5_S100;1;R8C19_A4;R8C19_S101_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[80]": {
          "hide_name": 0,
          "bits": [ 3878842 ] ,
          "attributes": {
            "ROUTING": "R13C8_E25;R13C8_Q5_E250;1;R13C8_B5;R13C8_E250_B5;1;R13C8_Q5;;1;R13C8_W13;R13C8_Q5_W130;1;R13C8_B7;R13C8_W130_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881817 ] ,
          "attributes": {
            "ROUTING": "R15C18_C7;R15C18_E121_C7;1;R16C17_C4;R16C17_S201_C4;1;R16C18_C7;R16C18_S221_C7;1;R15C17_F0;;1;R15C17_S20;R15C17_F0_S200;1;R15C17_EW20;R15C17_F0_EW20;1;R15C18_S22;R15C18_E121_S220;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[81]": {
          "hide_name": 0,
          "bits": [ 3878835 ] ,
          "attributes": {
            "ROUTING": "R16C9_X01;R16C9_Q2_X01;1;R16C9_B2;R16C9_X01_B2;1;R16C9_Q2;;1;R16C9_X05;R16C9_Q2_X05;1;R16C9_B7;R16C9_X05_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881816 ] ,
          "attributes": {
            "ROUTING": "R15C18_F7;;1;R15C18_X04;R15C18_F7_X04;1;R15C18_C0;R15C18_X04_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[82]": {
          "hide_name": 0,
          "bits": [ 3878830 ] ,
          "attributes": {
            "ROUTING": "R5C6_SN10;R5C6_Q0_SN10;1;R4C6_N25;R4C6_N111_N250;1;R4C6_B6;R4C6_N250_B6;1;R5C6_Q0;;1;R5C6_S10;R5C6_Q0_S100;1;R5C6_B0;R5C6_S100_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881814 ] ,
          "attributes": {
            "ROUTING": "R13C17_F4;;1;R13C17_X07;R13C17_F4_X07;1;R13C17_B0;R13C17_X07_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[83]": {
          "hide_name": 0,
          "bits": [ 3878824 ] ,
          "attributes": {
            "ROUTING": "R5C9_B3;R5C9_Q3_B3;1;R5C9_Q3;;1;R5C9_W10;R5C9_Q3_W100;1;R5C9_B5;R5C9_W100_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881812 ] ,
          "attributes": {
            "ROUTING": "R13C17_F7;;1;R13C17_X08;R13C17_F7_X08;1;R13C17_D0;R13C17_X08_D0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[84]": {
          "hide_name": 0,
          "bits": [ 3878819 ] ,
          "attributes": {
            "ROUTING": "R16C6_W10;R16C6_Q4_W100;1;R16C6_B4;R16C6_W100_B4;1;R16C6_Q4;;1;R16C6_X07;R16C6_Q4_X07;1;R16C6_B0;R16C6_X07_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881808 ] ,
          "attributes": {
            "ROUTING": "R13C20_F5;;1;R13C20_N10;R13C20_F5_N100;1;R13C20_C4;R13C20_N100_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878815 ] ,
          "attributes": {
            "ROUTING": "R7C3_F4;;1;R7C3_C3;R7C3_F4_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878812 ] ,
          "attributes": {
            "ROUTING": "R7C3_F3;;1;R7C3_X02;R7C3_F3_X02;1;R7C3_C0;R7C3_X02_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878809 ] ,
          "attributes": {
            "ROUTING": "R7C6_A4;R7C6_F7_A4;1;R7C4_W27;R7C4_W272_W270;1;R7C3_A0;R7C3_W271_A0;1;R7C6_EW10;R7C6_F7_EW10;1;R7C7_S25;R7C7_E111_S250;1;R8C7_B7;R8C7_S251_B7;1;R7C6_F7;;1;R7C6_W27;R7C6_F7_W270;1;R7C4_S27;R7C4_W272_S270;1;R8C4_W27;R8C4_S271_W270;1;R8C3_A6;R8C3_W271_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[85]": {
          "hide_name": 0,
          "bits": [ 3878805 ] ,
          "attributes": {
            "ROUTING": "R7C3_B0;R7C3_S100_B0;1;R7C3_S13;R7C3_Q0_S130;1;R7C3_B3;R7C3_S130_B3;1;R7C3_Q0;;1;R7C3_S10;R7C3_Q0_S100;1;R8C3_S24;R8C3_S101_S240;1;R9C3_X03;R9C3_S241_X03;1;R9C3_B5;R9C3_X03_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881801 ] ,
          "attributes": {
            "ROUTING": "R13C15_F6;;1;R13C15_W26;R13C15_F6_W260;1;R13C14_C7;R13C14_W261_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[86]": {
          "hide_name": 0,
          "bits": [ 3878799 ] ,
          "attributes": {
            "ROUTING": "R12C8_W10;R12C8_Q4_W100;1;R12C8_B4;R12C8_W100_B4;1;R12C8_Q4;;1;R12C8_W13;R12C8_Q4_W130;1;R12C8_B7;R12C8_W130_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881800 ] ,
          "attributes": {
            "ROUTING": "R13C17_F1;;1;R13C17_EW10;R13C17_F1_EW10;1;R13C16_W25;R13C16_W111_W250;1;R13C14_X08;R13C14_W252_X08;1;R13C14_B7;R13C14_X08_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_47_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878795 ] ,
          "attributes": {
            "ROUTING": "R13C6_S20;R13C6_S202_S200;1;R15C6_S20;R15C6_S202_S200;1;R16C6_C4;R16C6_S201_C4;1;R5C6_E24;R5C6_N242_E240;1;R5C8_E24;R5C8_E242_E240;1;R5C9_C3;R5C9_E241_C3;1;R13C8_N20;R13C8_E202_N200;1;R12C8_C4;R12C8_N201_C4;1;R16C8_E24;R16C8_E242_E240;1;R16C9_C2;R16C9_E241_C2;1;R15C6_S24;R15C6_S212_S240;1;R16C6_E24;R16C6_S241_E240;1;R16C7_C3;R16C7_E241_C3;1;R7C6_F4;;1;R7C6_S24;R7C6_F4_S240;1;R9C6_S25;R9C6_S242_S250;1;R7C6_N24;R7C6_F4_N240;1;R5C6_C0;R5C6_N242_C0;1;R13C6_E20;R13C6_S202_E200;1;R13C8_X05;R13C8_E202_X05;1;R13C8_C5;R13C8_X05_C5;1;R11C6_S20;R11C6_S252_S200;1;R13C6_S21;R13C6_S202_S210;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[87]": {
          "hide_name": 0,
          "bits": [ 3878793 ] ,
          "attributes": {
            "ROUTING": "R16C7_B3;R16C7_Q3_B3;1;R16C7_Q3;;1;R16C7_W10;R16C7_Q3_W100;1;R16C7_B5;R16C7_W100_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881797 ] ,
          "attributes": {
            "ROUTING": "R13C14_F7;;1;R13C14_W13;R13C14_F7_W130;1;R13C14_B6;R13C14_W130_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[123]": {
          "hide_name": 0,
          "bits": [ 3878790 ] ,
          "attributes": {
            "ROUTING": "R5C8_B0;R5C8_X05_B0;1;R5C8_Q0;;1;R5C8_X05;R5C8_Q0_X05;1;R5C8_B6;R5C8_X05_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881823 ] ,
          "attributes": {
            "ROUTING": "R8C18_F4;;1;R8C18_E13;R8C18_F4_E130;1;R8C19_B2;R8C19_E131_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_3_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878786 ] ,
          "attributes": {
            "ROUTING": "R7C5_A5;R7C5_E100_A5;1;R7C5_F0;;1;R7C5_E10;R7C5_F0_E100;1;R7C5_A4;R7C5_E100_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[88]": {
          "hide_name": 0,
          "bits": [ 3878781 ] ,
          "attributes": {
            "ROUTING": "R11C9_E13;R11C9_Q1_E130;1;R11C9_A7;R11C9_E130_A7;1;R11C9_B1;R11C9_Q1_B1;1;R11C9_Q1;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881794 ] ,
          "attributes": {
            "ROUTING": "R13C19_F6;;1;R13C19_S13;R13C19_F6_S130;1;R14C19_S23;R14C19_S131_S230;1;R15C19_A5;R15C19_S231_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[89]": {
          "hide_name": 0,
          "bits": [ 3878775 ] ,
          "attributes": {
            "ROUTING": "R15C10_B3;R15C10_Q3_B3;1;R15C10_Q3;;1;R15C10_S10;R15C10_Q3_S100;1;R15C10_B0;R15C10_S100_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881792 ] ,
          "attributes": {
            "ROUTING": "R13C14_F6;;1;R13C14_S26;R13C14_F6_S260;1;R14C14_C3;R14C14_S261_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[90]": {
          "hide_name": 0,
          "bits": [ 3878770 ] ,
          "attributes": {
            "ROUTING": "R6C6_N13;R6C6_Q0_N130;1;R6C6_S24;R6C6_N130_S240;1;R6C6_B0;R6C6_S240_B0;1;R6C6_Q0;;1;R6C6_SN20;R6C6_Q0_SN20;1;R5C6_A7;R5C6_N121_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881791 ] ,
          "attributes": {
            "ROUTING": "R14C14_F7;;1;R14C14_S13;R14C14_F7_S130;1;R14C14_B3;R14C14_S130_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[91]": {
          "hide_name": 0,
          "bits": [ 3878765 ] ,
          "attributes": {
            "ROUTING": "R6C9_B3;R6C9_Q3_B3;1;R6C9_Q3;;1;R6C9_N10;R6C9_Q3_N100;1;R5C9_B4;R5C9_N101_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882221 ] ,
          "attributes": {
            "ROUTING": "R13C3_W10;R13C3_Q3_W100;1;R13C3_B4;R13C3_W100_B4;1;R13C3_X06;R13C3_Q3_X06;1;R13C3_A5;R13C3_X06_A5;1;R13C3_W13;R13C3_Q3_W130;1;R13C3_B6;R13C3_W130_B6;1;R13C3_Q3;;1;R13C3_SN20;R13C3_Q3_SN20;1;R12C3_A4;R12C3_N121_A4;1",
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_99_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878762 ] ,
          "attributes": {
            "ROUTING": "R15C7_A3;R15C7_N130_A3;1;R15C7_F1;;1;R15C7_N13;R15C7_F1_N130;1;R15C7_A2;R15C7_N130_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[92]": {
          "hide_name": 0,
          "bits": [ 3878760 ] ,
          "attributes": {
            "ROUTING": "R15C7_S13;R15C7_Q2_S130;1;R15C7_B2;R15C7_S130_B2;1;R15C7_Q2;;1;R15C7_W13;R15C7_Q2_W130;1;R15C7_B6;R15C7_W130_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882238 ] ,
          "attributes": {
            "ROUTING": "R12C3_F2;;1;R12C3_E13;R12C3_F2_E130;1;R12C4_B3;R12C4_E131_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878756 ] ,
          "attributes": {
            "ROUTING": "R6C3_F5;;1;R6C3_X08;R6C3_F5_X08;1;R6C3_C7;R6C3_X08_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878754 ] ,
          "attributes": {
            "ROUTING": "R11C6_E22;R11C6_S222_E220;1;R11C8_E22;R11C8_E222_E220;1;R11C10_S22;R11C10_E222_S220;1;R13C10_S23;R13C10_S222_S230;1;R15C10_X02;R15C10_S232_X02;1;R15C10_A1;R15C10_X02_A1;1;R10C7_S83;R10C7_S252_S830;1;R13C9_X07;R13C9_S201_X07;1;R14C7_E25;R14C7_S834_E250;1;R12C9_S20;R12C9_S252_S200;1;R6C8_E27;R6C8_E272_E270;1;R6C9_A5;R6C9_E271_A5;1;R5C3_E13;R5C3_F7_E130;1;R5C4_S27;R5C4_E131_S270;1;R6C4_E27;R6C4_S271_E270;1;R6C6_E27;R6C6_E272_E270;1;R5C5_S27;R5C5_E272_S270;1;R7C5_E27;R7C5_S272_E270;1;R7C6_A5;R7C6_E271_A5;1;R10C7_E25;R10C7_S252_E250;1;R8C7_S25;R8C7_E252_S250;1;R6C3_B5;R6C3_S271_B5;1;R5C3_S27;R5C3_F7_S270;1;R6C6_A6;R6C6_E272_A6;1;R9C4_E22;R9C4_S222_E220;1;R9C6_S22;R9C6_E222_S220;1;R10C6_E22;R10C6_S221_E220;1;R10C8_E23;R10C8_E222_E230;1;R7C4_S22;R7C4_S272_S220;1;R6C3_B0;R6C3_S240_B0;1;R6C3_S24;R6C3_S101_S240;1;R8C4_X01;R8C4_S221_X01;1;R8C3_E24;R8C3_S242_E240;1;R10C9_S23;R10C9_E231_S230;1;R14C8_A1;R14C8_E251_A1;1;R5C3_F7;;1;R5C3_E27;R5C3_F7_E270;1;R5C3_S10;R5C3_F7_S100;1;R11C6_S81;R11C6_S222_S810;1;R15C6_E22;R15C6_S814_E220;1;R8C5_E25;R8C5_E242_E250;1;R10C9_S25;R10C9_E252_S250;1;R13C9_A4;R13C9_X07_A4;1;R8C4_B4;R8C4_X01_B4;1;R15C7_A1;R15C7_X01_A1;1;R11C9_A6;R11C9_S231_A6;1;R15C7_X01;R15C7_E221_X01;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878752 ] ,
          "attributes": {
            "ROUTING": "R6C3_F7;;1;R6C3_X04;R6C3_F7_X04;1;R6C3_C2;R6C3_X04_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878749 ] ,
          "attributes": {
            "ROUTING": "R7C6_A1;R7C6_F5_A1;1;R7C6_X08;R7C6_F5_X08;1;R7C6_B4;R7C6_X08_B4;1;R7C3_A3;R7C3_W251_A3;1;R7C6_F5;;1;R7C6_W25;R7C6_F5_W250;1;R7C4_W25;R7C4_W252_W250;1;R7C3_N25;R7C3_W251_N250;1;R6C3_A2;R6C3_N251_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[93]": {
          "hide_name": 0,
          "bits": [ 3878745 ] ,
          "attributes": {
            "ROUTING": "R6C3_S13;R6C3_Q2_S130;1;R6C3_B2;R6C3_S130_B2;1;R6C3_B7;R6C3_W130_B7;1;R6C3_Q2;;1;R6C3_W13;R6C3_Q2_W130;1;R6C3_B6;R6C3_W130_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3882282 ] ,
          "attributes": {
            "ROUTING": "R18C5_N13;R18C5_Q0_N130;1;R18C5_A2;R18C5_N130_A2;1;R18C5_A0;R18C5_X01_A0;1;R18C5_Q0;;1;R18C5_X01;R18C5_Q0_X01;1;R18C5_A7;R18C5_X01_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:52.28-52.43|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "u rxBitNumber"
          }
        },
        "row1.textBuffer_DFFE_Q_97_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878741 ] ,
          "attributes": {
            "ROUTING": "R13C9_E10;R13C9_F4_E100;1;R13C10_E20;R13C10_E101_E200;1;R13C10_A3;R13C10_E200_A3;1;R13C9_F4;;1;R13C9_SN10;R13C9_F4_SN10;1;R12C9_A0;R12C9_N111_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[94]": {
          "hide_name": 0,
          "bits": [ 3878739 ] ,
          "attributes": {
            "ROUTING": "R12C9_B0;R12C9_X05_B0;1;R12C9_Q0;;1;R12C9_X05;R12C9_Q0_X05;1;R12C9_B7;R12C9_X05_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3882223 ] ,
          "attributes": {
            "ROUTING": "R13C3_X05;R13C3_Q2_X05;1;R13C3_C4;R13C3_X05_C4;1;R13C3_C5;R13C3_N100_C5;1;R13C3_Q2;;1;R13C3_N10;R13C3_Q2_N100;1;R12C3_B4;R12C3_N101_B4;1",
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878736 ] ,
          "attributes": {
            "ROUTING": "R10C6_E27;R10C6_S272_E270;1;R10C8_E22;R10C8_E272_E220;1;R10C9_S22;R10C9_E221_S220;1;R11C9_X01;R11C9_S221_X01;1;R11C9_C1;R11C9_X01_C1;1;R7C6_SN20;R7C6_F1_SN20;1;R6C9_C3;R6C9_X01_C3;1;R14C6_E23;R14C6_S232_E230;1;R6C6_E20;R6C6_N101_E200;1;R7C6_N10;R7C6_F1_N100;1;R6C8_E20;R6C8_E202_E200;1;R14C8_C4;R14C8_E230_C4;1;R12C6_E22;R12C6_S222_E220;1;R12C8_E23;R12C8_E222_E230;1;R12C9_X02;R12C9_E231_X02;1;R14C8_E23;R14C8_E232_E230;1;R6C6_C0;R6C6_N121_C0;1;R6C9_X01;R6C9_E201_X01;1;R12C9_C0;R12C9_X02_C0;1;R15C7_C2;R15C7_E261_C2;1;R7C6_F1;;1;R10C6_S22;R10C6_S272_S220;1;R7C6_S13;R7C6_F1_S130;1;R8C6_S27;R8C6_S131_S270;1;R15C8_E26;R15C8_E262_E260;1;R15C10_C3;R15C10_E262_C3;1;R12C6_S23;R12C6_S222_S230;1;R14C6_S26;R14C6_S232_S260;1;R15C6_E26;R15C6_S261_E260;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_96_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878735 ] ,
          "attributes": {
            "ROUTING": "R14C8_N13;R14C8_F1_N130;1;R14C8_A3;R14C8_N130_A3;1;R14C8_F1;;1;R14C8_E10;R14C8_F1_E100;1;R14C8_A4;R14C8_E100_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[95]": {
          "hide_name": 0,
          "bits": [ 3878733 ] ,
          "attributes": {
            "ROUTING": "R14C8_N24;R14C8_Q4_N240;1;R14C8_B4;R14C8_N240_B4;1;R14C8_Q4;;1;R14C8_S10;R14C8_Q4_S100;1;R14C8_B0;R14C8_S100_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882219 ] ,
          "attributes": {
            "ROUTING": "R13C3_A4;R13C3_S101_A4;1;R12C3_S27;R12C3_F7_S270;1;R13C3_B5;R13C3_S271_B5;1;R12C3_F7;;1;R12C3_S10;R12C3_F7_S100;1;R13C3_A6;R13C3_S101_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_31_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878728 ] ,
          "attributes": {
            "ROUTING": "R12C6_F5;;1;R12C6_E13;R12C6_F5_E130;1;R12C6_C2;R12C6_E130_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[96]": {
          "hide_name": 0,
          "bits": [ 3878726 ] ,
          "attributes": {
            "ROUTING": "R12C6_S13;R12C6_Q2_S130;1;R12C6_B2;R12C6_S130_B2;1;R12C6_A5;R12C6_E100_A5;1;R12C6_Q2;;1;R12C6_E10;R12C6_Q2_E100;1;R12C7_S20;R12C7_E101_S200;1;R12C7_A5;R12C7_S200_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.uartRx_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3882274 ] ,
          "attributes": {
            "ROUTING": "R17C5_X04;R17C5_S272_X04;1;R17C5_B2;R17C5_X04_B2;1;R18C5_CE2;R18C5_X06_CE2;1;R18C5_CE1;R18C5_X06_CE1;1;R13C5_F7;;1;R13C5_S27;R13C5_F7_S270;1;R15C5_S27;R15C5_S272_S270;1;R17C5_S27;R17C5_S272_S270;1;R18C5_X06;R18C5_S271_X06;1;R18C5_CE0;R18C5_X06_CE0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_30_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878721 ] ,
          "attributes": {
            "ROUTING": "R11C6_F6;;1;R11C6_C1;R11C6_F6_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[97]": {
          "hide_name": 0,
          "bits": [ 3878719 ] ,
          "attributes": {
            "ROUTING": "R11C6_B1;R11C6_Q1_B1;1;R11C6_A6;R11C6_E130_A6;1;R11C6_Q1;;1;R11C6_E13;R11C6_Q1_E130;1;R11C6_A7;R11C6_E130_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882236 ] ,
          "attributes": {
            "ROUTING": "R12C5_A5;R12C5_E111_A5;1;R12C4_F3;;1;R12C4_EW10;R12C4_F3_EW10;1;R12C5_A1;R12C5_E111_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[124]": {
          "hide_name": 0,
          "bits": [ 3878715 ] ,
          "attributes": {
            "ROUTING": "R7C5_W10;R7C5_Q5_W100;1;R7C5_B5;R7C5_W100_B5;1;R7C5_Q5;;1;R7C5_W13;R7C5_Q5_W130;1;R7C5_B7;R7C5_W130_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881795 ] ,
          "attributes": {
            "ROUTING": "R15C19_F7;;1;R15C19_X08;R15C19_F7_X08;1;R15C19_B5;R15C19_X08_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878711 ] ,
          "attributes": {
            "ROUTING": "R7C3_F2;;1;R7C3_X01;R7C3_F2_X01;1;R7C3_C1;R7C3_X01_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_29_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878708 ] ,
          "attributes": {
            "ROUTING": "R3C5_F1;;1;R3C5_E13;R3C5_F1_E130;1;R3C5_C3;R3C5_E130_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[98]": {
          "hide_name": 0,
          "bits": [ 3878706 ] ,
          "attributes": {
            "ROUTING": "R3C5_B3;R3C5_Q3_B3;1;R3C5_N10;R3C5_Q3_N100;1;R3C5_A1;R3C5_N100_A1;1;R3C5_Q3;;1;R3C5_S13;R3C5_Q3_S130;1;R4C5_A2;R4C5_S131_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881763 ] ,
          "attributes": {
            "ROUTING": "R18C10_F1;;1;R18C10_X02;R18C10_F1_X02;1;R18C10_C2;R18C10_X02_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878701 ] ,
          "attributes": {
            "ROUTING": "R3C6_F5;;1;R3C6_E13;R3C6_F5_E130;1;R3C6_C3;R3C6_E130_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[99]": {
          "hide_name": 0,
          "bits": [ 3878699 ] ,
          "attributes": {
            "ROUTING": "R3C6_B3;R3C6_Q3_B3;1;R3C6_A5;R3C6_E100_A5;1;R3C6_Q3;;1;R3C6_E10;R3C6_Q3_E100;1;R3C6_A4;R3C6_E100_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881762 ] ,
          "attributes": {
            "ROUTING": "R17C12_X03;R17C12_F6_X03;1;R17C12_A0;R17C12_X03_A0;1;R17C12_F6;;1;R17C12_W26;R17C12_F6_W260;1;R17C10_S26;R17C10_W262_S260;1;R18C10_X03;R18C10_S261_X03;1;R18C10_B2;R18C10_X03_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_27_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878694 ] ,
          "attributes": {
            "ROUTING": "R5C4_F1;;1;R5C4_X02;R5C4_F1_X02;1;R5C4_C2;R5C4_X02_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[100]": {
          "hide_name": 0,
          "bits": [ 3878692 ] ,
          "attributes": {
            "ROUTING": "R5C4_B2;R5C4_X01_B2;1;R5C4_A1;R5C4_X01_A1;1;R5C4_Q2;;1;R5C4_X01;R5C4_Q2_X01;1;R5C4_A6;R5C4_X01_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.state_DFFE_Q_CE_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881757 ] ,
          "attributes": {
            "ROUTING": "R17C9_F1;;1;R17C9_S10;R17C9_F1_S100;1;R17C9_D5;R17C9_S100_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_26_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878687 ] ,
          "attributes": {
            "ROUTING": "R7C4_F4;;1;R7C4_C1;R7C4_F4_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[101]": {
          "hide_name": 0,
          "bits": [ 3878685 ] ,
          "attributes": {
            "ROUTING": "R7C4_B1;R7C4_Q1_B1;1;R7C4_E10;R7C4_Q1_E100;1;R7C4_A4;R7C4_E100_A4;1;R7C4_Q1;;1;R7C4_E13;R7C4_Q1_E130;1;R7C4_A7;R7C4_E130_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 3882214 ] ,
          "attributes": {
            "ROUTING": "R12C4_SN20;R12C4_Q0_SN20;1;R11C4_A7;R11C4_N121_A7;1;R11C3_C5;R11C3_X06_C5;1;R12C4_W20;R12C4_Q0_W200;1;R12C3_D4;R12C3_W201_D4;1;R12C4_D0;R12C4_Q0_D0;1;R11C4_W23;R11C4_N131_W230;1;R11C3_X06;R11C3_W231_X06;1;R12C4_Q0;;1;R12C4_N13;R12C4_Q0_N130;1;R11C4_D4;R11C4_N131_D4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "hdlname": "u rxCounter"
          }
        },
        "row1.textBuffer_DFFE_Q_25_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878680 ] ,
          "attributes": {
            "ROUTING": "R12C6_F7;;1;R12C6_X04;R12C6_F7_X04;1;R12C6_C3;R12C6_X04_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[102]": {
          "hide_name": 0,
          "bits": [ 3878678 ] ,
          "attributes": {
            "ROUTING": "R12C6_B3;R12C6_Q3_B3;1;R12C6_X06;R12C6_Q3_X06;1;R12C6_A7;R12C6_X06_A7;1;R12C6_Q3;;1;R12C6_EW10;R12C6_Q3_EW10;1;R12C7_A4;R12C7_E111_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3882212 ] ,
          "attributes": {
            "ROUTING": "R11C4_F7;;1;R11C4_W10;R11C4_F7_W100;1;R11C3_S24;R11C3_W101_S240;1;R12C3_D5;R12C3_S241_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I2_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878674 ] ,
          "attributes": {
            "ROUTING": "R11C5_E26;R11C5_S262_E260;1;R11C6_C6;R11C6_E261_C6;1;R7C4_C4;R7C4_X06_C4;1;R3C5_X02;R3C5_E232_X02;1;R3C5_C1;R3C5_X02_C1;1;R5C3_N23;R5C3_F3_N230;1;R3C3_E23;R3C3_N232_E230;1;R3C6_C5;R3C6_E261_C5;1;R3C5_E26;R3C5_E232_E260;1;R7C3_E23;R7C3_S232_E230;1;R7C5_E23;R7C5_E232_E230;1;R7C6_B1;R7C6_E231_B1;1;R12C5_E26;R12C5_S261_E260;1;R6C3_A7;R6C3_S231_A7;1;R7C4_X06;R7C4_E231_X06;1;R11C5_S26;R11C5_S262_S260;1;R7C5_S23;R7C5_E232_S230;1;R5C3_F3;;1;R5C3_S23;R5C3_F3_S230;1;R5C3_EW20;R5C3_F3_EW20;1;R12C6_C5;R12C6_E261_C5;1;R12C6_C4;R12C6_E261_C4;1;R9C5_S26;R9C5_S232_S260;1;R12C6_C7;R12C6_E261_C7;1;R5C4_C1;R5C4_E121_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_24_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878671 ] ,
          "attributes": {
            "ROUTING": "R12C6_F4;;1;R12C6_C0;R12C6_F4_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[103]": {
          "hide_name": 0,
          "bits": [ 3878669 ] ,
          "attributes": {
            "ROUTING": "R12C6_S10;R12C6_Q0_S100;1;R12C6_B0;R12C6_S100_B0;1;R12C6_A4;R12C6_S200_A4;1;R12C6_S20;R12C6_Q0_S200;1;R12C6_Q0;;1;R12C6_SN20;R12C6_Q0_SN20;1;R11C6_A4;R11C6_N121_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.state_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3881751 ] ,
          "attributes": {
            "ROUTING": "R18C9_A2;R18C9_W131_A2;1;R18C10_F2;;1;R18C10_W13;R18C10_F2_W130;1;R18C9_A4;R18C9_W131_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:88.5-141.12|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3881750 ] ,
          "attributes": {
            "ROUTING": "R18C9_CE1;R18C9_X06_CE1;1;R17C9_F5;;1;R17C9_S25;R17C9_F5_S250;1;R18C9_X06;R18C9_S251_X06;1;R18C9_CE2;R18C9_X06_CE2;1"
          }
        },
        "row1.textBuffer[104]": {
          "hide_name": 0,
          "bits": [ 3878660 ] ,
          "attributes": {
            "ROUTING": "R8C6_E20;R8C6_Q0_E200;1;R8C8_S20;R8C8_E202_S200;1;R10C8_E20;R10C8_S202_E200;1;R10C9_S20;R10C9_E201_S200;1;R11C9_E20;R11C9_S201_E200;1;R11C9_A3;R11C9_E200_A3;1;R8C6_Q0;;1;R8C6_X01;R8C6_Q0_X01;1;R8C6_B2;R8C6_X01_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878658 ] ,
          "attributes": {
            "ROUTING": "R8C6_N13;R8C6_F6_N130;1;R8C6_A2;R8C6_N130_A2;1;R8C6_F6;;1;R8C6_EW10;R8C6_F6_EW10;1;R8C7_A6;R8C7_E111_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3878656 ] ,
          "attributes": {
            "ROUTING": "R8C6_F2;;1;R8C6_E10;R8C6_F2_E100;1;R8C6_C0;R8C6_E100_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878653 ] ,
          "attributes": {
            "ROUTING": "R8C6_A7;R8C6_F5_A7;1;R8C6_F5;;1;R8C6_N25;R8C6_F5_N250;1;R7C6_A0;R7C6_N251_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878651 ] ,
          "attributes": {
            "ROUTING": "R8C6_F7;;1;R8C6_X04;R8C6_F7_X04;1;R8C6_C1;R8C6_X04_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[105]": {
          "hide_name": 0,
          "bits": [ 3878649 ] ,
          "attributes": {
            "ROUTING": "R8C6_W13;R8C6_Q1_W130;1;R8C6_B7;R8C6_W130_B7;1;R8C6_Q1;;1;R8C6_W21;R8C6_Q1_W210;1;R8C6_A4;R8C6_W210_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881745 ] ,
          "attributes": {
            "ROUTING": "R16C13_F6;;1;R16C13_S10;R16C13_F6_S100;1;R16C13_D4;R16C13_S100_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878645 ] ,
          "attributes": {
            "ROUTING": "R5C5_SN20;R5C5_F6_SN20;1;R4C5_A6;R4C5_N121_A6;1;R5C5_F6;;1;R5C5_EW10;R5C5_F6_EW10;1;R5C6_A5;R5C6_E111_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_21_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878643 ] ,
          "attributes": {
            "ROUTING": "R5C6_F5;;1;R5C6_E13;R5C6_F5_E130;1;R5C6_C2;R5C6_E130_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[106]": {
          "hide_name": 0,
          "bits": [ 3878641 ] ,
          "attributes": {
            "ROUTING": "R5C6_W10;R5C6_Q2_W100;1;R5C6_B5;R5C6_W100_B5;1;R5C6_Q2;;1;R5C6_S13;R5C6_Q2_S130;1;R5C6_E25;R5C6_S130_E250;1;R5C7_A7;R5C7_E251_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881743 ] ,
          "attributes": {
            "ROUTING": "R16C13_F4;;1;R16C13_W24;R16C13_F4_W240;1;R16C11_C3;R16C11_W242_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878637 ] ,
          "attributes": {
            "ROUTING": "R4C7_X03;R4C7_F6_X03;1;R4C7_A7;R4C7_X03_A7;1;R4C7_F6;;1;R4C7_S10;R4C7_F6_S100;1;R5C7_A6;R5C7_S101_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_20_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878635 ] ,
          "attributes": {
            "ROUTING": "R5C7_F6;;1;R5C7_C5;R5C7_F6_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[107]": {
          "hide_name": 0,
          "bits": [ 3878633 ] ,
          "attributes": {
            "ROUTING": "R5C7_W13;R5C7_Q5_W130;1;R5C7_B6;R5C7_W130_B6;1;R5C7_Q5;;1;R5C7_EW10;R5C7_Q5_EW10;1;R5C8_A6;R5C8_E111_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881742 ] ,
          "attributes": {
            "ROUTING": "R16C13_F5;;1;R16C13_W25;R16C13_F5_W250;1;R16C11_X04;R16C11_W252_X04;1;R16C11_B3;R16C11_X04_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[125]": {
          "hide_name": 0,
          "bits": [ 3878630 ] ,
          "attributes": {
            "ROUTING": "R7C3_B1;R7C3_Q1_B1;1;R7C3_N13;R7C3_Q1_N130;1;R7C3_W24;R7C3_N130_W240;1;R7C3_B2;R7C3_W240_B2;1;R8C3_E21;R8C3_S211_E210;1;R8C4_B5;R8C4_E211_B5;1;R7C3_Q1;;1;R7C3_S21;R7C3_Q1_S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3882277 ] ,
          "attributes": {
            "ROUTING": "R18C5_E13;R18C5_Q2_E130;1;R18C5_C2;R18C5_E130_C2;1;R18C5_Q2;;1;R18C5_X05;R18C5_Q2_X05;1;R18C5_B7;R18C5_X05_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:52.28-52.43|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "u rxBitNumber"
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878625 ] ,
          "attributes": {
            "ROUTING": "R8C5_SN10;R8C5_F0_SN10;1;R7C5_C5;R7C5_N111_C5;1;R5C7_E26;R5C7_E262_E260;1;R5C8_C0;R5C8_E261_C0;1;R7C5_E26;R7C5_N121_E260;1;R7C7_E26;R7C7_E262_E260;1;R7C8_C1;R7C8_E261_C1;1;R9C8_C3;R9C8_E261_C3;1;R8C5_SN20;R8C5_F0_SN20;1;R9C5_E26;R9C5_S121_E260;1;R9C7_E26;R9C7_E262_E260;1;R9C8_C0;R9C8_E261_C0;1;R8C5_F0;;1;R8C5_X01;R8C5_F0_X01;1;R7C5_N26;R7C5_N121_N260;1;R5C5_E26;R5C5_N262_E260;1;R8C5_C2;R8C5_X01_C2;1;R5C6_C3;R5C6_E261_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_1_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878624 ] ,
          "attributes": {
            "ROUTING": "R9C8_A3;R9C8_S131_A3;1;R8C8_F7;;1;R8C8_S13;R8C8_F7_S130;1;R9C8_A1;R9C8_S131_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878622 ] ,
          "attributes": {
            "ROUTING": "R6C5_E10;R6C5_F1_E100;1;R6C5_A4;R6C5_E100_A4;1;R6C5_F1;;1;R6C5_E13;R6C5_F1_E130;1;R6C5_A6;R6C5_E130_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_19_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878620 ] ,
          "attributes": {
            "ROUTING": "R6C5_F4;;1;R6C5_C3;R6C5_F4_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[108]": {
          "hide_name": 0,
          "bits": [ 3878618 ] ,
          "attributes": {
            "ROUTING": "R6C5_W10;R6C5_Q3_W100;1;R6C5_B4;R6C5_W100_B4;1;R6C5_Q3;;1;R6C5_N10;R6C5_Q3_N100;1;R6C5_A0;R6C5_N100_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3882211 ] ,
          "attributes": {
            "ROUTING": "R12C3_F0;;1;R12C3_X05;R12C3_F0_X05;1;R12C3_C5;R12C3_X05_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_24_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878608 ] ,
          "attributes": {
            "ROUTING": "R7C4_S23;R7C4_S131_S230;1;R8C4_B1;R8C4_S231_B1;1;R3C6_A3;R3C6_N252_A3;1;R5C4_E25;R5C4_N111_E250;1;R5C6_N25;R5C6_E252_N250;1;R6C4_E13;R6C4_F3_E130;1;R6C5_N23;R6C5_E131_N230;1;R4C5_N26;R4C5_N232_N260;1;R3C5_X05;R3C5_N261_X05;1;R3C5_A3;R3C5_X05_A3;1;R6C6_B2;R6C6_E232_B2;1;R7C4_A1;R7C4_S131_A1;1;R6C4_S13;R6C4_F3_S130;1;R5C4_A2;R5C4_N111_A2;1;R6C4_SN10;R6C4_F3_SN10;1;R11C6_X02;R11C6_S231_X02;1;R11C6_A1;R11C6_X02_A1;1;R8C6_S23;R8C6_S232_S230;1;R10C6_S23;R10C6_S232_S230;1;R12C6_X02;R12C6_S232_X02;1;R12C6_A0;R12C6_X02_A0;1;R12C6_A3;R12C6_E200_A3;1;R6C4_F3;;1;R6C4_E23;R6C4_F3_E230;1;R6C6_S23;R6C6_E232_S230;1;R8C6_S80;R8C6_S232_S800;1;R12C6_E20;R12C6_S804_E200;1;R12C6_A2;R12C6_E200_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878604 ] ,
          "attributes": {
            "ROUTING": "R8C4_F1;;1;R8C4_W13;R8C4_F1_W130;1;R8C4_D3;R8C4_W130_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878603 ] ,
          "attributes": {
            "ROUTING": "R8C4_F7;;1;R8C4_X04;R8C4_F7_X04;1;R8C4_B3;R8C4_X04_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878601 ] ,
          "attributes": {
            "ROUTING": "R4C3_EW10;R4C3_F3_EW10;1;R4C4_A2;R4C4_E111_A2;1;R6C4_S23;R6C4_E231_S230;1;R8C4_X02;R8C4_S232_X02;1;R8C4_A3;R8C4_X02_A3;1;R5C5_A6;R5C5_S231_A6;1;R5C5_B0;R5C5_S231_B0;1;R4C3_E23;R4C3_F3_E230;1;R4C5_E23;R4C5_E232_E230;1;R4C7_X06;R4C7_E232_X06;1;R4C7_A6;R4C7_X06_A6;1;R6C4_X02;R6C4_E231_X02;1;R6C4_A3;R6C4_X02_A3;1;R6C5_A1;R6C5_X02_A1;1;R6C5_X02;R6C5_E232_X02;1;R4C5_S23;R4C5_E232_S230;1;R8C7_E26;R8C7_E232_E260;1;R8C8_X07;R8C8_E261_X07;1;R8C8_A2;R8C8_X07_A2;1;R8C6_A6;R8C6_X06_A6;1;R8C5_E23;R8C5_S232_E230;1;R8C6_A5;R8C6_X06_A5;1;R4C3_F3;;1;R4C3_S23;R4C3_F3_S230;1;R6C3_E23;R6C3_S232_E230;1;R6C5_E23;R6C5_E232_E230;1;R6C7_S23;R6C7_E232_S230;1;R7C7_A7;R7C7_S231_A7;1;R8C6_X06;R8C6_E231_X06;1;R6C5_S23;R6C5_E232_S230;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[109]": {
          "hide_name": 0,
          "bits": [ 3878598 ] ,
          "attributes": {
            "ROUTING": "R8C4_X06;R8C4_Q3_X06;1;R8C4_D1;R8C4_X06_D1;1;R8C4_Q3;;1;R8C4_E10;R8C4_Q3_E100;1;R8C4_A5;R8C4_E100_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.sdin_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3881737 ] ,
          "attributes": {
            "ROUTING": "R16C9_F4;;1;R16C9_E10;R16C9_F4_E100;1;R16C10_E24;R16C10_E101_E240;1;R16C11_X07;R16C11_E241_X07;1;R16C11_CE1;R16C11_X07_CE1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878595 ] ,
          "attributes": {
            "ROUTING": "R8C7_A5;R8C7_W131_A5;1;R8C8_F2;;1;R8C8_W13;R8C8_F2_W130;1;R8C7_A4;R8C7_W131_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_17_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878593 ] ,
          "attributes": {
            "ROUTING": "R8C7_F5;;1;R8C7_X04;R8C7_F5_X04;1;R8C7_C3;R8C7_X04_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[110]": {
          "hide_name": 0,
          "bits": [ 3878591 ] ,
          "attributes": {
            "ROUTING": "R8C7_S13;R8C7_Q3_S130;1;R8C7_E25;R8C7_S130_E250;1;R8C7_B5;R8C7_E250_B5;1;R8C7_Q3;;1;R8C7_SN10;R8C7_Q3_SN10;1;R9C7_E25;R9C7_S111_E250;1;R9C8_A6;R9C8_E251_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881732 ] ,
          "attributes": {
            "ROUTING": "R15C4_F0;;1;R15C4_E13;R15C4_F0_E130;1;R15C5_S23;R15C5_E131_S230;1;R16C5_B2;R16C5_S231_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878588 ] ,
          "attributes": {
            "ROUTING": "R8C6_W22;R8C6_S222_W220;1;R8C6_C2;R8C6_W220_C2;1;R6C6_SN10;R6C6_F2_SN10;1;R5C6_C5;R5C6_N111_C5;1;R8C6_C7;R8C6_S222_C7;1;R6C6_S22;R6C6_F2_S220;1;R6C6_W10;R6C6_F2_W100;1;R6C5_C4;R6C5_W101_C4;1;R7C7_X06;R7C7_S271_X06;1;R7C7_C4;R7C7_X06_C4;1;R6C7_N23;R6C7_E131_N230;1;R5C7_X08;R5C7_N231_X08;1;R5C7_C6;R5C7_X08_C6;1;R6C6_F2;;1;R6C6_E13;R6C6_F2_E130;1;R6C7_S27;R6C7_E131_S270;1;R8C7_X08;R8C7_S272_X08;1;R8C7_C5;R8C7_X08_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878587 ] ,
          "attributes": {
            "ROUTING": "R7C7_A4;R7C7_F7_A4;1;R7C7_F7;;1;R7C7_A6;R7C7_F7_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878585 ] ,
          "attributes": {
            "ROUTING": "R7C7_F4;;1;R7C7_C0;R7C7_F4_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[111]": {
          "hide_name": 0,
          "bits": [ 3878583 ] ,
          "attributes": {
            "ROUTING": "R7C7_W10;R7C7_Q0_W100;1;R7C7_B4;R7C7_W100_B4;1;R7C7_Q0;;1;R7C7_E10;R7C7_Q0_E100;1;R7C8_S20;R7C8_E101_S200;1;R7C8_A4;R7C8_S200_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881729 ] ,
          "attributes": {
            "ROUTING": "R16C5_F2;;1;R16C5_E13;R16C5_F2_E130;1;R16C6_S23;R16C6_E131_S230;1;R17C6_A5;R17C6_S231_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I1_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3878580 ] ,
          "attributes": {
            "ROUTING": "R11C7_A3;R11C7_N130_A3;1;R11C7_F6;;1;R11C7_N13;R11C7_F6_N130;1;R11C7_A2;R11C7_N130_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[112]": {
          "hide_name": 0,
          "bits": [ 3878577 ] ,
          "attributes": {
            "ROUTING": "R11C7_B3;R11C7_Q3_B3;1;R11C7_Q3;;1;R11C7_SN20;R11C7_Q3_SN20;1;R12C7_B5;R12C7_S121_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1_LUT3_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881726 ] ,
          "attributes": {
            "ROUTING": "R16C3_F4;;1;R16C3_W10;R16C3_F4_W100;1;R16C3_B5;R16C3_W100_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_78_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878573 ] ,
          "attributes": {
            "ROUTING": "R11C6_A0;R11C6_F5_A0;1;R11C6_F5;;1;R11C6_N25;R11C6_F5_N250;1;R9C6_A2;R9C6_N252_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[113]": {
          "hide_name": 0,
          "bits": [ 3878571 ] ,
          "attributes": {
            "ROUTING": "R11C6_S10;R11C6_Q0_S100;1;R11C6_B0;R11C6_S100_B0;1;R11C6_Q0;;1;R11C6_W13;R11C6_Q0_W130;1;R11C6_B7;R11C6_W130_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881724 ] ,
          "attributes": {
            "ROUTING": "R16C3_F5;;1;R16C3_X04;R16C3_F5_X04;1;R16C3_B3;R16C3_X04_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_77_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878568 ] ,
          "attributes": {
            "ROUTING": "R4C5_A1;R4C5_F7_A1;1;R4C5_F7;;1;R4C5_SN20;R4C5_F7_SN20;1;R3C5_A4;R3C5_N121_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[114]": {
          "hide_name": 0,
          "bits": [ 3878566 ] ,
          "attributes": {
            "ROUTING": "R4C5_B1;R4C5_Q1_B1;1;R4C5_Q1;;1;R4C5_S13;R4C5_Q1_S130;1;R4C5_B2;R4C5_S130_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881721 ] ,
          "attributes": {
            "ROUTING": "R16C4_F5;;1;R16C4_X04;R16C4_F5_X04;1;R16C4_B1;R16C4_X04_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_76_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878563 ] ,
          "attributes": {
            "ROUTING": "R3C6_A2;R3C6_F7_A2;1;R3C6_F7;;1;R3C6_EW10;R3C6_F7_EW10;1;R3C7_A1;R3C7_E111_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878559 ] ,
          "attributes": {
            "ROUTING": "R14C9_F3;;1;R14C9_E10;R14C9_F3_E100;1;R14C9_C1;R14C9_E100_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[0]": {
          "hide_name": 0,
          "bits": [ 3878557 ] ,
          "attributes": {
            "ROUTING": "R14C9_X02;R14C9_Q1_X02;1;R14C9_A3;R14C9_X02_A3;1;R14C9_B1;R14C9_Q1_B1;1;R14C9_Q1;;1;R14C9_SN20;R14C9_Q1_SN20;1;R13C9_A6;R13C9_N121_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881716 ] ,
          "attributes": {
            "ROUTING": "R16C3_F3;;1;R16C3_E13;R16C3_F3_E130;1;R16C4_B0;R16C4_E131_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartDataIn[1]": {
          "hide_name": 0,
          "bits": [ 3878553 ] ,
          "attributes": {
            "ROUTING": "R9C5_N23;R9C5_W131_N230;1;R8C5_B1;R8C5_N231_B1;1;R16C10_N20;R16C10_E202_N200;1;R15C10_X07;R15C10_N201_X07;1;R15C10_B1;R15C10_X07_B1;1;R8C6_B5;R8C6_E250_B5;1;R9C6_W13;R9C6_Q4_W130;1;R9C5_A5;R9C5_W131_A5;1;R9C5_W24;R9C5_W101_W240;1;R9C4_X07;R9C4_W241_X07;1;R9C4_B6;R9C4_X07_B6;1;R9C6_SN10;R9C6_Q4_SN10;1;R8C6_E25;R8C6_N111_E250;1;R16C6_E25;R16C6_S834_E250;1;R12C6_S83;R12C6_S252_S830;1;R16C8_E20;R16C8_E252_E200;1;R11C6_X01;R11C6_S242_X01;1;R11C6_B5;R11C6_X01_B5;1;R9C6_W10;R9C6_Q4_W100;1;R9C5_C7;R9C5_W101_C7;1;R15C10_X08;R15C10_E252_X08;1;R15C10_B7;R15C10_X08_B7;1;R10C6_S25;R10C6_S111_S250;1;R11C6_B6;R11C6_S251_B6;1;R16C9_X04;R16C9_S251_X04;1;R16C9_B1;R16C9_X04_B1;1;R17C9_B7;R17C9_S252_B7;1;R9C6_Q4;;1;R9C6_S24;R9C6_Q4_S240;1;R11C6_S24;R11C6_S242_S240;1;R13C6_S24;R13C6_S242_S240;1;R15C6_E24;R15C6_S242_E240;1;R15C8_E25;R15C8_E242_E250;1;R15C9_S25;R15C9_E251_S250;1;R17C9_B6;R17C9_S252_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_126_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878549 ] ,
          "attributes": {
            "ROUTING": "R17C9_F6;;1;R17C9_C3;R17C9_F6_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[1]": {
          "hide_name": 0,
          "bits": [ 3878547 ] ,
          "attributes": {
            "ROUTING": "R17C9_B3;R17C9_Q3_B3;1;R17C9_X06;R17C9_Q3_X06;1;R17C9_A6;R17C9_X06_A6;1;R17C9_Q3;;1;R17C9_N23;R17C9_Q3_N230;1;R16C9_A5;R16C9_N231_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3881715 ] ,
          "attributes": {
            "ROUTING": "R16C4_F0;;1;R16C4_X01;R16C4_F0_X01;1;R16C4_B5;R16C4_X01_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartDataIn[2]": {
          "hide_name": 0,
          "bits": [ 3878543 ] ,
          "attributes": {
            "ROUTING": "R7C6_N21;R7C6_N202_N210;1;R5C6_W21;R5C6_N212_W210;1;R5C5_B6;R5C5_W211_B6;1;R6C6_B6;R6C6_X08_B6;1;R6C6_X08;R6C6_N232_X08;1;R6C6_E23;R6C6_N232_E230;1;R6C7_B2;R6C7_E231_B2;1;R5C6_B4;R5C6_X01_B4;1;R5C5_B3;R5C5_X01_B3;1;R5C5_X01;R5C5_N202_X01;1;R5C6_X01;R5C6_N202_X01;1;R9C6_EW10;R9C6_Q0_EW10;1;R9C5_B2;R9C5_W111_B2;1;R5C6_X05;R5C6_N202_X05;1;R5C6_B6;R5C6_X05_B6;1;R9C6_E10;R9C6_Q0_E100;1;R9C6_A4;R9C6_E100_A4;1;R4C6_X08;R4C6_N211_X08;1;R4C6_B7;R4C6_X08_B7;1;R4C6_W21;R4C6_N211_W210;1;R4C5_B7;R4C5_W211_B7;1;R7C6_W20;R7C6_N202_W200;1;R7C5_N20;R7C5_W201_N200;1;R9C6_N13;R9C6_Q0_N130;1;R8C6_N23;R8C6_N131_N230;1;R3C5_B6;R3C5_W211_B6;1;R9C6_Q0;;1;R9C6_N20;R9C6_Q0_N200;1;R7C6_N20;R7C6_N202_N200;1;R5C6_N21;R5C6_N202_N210;1;R3C6_W21;R3C6_N212_W210;1;R3C5_B1;R3C5_W211_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_125_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878538 ] ,
          "attributes": {
            "ROUTING": "R5C6_F4;;1;R5C6_C1;R5C6_F4_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[2]": {
          "hide_name": 0,
          "bits": [ 3878536 ] ,
          "attributes": {
            "ROUTING": "R5C6_X06;R5C6_Q1_X06;1;R5C6_A4;R5C6_X06_A4;1;R5C6_B1;R5C6_Q1_B1;1;R5C6_Q1;;1;R5C6_E21;R5C6_Q1_E210;1;R5C7_X02;R5C7_E211_X02;1;R5C7_A3;R5C7_X02_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3881713 ] ,
          "attributes": {
            "ROUTING": "R17C4_F1;;1;R17C4_N21;R17C4_F1_N210;1;R16C4_X08;R16C4_N211_X08;1;R16C4_C4;R16C4_X08_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartDataIn[3]": {
          "hide_name": 0,
          "bits": [ 3878532 ] ,
          "attributes": {
            "ROUTING": "R5C7_N22;R5C7_E221_N220;1;R4C7_X07;R4C7_N221_X07;1;R4C7_B6;R4C7_X07_B6;1;R9C6_N10;R9C6_Q5_N100;1;R9C6_A0;R9C6_N100_A0;1;R4C8_B4;R4C8_X01_B4;1;R6C6_N81;R6C6_N222_N810;1;R3C6_E21;R3C6_S818_E210;1;R3C8_B6;R3C8_E212_B6;1;R6C8_E23;R6C8_E222_E230;1;R6C6_E22;R6C6_N222_E220;1;R4C6_N23;R4C6_N222_N230;1;R3C6_B5;R3C6_X08_B5;1;R4C8_X01;R4C8_S221_X01;1;R6C6_N22;R6C6_N222_N220;1;R5C6_E22;R5C6_N221_E220;1;R3C6_E22;R3C6_S818_E220;1;R5C9_B1;R5C9_E231_B1;1;R5C8_E23;R5C8_E222_E230;1;R5C7_X01;R5C7_E221_X01;1;R3C8_S22;R3C8_E222_S220;1;R9C6_EW20;R9C6_Q5_EW20;1;R6C9_B5;R6C9_E231_B5;1;R5C7_B2;R5C7_X01_B2;1;R8C6_N22;R8C6_N121_N220;1;R3C6_B7;R3C6_X08_B7;1;R3C6_X08;R3C6_N231_X08;1;R9C6_Q5;;1;R5C9_B7;R5C9_E231_B7;1;R6C8_X05;R6C8_E222_X05;1;R9C5_D3;R9C5_W121_D3;1;R6C8_B6;R6C8_X05_B6;1;R9C6_SN20;R9C6_Q5_SN20;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_124_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878528 ] ,
          "attributes": {
            "ROUTING": "R6C8_F6;;1;R6C8_C3;R6C8_F6_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[3]": {
          "hide_name": 0,
          "bits": [ 3878525 ] ,
          "attributes": {
            "ROUTING": "R6C8_B3;R6C8_Q3_B3;1;R6C8_E13;R6C8_Q3_E130;1;R6C8_A6;R6C8_E130_A6;1;R6C8_Q3;;1;R6C8_SN20;R6C8_Q3_SN20;1;R5C8_A7;R5C8_N121_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881709 ] ,
          "attributes": {
            "ROUTING": "R16C3_F6;;1;R16C3_X03;R16C3_F6_X03;1;R16C3_B2;R16C3_X03_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartDataIn[4]": {
          "hide_name": 0,
          "bits": [ 3878521 ] ,
          "attributes": {
            "ROUTING": "R9C5_N13;R9C5_Q4_N130;1;R8C5_N23;R8C5_N131_N230;1;R6C5_B1;R6C5_N232_B1;1;R9C6_A5;R9C6_X07_A5;1;R7C5_X05;R7C5_N242_X05;1;R7C5_B0;R7C5_X05_B0;1;R9C5_X03;R9C5_Q4_X03;1;R9C5_B3;R9C5_X03_B3;1;R5C5_B2;R5C5_W240_B2;1;R9C5_E24;R9C5_Q4_E240;1;R9C6_X07;R9C6_E241_X07;1;R5C4_B1;R5C4_X07_B1;1;R9C5_N24;R9C5_Q4_N240;1;R7C5_N24;R7C5_N242_N240;1;R5C5_W24;R5C5_N242_W240;1;R5C4_X07;R5C4_W241_X07;1;R5C4_B7;R5C4_X07_B7;1;R16C6_B7;R16C6_S251_B7;1;R15C7_B1;R15C7_X04_B1;1;R15C7_X04;R15C7_E252_X04;1;R15C7_B0;R15C7_X04_B0;1;R15C5_E25;R15C5_S252_E250;1;R15C6_S25;R15C6_E251_S250;1;R16C6_X04;R16C6_S251_X04;1;R16C6_B1;R16C6_X04_B1;1;R9C5_Q4;;1;R9C5_S24;R9C5_Q4_S240;1;R11C5_S24;R11C5_S242_S240;1;R13C5_S25;R13C5_S242_S250;1;R15C5_S20;R15C5_S252_S200;1;R16C5_E20;R16C5_S201_E200;1;R16C7_E21;R16C7_E202_E210;1;R16C8_B3;R16C8_E211_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_123_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878517 ] ,
          "attributes": {
            "ROUTING": "R16C8_F3;;1;R16C8_X02;R16C8_F3_X02;1;R16C8_C1;R16C8_X02_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[4]": {
          "hide_name": 0,
          "bits": [ 3878515 ] ,
          "attributes": {
            "ROUTING": "R16C8_B1;R16C8_Q1_B1;1;R16C8_A3;R16C8_N130_A3;1;R16C8_Q1;;1;R16C8_N13;R16C8_Q1_N130;1;R16C8_A2;R16C8_N130_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881706 ] ,
          "attributes": {
            "ROUTING": "R16C4_D6;R16C4_S111_D6;1;R15C4_S10;R15C4_F7_S100;1;R16C4_C0;R16C4_S101_C0;1;R15C4_F7;;1;R15C4_SN10;R15C4_F7_SN10;1;R16C4_D4;R16C4_S111_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartDataIn[5]": {
          "hide_name": 0,
          "bits": [ 3878511 ] ,
          "attributes": {
            "ROUTING": "R7C5_N21;R7C5_N212_N210;1;R5C5_N24;R5C5_N212_N240;1;R3C5_W24;R3C5_N242_W240;1;R3C4_X07;R3C4_W241_X07;1;R3C4_B1;R3C4_X07_B1;1;R9C3_A4;R9C3_W252_A4;1;R9C5_S13;R9C5_Q1_S130;1;R9C5_D7;R9C5_S130_D7;1;R7C4_B4;R7C4_W211_B4;1;R7C5_W21;R7C5_N212_W210;1;R7C3_B5;R7C3_W212_B5;1;R9C5_Q1;;1;R9C5_N21;R9C5_Q1_N210;1;R9C5_A4;R9C5_X06_A4;1;R9C4_A4;R9C4_W251_A4;1;R9C5_X06;R9C5_Q1_X06;1;R9C5_W25;R9C5_S130_W250;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_122_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878507 ] ,
          "attributes": {
            "ROUTING": "R9C3_F4;;1;R9C3_C1;R9C3_F4_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[5]": {
          "hide_name": 0,
          "bits": [ 3878505 ] ,
          "attributes": {
            "ROUTING": "R9C3_W10;R9C3_Q1_W100;1;R9C3_B4;R9C3_W100_B4;1;R9C3_Q1;;1;R9C3_N13;R9C3_Q1_N130;1;R9C3_A3;R9C3_N130_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881704 ] ,
          "attributes": {
            "ROUTING": "R16C3_F2;;1;R16C3_EW10;R16C3_F2_EW10;1;R16C4_N25;R16C4_E111_N250;1;R16C4_B6;R16C4_N250_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartDataIn[6]": {
          "hide_name": 0,
          "bits": [ 3878501 ] ,
          "attributes": {
            "ROUTING": "R12C7_S21;R12C7_E212_S210;1;R13C7_B2;R13C7_S211_B2;1;R13C9_B0;R13C9_S212_B0;1;R13C9_B4;R13C9_X08_B4;1;R11C7_B7;R11C7_X05_B7;1;R9C5_C3;R9C5_X01_C3;1;R9C5_X01;R9C5_Q0_X01;1;R9C5_A7;R9C5_X01_A7;1;R8C8_E24;R8C8_E242_E240;1;R8C8_B7;R8C8_E240_B7;1;R8C8_X03;R8C8_E242_X03;1;R8C8_B2;R8C8_X03_B2;1;R9C5_X05;R9C5_Q0_X05;1;R9C5_A2;R9C5_X05_A2;1;R11C5_E20;R11C5_S202_E200;1;R11C7_E21;R11C7_E202_E210;1;R11C8_B3;R11C8_E211_B3;1;R12C6_B7;R12C6_E211_B7;1;R9C5_E10;R9C5_Q0_E100;1;R9C6_N24;R9C6_E101_N240;1;R8C6_E24;R8C6_N241_E240;1;R11C9_S21;R11C9_E212_S210;1;R12C8_B2;R12C8_E211_B2;1;R12C5_E21;R12C5_S211_E210;1;R12C7_E21;R12C7_E212_E210;1;R12C8_B6;R12C8_E211_B6;1;R13C9_X08;R13C9_S211_X08;1;R9C5_Q0;;1;R9C5_S20;R9C5_Q0_S200;1;R11C5_S21;R11C5_S202_S210;1;R9C5_A1;R9C5_X01_A1;1;R12C9_S21;R12C9_E212_S210;1;R11C7_X05;R11C7_E202_X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_121_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878496 ] ,
          "attributes": {
            "ROUTING": "R13C9_F0;;1;R13C9_X01;R13C9_F0_X01;1;R13C9_C2;R13C9_X01_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[6]": {
          "hide_name": 0,
          "bits": [ 3878494 ] ,
          "attributes": {
            "ROUTING": "R13C9_S13;R13C9_Q2_S130;1;R13C9_B2;R13C9_S130_B2;1;R13C9_N10;R13C9_Q2_N100;1;R13C9_A0;R13C9_N100_A0;1;R13C9_Q2;;1;R13C9_EW10;R13C9_Q2_EW10;1;R13C10_A0;R13C10_E111_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881702 ] ,
          "attributes": {
            "ROUTING": "R16C4_F6;;1;R16C4_EW10;R16C4_F6_EW10;1;R16C5_A6;R16C5_E111_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartDataIn[7]": {
          "hide_name": 0,
          "bits": [ 3878490 ] ,
          "attributes": {
            "ROUTING": "R16C7_X04;R16C7_S272_X04;1;R16C7_B1;R16C7_X04_B1;1;R16C8_S27;R16C8_S272_S270;1;R17C8_B7;R17C8_S271_B7;1;R14C8_B1;R14C8_X04_B1;1;R12C6_X01;R12C6_N201_X01;1;R12C6_B4;R12C6_X01_B4;1;R14C6_E27;R14C6_S131_E270;1;R14C8_X04;R14C8_E272_X04;1;R13C6_S13;R13C6_Q0_S130;1;R13C6_EW10;R13C6_Q0_EW10;1;R13C7_N21;R13C7_E111_N210;1;R12C7_B1;R12C7_N211_B1;1;R13C6_E10;R13C6_Q0_E100;1;R13C7_N20;R13C7_E101_N200;1;R11C7_X07;R11C7_N202_X07;1;R11C7_B0;R11C7_X07_B0;1;R9C5_A0;R9C5_X02_A0;1;R17C7_X04;R17C7_S271_X04;1;R17C7_B1;R17C7_X04_B1;1;R14C8_S27;R14C8_E272_S270;1;R14C7_S27;R14C7_E271_S270;1;R16C7_S27;R16C7_S272_S270;1;R14C7_X08;R14C7_E271_X08;1;R14C7_B4;R14C7_X08_B4;1;R7C8_B5;R7C8_E212_B5;1;R9C6_N21;R9C6_N212_N210;1;R7C6_E21;R7C6_N212_E210;1;R7C7_B7;R7C7_E211_B7;1;R13C6_Q0;;1;R13C6_N20;R13C6_Q0_N200;1;R11C6_N21;R11C6_N202_N210;1;R9C6_W21;R9C6_N212_W210;1;R9C5_X02;R9C5_W211_X02;1;R9C5_A3;R9C5_X02_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_120_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878486 ] ,
          "attributes": {
            "ROUTING": "R17C8_F7;;1;R17C8_X04;R17C8_F7_X04;1;R17C8_C1;R17C8_X04_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[7]": {
          "hide_name": 0,
          "bits": [ 3878484 ] ,
          "attributes": {
            "ROUTING": "R17C8_B1;R17C8_Q1_B1;1;R17C8_E13;R17C8_Q1_E130;1;R17C8_A7;R17C8_E130_A7;1;R17C8_Q1;;1;R17C8_SN20;R17C8_Q1_SN20;1;R16C8_A7;R16C8_N121_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881700 ] ,
          "attributes": {
            "ROUTING": "R16C5_F6;;1;R16C5_S13;R16C5_F6_S130;1;R17C5_A3;R17C5_S131_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[115]": {
          "hide_name": 0,
          "bits": [ 3878480 ] ,
          "attributes": {
            "ROUTING": "R3C6_S13;R3C6_Q2_S130;1;R3C6_B2;R3C6_S130_B2;1;R3C6_Q2;;1;R3C6_W10;R3C6_Q2_W100;1;R3C6_B4;R3C6_W100_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3881719 ] ,
          "attributes": {
            "ROUTING": "R17C4_F7;;1;R17C4_N13;R17C4_F7_N130;1;R16C4_D5;R16C4_N131_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_75_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878477 ] ,
          "attributes": {
            "ROUTING": "R5C4_A5;R5C4_F7_A5;1;R5C4_F7;;1;R5C4_A3;R5C4_F7_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[8]": {
          "hide_name": 0,
          "bits": [ 3878474 ] ,
          "attributes": {
            "ROUTING": "R12C9_X08;R12C9_Q5_X08;1;R12C9_B5;R12C9_X08_B5;1;R12C9_Q5;;1;R12C9_N13;R12C9_Q5_N130;1;R12C9_A2;R12C9_N130_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 3881696 ] ,
          "attributes": {
            "ROUTING": "R17C6_C1;R17C6_E242_C1;1;R17C4_F4;;1;R17C4_E24;R17C4_F4_E240;1;R17C6_C5;R17C6_E242_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878470 ] ,
          "attributes": {
            "ROUTING": "R15C10_A4;R15C10_F7_A4;1;R15C10_F7;;1;R15C10_A2;R15C10_F7_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[9]": {
          "hide_name": 0,
          "bits": [ 3878468 ] ,
          "attributes": {
            "ROUTING": "R15C10_B4;R15C10_X03_B4;1;R15C10_Q4;;1;R15C10_X03;R15C10_Q4_X03;1;R15C10_A6;R15C10_X03_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 3881693 ] ,
          "attributes": {
            "ROUTING": "R17C6_F1;;1;R17C6_X06;R17C6_F1_X06;1;R17C6_LSR2;R17C6_X06_LSR2;1"
          }
        },
        "row1.textBuffer_DFFE_Q_53_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878464 ] ,
          "attributes": {
            "ROUTING": "R6C7_E10;R6C7_F2_E100;1;R6C7_A4;R6C7_E100_A4;1;R6C7_F2;;1;R6C7_X01;R6C7_F2_X01;1;R6C7_A0;R6C7_X01_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[10]": {
          "hide_name": 0,
          "bits": [ 3878462 ] ,
          "attributes": {
            "ROUTING": "R6C7_S10;R6C7_Q0_S100;1;R6C7_B0;R6C7_S100_B0;1;R6C7_Q0;;1;R6C7_E13;R6C7_Q0_E130;1;R6C7_A7;R6C7_E130_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3882210 ] ,
          "attributes": {
            "ROUTING": "R11C3_X02;R11C3_Q3_X02;1;R11C3_D5;R11C3_X02_D5;1;R11C3_S13;R11C3_Q3_S130;1;R12C3_A2;R12C3_S131_A2;1;R11C3_SN20;R11C3_Q3_SN20;1;R12C3_B5;R12C3_S121_B5;1;R11C3_Q3;;1;R11C3_E13;R11C3_Q3_E130;1;R11C4_B4;R11C4_E131_B4;1",
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_52_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878458 ] ,
          "attributes": {
            "ROUTING": "R5C9_X02;R5C9_F1_X02;1;R5C9_A2;R5C9_X02_A2;1;R5C9_F1;;1;R5C9_W13;R5C9_F1_W130;1;R5C8_A1;R5C8_W131_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[11]": {
          "hide_name": 0,
          "bits": [ 3878455 ] ,
          "attributes": {
            "ROUTING": "R5C8_B1;R5C8_Q1_B1;1;R5C8_Q1;;1;R5C8_W10;R5C8_Q1_W100;1;R5C8_B5;R5C8_W100_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3881691 ] ,
          "attributes": {
            "ROUTING": "R17C8_E22;R17C8_F2_E220;1;R17C9_X05;R17C9_E221_X05;1;R17C9_C5;R17C9_X05_C5;1;R17C6_CE2;R17C6_X05_CE2;1;R17C8_F2;;1;R17C8_W22;R17C8_F2_W220;1;R17C6_X05;R17C6_W222_X05;1;R17C6_B1;R17C6_X05_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_51_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878451 ] ,
          "attributes": {
            "ROUTING": "R15C7_X05;R15C7_F0_X05;1;R15C7_A5;R15C7_X05_A5;1;R15C7_F0;;1;R15C7_EW10;R15C7_F0_EW10;1;R15C8_A3;R15C8_E111_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[12]": {
          "hide_name": 0,
          "bits": [ 3878449 ] ,
          "attributes": {
            "ROUTING": "R15C8_B3;R15C8_Q3_B3;1;R15C8_Q3;;1;R15C8_X06;R15C8_Q3_X06;1;R15C8_A5;R15C8_X06_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3882206 ] ,
          "attributes": {
            "ROUTING": "R11C4_W25;R11C4_N251_W250;1;R11C3_A5;R11C3_W251_A5;1;R11C4_A4;R11C4_X06_A4;1;R12C4_A0;R12C4_E210_A0;1;R12C4_E25;R12C4_Q5_E250;1;R12C4_B5;R12C4_E250_B5;1;R12C4_W83;R12C4_Q5_W830;1;R12C5_W25;R12C5_E838_W250;1;R12C4_A3;R12C4_W251_A3;1;R12C4_W25;R12C4_Q5_W250;1;R12C3_A5;R12C3_W251_A5;1;R12C4_N25;R12C4_Q5_N250;1;R11C4_X06;R11C4_N251_X06;1;R12C4_Q5;;1;R12C4_S10;R12C4_Q5_S100;1;R12C4_E21;R12C4_S100_E210;1",
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_114_D_LUT3_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878444 ] ,
          "attributes": {
            "ROUTING": "R8C3_F0;;1;R8C3_E13;R8C3_F0_E130;1;R8C3_C3;R8C3_E130_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_114_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878442 ] ,
          "attributes": {
            "ROUTING": "R8C3_F3;;1;R8C3_N10;R8C3_F3_N100;1;R8C3_C5;R8C3_N100_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[13]": {
          "hide_name": 0,
          "bits": [ 3878438 ] ,
          "attributes": {
            "ROUTING": "R8C3_X08;R8C3_Q5_X08;1;R8C3_B5;R8C3_X08_B5;1;R8C3_B3;R8C3_S130_B3;1;R8C3_Q5;;1;R8C3_S13;R8C3_Q5_S130;1;R8C3_B2;R8C3_S130_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881672 ] ,
          "attributes": {
            "ROUTING": "R16C14_F3;;1;R16C14_N13;R16C14_F3_N130;1;R16C14_C7;R16C14_N130_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_49_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878434 ] ,
          "attributes": {
            "ROUTING": "R12C9_A1;R12C9_E111_A1;1;R12C8_F6;;1;R12C8_EW10;R12C8_F6_EW10;1;R12C9_A4;R12C9_E111_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[14]": {
          "hide_name": 0,
          "bits": [ 3878432 ] ,
          "attributes": {
            "ROUTING": "R12C9_X03;R12C9_Q4_X03;1;R12C9_B4;R12C9_X03_B4;1;R12C9_Q4;;1;R12C9_EW10;R12C9_Q4_EW10;1;R12C10_A5;R12C10_E111_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "textPixelData[7]": {
          "hide_name": 0,
          "bits": [ 3881670 ] ,
          "attributes": {
            "ROUTING": "R7C18_Q1;;1;R7C18_W21;R7C18_Q1_W210;1;R7C16_S21;R7C16_W212_S210;1;R9C16_S81;R9C16_S212_S810;1;R17C16_N21;R17C16_S818_N210;1;R16C16_A4;R16C16_N211_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:35.16-35.29",
            "hdlname": "te pixelData"
          }
        },
        "row1.textBuffer_DFFE_Q_48_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878428 ] ,
          "attributes": {
            "ROUTING": "R14C8_A5;R14C8_E111_A5;1;R14C7_F4;;1;R14C7_EW10;R14C7_F4_EW10;1;R14C8_A2;R14C8_E111_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[15]": {
          "hide_name": 0,
          "bits": [ 3878426 ] ,
          "attributes": {
            "ROUTING": "R14C8_S13;R14C8_Q2_S130;1;R14C8_B2;R14C8_S130_B2;1;R14C8_Q2;;1;R14C8_EW10;R14C8_Q2_EW10;1;R14C9_A2;R14C9_E111_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881665 ] ,
          "attributes": {
            "ROUTING": "R16C16_F4;;1;R16C16_W10;R16C16_F4_W100;1;R16C15_W20;R16C15_W101_W200;1;R16C14_D1;R16C14_W201_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_47_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878422 ] ,
          "attributes": {
            "ROUTING": "R13C8_X03;R13C8_F6_X03;1;R13C8_A1;R13C8_X03_A1;1;R13C8_F6;;1;R13C8_X07;R13C8_F6_X07;1;R13C8_A5;R13C8_X07_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[16]": {
          "hide_name": 0,
          "bits": [ 3878419 ] ,
          "attributes": {
            "ROUTING": "R13C8_EW10;R13C8_Q1_EW10;1;R13C9_N25;R13C9_E111_N250;1;R13C9_B6;R13C9_N250_B6;1;R13C8_B1;R13C8_Q1_B1;1;R13C8_Q1;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881664 ] ,
          "attributes": {
            "ROUTING": "R16C14_F7;;1;R16C14_E10;R16C14_F7_E100;1;R16C14_C1;R16C14_E100_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878415 ] ,
          "attributes": {
            "ROUTING": "R16C9_A3;R16C9_X02_A3;1;R16C9_F1;;1;R16C9_X02;R16C9_F1_X02;1;R16C9_A2;R16C9_X02_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[17]": {
          "hide_name": 0,
          "bits": [ 3878413 ] ,
          "attributes": {
            "ROUTING": "R16C9_B3;R16C9_Q3_B3;1;R16C9_Q3;;1;R16C9_W10;R16C9_Q3_W100;1;R16C9_B5;R16C9_W100_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881663 ] ,
          "attributes": {
            "ROUTING": "R16C14_F5;;1;R16C14_W25;R16C14_F5_W250;1;R16C14_B1;R16C14_W250_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[116]": {
          "hide_name": 0,
          "bits": [ 3878409 ] ,
          "attributes": {
            "ROUTING": "R5C4_W10;R5C4_Q5_W100;1;R5C4_B5;R5C4_W100_B5;1;R5C4_Q5;;1;R5C4_W13;R5C4_Q5_W130;1;R5C4_B6;R5C4_W130_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.reset_DFFSE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3881699 ] ,
          "attributes": {
            "ROUTING": "R17C5_F3;;1;R17C5_EW10;R17C5_F3_EW10;1;R17C6_A1;R17C6_E111_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_9_D_LUT3_F_I0_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878406 ] ,
          "attributes": {
            "ROUTING": "R4C6_S27;R4C6_E272_S270;1;R6C6_S82;R6C6_S272_S820;1;R14C6_N27;R14C6_S828_N270;1;R12C6_N27;R12C6_N272_N270;1;R11C6_E27;R11C6_N271_E270;1;R11C7_A6;R11C7_E271_A6;1;R6C6_S81;R6C6_S222_S810;1;R10C6_E21;R10C6_S814_E210;1;R10C7_S21;R10C7_E211_S210;1;R11C7_A7;R11C7_S211_A7;1;R7C4_A3;R7C4_S271_A3;1;R4C4_E27;R4C4_E131_E270;1;R4C5_A7;R4C5_E271_A7;1;R4C3_E13;R4C3_F2_E130;1;R4C4_B6;R4C4_E131_B6;1;R5C4_A7;R5C4_S231_A7;1;R4C4_S23;R4C4_E131_S230;1;R4C4_C7;R4C4_E121_C7;1;R4C4_E22;R4C4_E121_E220;1;R4C6_N22;R4C6_E222_N220;1;R3C6_X01;R3C6_N221_X01;1;R3C6_A7;R3C6_X01_A7;1;R4C3_EW20;R4C3_F2_EW20;1;R4C4_S22;R4C4_E121_S220;1;R6C4_X03;R6C4_S222_X03;1;R6C4_A0;R6C4_X03_A0;1;R10C4_S26;R10C4_E261_S260;1;R11C4_E26;R11C4_S261_E260;1;R11C6_X07;R11C6_E262_X07;1;R11C6_A5;R11C6_X07_A5;1;R4C6_S22;R4C6_E222_S220;1;R4C4_S27;R4C4_E131_S270;1;R6C4_S27;R6C4_S272_S270;1;R4C3_F2;;1;R4C3_S22;R4C3_F2_S220;1;R6C3_S23;R6C3_S222_S230;1;R8C3_S26;R8C3_S232_S260;1;R10C3_E26;R10C3_S262_E260;1;R10C5_E27;R10C5_E262_E270;1;R10C7_S27;R10C7_E272_S270;1;R11C7_A0;R11C7_S271_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I1_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3878404 ] ,
          "attributes": {
            "ROUTING": "R4C4_E25;R4C4_N251_E250;1;R4C5_X04;R4C5_E251_X04;1;R4C5_C1;R4C5_X04_C1;1;R3C6_C2;R3C6_X04_C2;1;R5C4_C5;R5C4_X06_C5;1;R5C4_X06;R5C4_N252_X06;1;R11C6_C3;R11C6_X04_C3;1;R11C5_E25;R11C5_S252_E250;1;R11C7_X04;R11C7_E252_X04;1;R11C7_C3;R11C7_X04_C3;1;R12C5_E20;R12C5_S201_E200;1;R12C7_X01;R12C7_E202_X01;1;R12C7_C2;R12C7_X01_C2;1;R7C5_S25;R7C5_E111_S250;1;R9C5_S25;R9C5_S252_S250;1;R11C5_S20;R11C5_S252_S200;1;R7C4_F5;;1;R7C4_EW10;R7C4_F5_EW10;1;R11C6_X04;R11C6_E251_X04;1;R11C6_C0;R11C6_X04_C0;1;R7C4_N25;R7C4_F5_N250;1;R5C4_N25;R5C4_N252_N250;1;R3C4_E25;R3C4_N252_E250;1;R3C6_X04;R3C6_E252_X04;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878402 ] ,
          "attributes": {
            "ROUTING": "R8C3_E25;R8C3_S252_E250;1;R8C5_E20;R8C5_E252_E200;1;R8C7_E20;R8C7_E202_E200;1;R8C8_X01;R8C8_E201_X01;1;R8C8_A7;R8C8_X01_A7;1;R5C2_A3;R5C2_S271_A3;1;R7C4_B6;R7C4_S252_B6;1;R6C3_S25;R6C3_S252_S250;1;R7C3_X04;R7C3_S251_X04;1;R7C3_C2;R7C3_X04_C2;1;R5C4_S25;R5C4_E251_S250;1;R9C8_A7;R9C8_X06_A7;1;R5C5_S25;R5C5_E252_S250;1;R7C5_A0;R7C5_S252_A0;1;R9C8_X06;R9C8_E211_X06;1;R4C7_E25;R4C7_E252_E250;1;R4C8_A4;R4C8_E251_A4;1;R8C5_A1;R8C5_S252_A1;1;R6C7_S20;R6C7_S252_S200;1;R9C7_E21;R9C7_S211_E210;1;R4C3_S25;R4C3_F5_S250;1;R5C3_E25;R5C3_S251_E250;1;R4C3_X04;R4C3_F5_X04;1;R7C5_X04;R7C5_S251_X04;1;R7C5_B1;R7C5_X04_B1;1;R4C3_D6;R4C3_X04_D6;1;R4C5_S25;R4C5_E252_S250;1;R6C5_S25;R6C5_S252_S250;1;R8C5_A0;R8C5_S252_A0;1;R7C7_E25;R7C7_S251_E250;1;R7C8_A5;R7C8_E251_A5;1;R4C3_W13;R4C3_F5_W130;1;R4C2_S27;R4C2_W131_S270;1;R4C3_F5;;1;R4C3_E25;R4C3_F5_E250;1;R4C5_E25;R4C5_E252_E250;1;R4C7_S25;R4C7_E252_S250;1;R6C7_S25;R6C7_S252_S250;1;R4C5_B4;R4C5_E250_B4;1;R4C6_A7;R4C6_E251_A7;1;R8C7_S21;R8C7_S202_S210;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878399 ] ,
          "attributes": {
            "ROUTING": "R7C4_F3;;1;R7C4_W23;R7C4_F3_W230;1;R7C4_C0;R7C4_W230_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878398 ] ,
          "attributes": {
            "ROUTING": "R7C4_X07;R7C4_F6_X07;1;R7C4_B0;R7C4_X07_B0;1;R7C4_F6;;1;R7C4_C5;R7C4_F6_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878389 ] ,
          "attributes": {
            "ROUTING": "R7C4_X01;R7C4_S201_X01;1;R7C4_A0;R7C4_X01_A0;1;R6C4_EW10;R6C4_F0_EW10;1;R6C5_A3;R6C5_E111_A3;1;R6C4_S10;R6C4_F0_S100;1;R7C4_A5;R7C4_S101_A5;1;R8C4_X03;R8C4_S202_X03;1;R8C4_A1;R8C4_X03_A1;1;R6C4_N13;R6C4_F0_N130;1;R5C4_E27;R5C4_N131_E270;1;R5C6_A2;R5C6_E272_A2;1;R8C6_A1;R8C6_E210_A1;1;R5C7_A5;R5C7_X07_A5;1;R5C7_X07;R5C7_N221_X07;1;R8C6_A0;R8C6_E210_A0;1;R6C7_N22;R6C7_E222_N220;1;R6C4_EW20;R6C4_F0_EW20;1;R6C5_E22;R6C5_E121_E220;1;R6C7_S22;R6C7_E222_S220;1;R7C7_X01;R7C7_S221_X01;1;R7C7_A0;R7C7_X01_A0;1;R6C4_F0;;1;R6C4_S20;R6C4_F0_S200;1;R8C4_E20;R8C4_S202_E200;1;R8C6_E21;R8C6_E202_E210;1;R8C7_X02;R8C7_E211_X02;1;R8C7_A3;R8C7_X02_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_45_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878386 ] ,
          "attributes": {
            "ROUTING": "R5C6_N10;R5C6_F6_N100;1;R5C6_A0;R5C6_N100_A0;1;R5C6_F6;;1;R5C6_EW10;R5C6_F6_EW10;1;R5C7_A0;R5C7_E111_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[18]": {
          "hide_name": 0,
          "bits": [ 3878384 ] ,
          "attributes": {
            "ROUTING": "R5C7_X05;R5C7_Q0_X05;1;R5C7_B0;R5C7_X05_B0;1;R5C7_Q0;;1;R5C7_S13;R5C7_Q0_S130;1;R5C7_B3;R5C7_S130_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1[3]": {
          "hide_name": 0,
          "bits": [ 3882202 ] ,
          "attributes": {
            "ROUTING": "R13C3_N20;R13C3_Q0_N200;1;R12C3_D2;R12C3_N201_D2;1;R12C3_D6;R12C3_N131_D6;1;R13C3_Q0;;1;R13C3_N13;R13C3_Q0_N130;1;R12C3_D7;R12C3_N131_D7;1",
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_44_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878380 ] ,
          "attributes": {
            "ROUTING": "R5C9_A3;R5C9_F7_A3;1;R5C9_F7;;1;R5C9_W27;R5C9_F7_W270;1;R5C8_A3;R5C8_W271_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[19]": {
          "hide_name": 0,
          "bits": [ 3878377 ] ,
          "attributes": {
            "ROUTING": "R5C8_B3;R5C8_Q3_B3;1;R5C8_Q3;;1;R5C8_W13;R5C8_Q3_W130;1;R5C8_B7;R5C8_W130_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "textPixelData[1]": {
          "hide_name": 0,
          "bits": [ 3881656 ] ,
          "attributes": {
            "ROUTING": "R17C19_Q2;;1;R17C19_EW10;R17C19_Q2_EW10;1;R17C18_W21;R17C18_W111_W210;1;R17C16_X06;R17C16_W212_X06;1;R17C16_A7;R17C16_X06_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:35.16-35.29",
            "hdlname": "te pixelData"
          }
        },
        "row1.textBuffer_DFFE_Q_43_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878373 ] ,
          "attributes": {
            "ROUTING": "R16C6_E10;R16C6_F1_E100;1;R16C6_A4;R16C6_E100_A4;1;R16C6_F1;;1;R16C6_EW10;R16C6_F1_EW10;1;R16C7_A2;R16C7_E111_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[20]": {
          "hide_name": 0,
          "bits": [ 3878371 ] ,
          "attributes": {
            "ROUTING": "R16C7_X01;R16C7_Q2_X01;1;R16C7_B2;R16C7_X01_B2;1;R16C7_Q2;;1;R16C7_E13;R16C7_Q2_E130;1;R16C8_B2;R16C8_E131_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881650 ] ,
          "attributes": {
            "ROUTING": "R17C14_F3;;1;R17C14_X02;R17C14_F3_X02;1;R17C14_A2;R17C14_X02_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878366 ] ,
          "attributes": {
            "ROUTING": "R4C4_E24;R4C4_N241_E240;1;R4C4_B7;R4C4_E240_B7;1;R8C3_A1;R8C3_S271_A1;1;R7C3_E13;R7C3_F5_E130;1;R7C4_B3;R7C4_E131_B3;1;R6C3_C0;R6C3_N121_C0;1;R6C3_A5;R6C3_N121_A5;1;R8C3_B0;R8C3_S111_B0;1;R7C3_A2;R7C3_F5_A2;1;R7C3_A4;R7C3_F5_A4;1;R7C3_SN20;R7C3_F5_SN20;1;R8C3_B7;R8C3_S121_B7;1;R7C4_S24;R7C4_E101_S240;1;R8C4_C3;R8C4_S241_C3;1;R7C3_SN10;R7C3_F5_SN10;1;R6C3_N25;R6C3_N111_N250;1;R4C3_X06;R4C3_N252_X06;1;R4C3_A6;R4C3_X06_A6;1;R5C4_N24;R5C4_N242_N240;1;R4C4_C2;R4C4_N241_C2;1;R7C3_F5;;1;R7C3_E10;R7C3_F5_E100;1;R7C4_N24;R7C4_E101_N240;1;R7C3_W13;R7C3_F5_W130;1;R7C3_S27;R7C3_W130_S270;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878363 ] ,
          "attributes": {
            "ROUTING": "R8C3_F7;;1;R8C3_S10;R8C3_F7_S100;1;R9C3_C2;R9C3_S101_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I2_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878360 ] ,
          "attributes": {
            "ROUTING": "R8C4_W10;R8C4_F4_W100;1;R8C3_N20;R8C3_W101_N200;1;R6C3_X07;R6C3_N202_X07;1;R6C3_A3;R6C3_X07_A3;1;R8C4_SN10;R8C4_F4_SN10;1;R9C3_A2;R9C3_W251_A2;1;R9C4_W25;R9C4_S111_W250;1;R9C7_A1;R9C7_X03_A1;1;R8C4_F4;;1;R8C4_E24;R8C4_F4_E240;1;R8C6_S24;R8C6_E242_S240;1;R9C6_E24;R9C6_S241_E240;1;R9C7_X03;R9C7_E241_X03;1;R9C7_B3;R9C7_X03_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartDataIn[0]": {
          "hide_name": 0,
          "bits": [ 3878357 ] ,
          "attributes": {
            "ROUTING": "R13C9_X04;R13C9_S251_X04;1;R13C9_B1;R13C9_X04_B1;1;R14C9_S25;R14C9_S252_S250;1;R14C9_B3;R14C9_S250_B3;1;R9C6_N25;R9C6_E251_N250;1;R8C6_B6;R8C6_N251_B6;1;R11C7_B6;R11C7_S252_B6;1;R9C5_S10;R9C5_Q5_S100;1;R10C5_S24;R10C5_S101_S240;1;R12C5_E24;R12C5_S242_E240;1;R12C6_X03;R12C6_E241_X03;1;R12C6_B5;R12C6_X03_B5;1;R12C7_E25;R12C7_E242_E250;1;R12C8_S25;R12C8_E251_S250;1;R13C8_B6;R13C8_S251_B6;1;R9C8_X05;R9C8_E201_X05;1;R9C5_B7;R9C5_N250_B7;1;R12C8_B3;R12C8_S250_B3;1;R9C7_S25;R9C7_E252_S250;1;R9C5_N25;R9C5_Q5_N250;1;R13C8_X04;R13C8_S251_X04;1;R13C8_B2;R13C8_X04_B2;1;R12C9_S25;R12C9_E252_S250;1;R9C5_Q5;;1;R9C5_E25;R9C5_Q5_E250;1;R9C7_E20;R9C7_E252_E200;1;R9C9_S20;R9C9_E202_S200;1;R11C9_X07;R11C9_S202_X07;1;R11C9_B6;R11C9_X07_B6;1;R9C8_B7;R9C8_X05_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:40.16-40.26",
            "hdlname": "u dataIn"
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT3_F_I0_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878354 ] ,
          "attributes": {
            "ROUTING": "R12C7_E24;R12C7_S241_E240;1;R12C8_X03;R12C8_E241_X03;1;R12C8_A6;R12C8_X03_A6;1;R15C9_E25;R15C9_E252_E250;1;R15C10_A7;R15C10_E251_A7;1;R13C9_A1;R13C9_X03_A1;1;R13C9_X03;R13C9_E242_X03;1;R11C7_S24;R11C7_E242_S240;1;R13C7_S25;R13C7_S242_S250;1;R15C7_E25;R15C7_S252_E250;1;R5C5_E24;R5C5_E212_E240;1;R5C7_E25;R5C7_E242_E250;1;R5C9_A1;R5C9_E252_A1;1;R8C5_E21;R8C5_S211_E210;1;R8C6_B3;R8C6_E211_B3;1;R6C7_A2;R6C7_X05_A2;1;R15C7_A0;R15C7_E210_A0;1;R9C7_S21;R9C7_E212_S210;1;R11C7_S81;R11C7_S212_S810;1;R13C7_E24;R13C7_S242_E240;1;R11C7_S21;R11C7_S212_S210;1;R13C7_S21;R13C7_S212_S210;1;R15C7_E21;R15C7_S814_E210;1;R14C7_A4;R14C7_S211_A4;1;R11C5_E24;R11C5_E242_E240;1;R8C3_C1;R8C3_S241_C1;1;R5C3_S21;R5C3_F1_S210;1;R7C3_S24;R7C3_S212_S240;1;R5C3_F1;;1;R5C3_E21;R5C3_F1_E210;1;R7C5_S21;R7C5_S212_S210;1;R5C5_S21;R5C5_E212_S210;1;R9C5_E21;R9C5_S212_E210;1;R8C3_C0;R8C3_S241_C0;1;R9C3_S24;R9C3_S242_S240;1;R11C3_E24;R11C3_S242_E240;1;R8C5_A4;R8C5_S211_A4;1;R5C7_S24;R5C7_E242_S240;1;R6C7_X05;R6C7_S241_X05;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878352 ] ,
          "attributes": {
            "ROUTING": "R12C9_A5;R12C9_N211_A5;1;R13C9_F1;;1;R13C9_N21;R13C9_F1_N210;1;R11C9_A4;R11C9_N212_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878341 ] ,
          "attributes": {
            "ROUTING": "R17C8_N27;R17C8_N272_N270;1;R16C8_A1;R16C8_N271_A1;1;R11C8_S82;R11C8_S272_S820;1;R19C8_N27;R19C8_S828_N270;1;R17C8_E27;R17C8_N272_E270;1;R17C9_A3;R17C9_E271_A3;1;R7C6_N25;R7C6_N111_N250;1;R5C6_A1;R5C6_N252_A1;1;R9C6_E27;R9C6_S131_E270;1;R9C7_A0;R9C7_E271_A0;1;R8C6_S13;R8C6_F3_S130;1;R9C6_W23;R9C6_S131_W230;1;R9C4_W23;R9C4_W232_W230;1;R9C3_B1;R9C3_W231_B1;1;R8C8_N23;R8C8_E232_N230;1;R6C8_X02;R6C8_N232_X02;1;R6C8_A3;R6C8_X02_A3;1;R13C8_E27;R13C8_S271_E270;1;R13C9_A2;R13C9_E271_A2;1;R8C6_SN10;R8C6_F3_SN10;1;R8C8_S23;R8C8_E232_S230;1;R12C8_S27;R12C8_S262_S270;1;R8C4_W26;R8C4_W232_W260;1;R8C6_E23;R8C6_F3_E230;1;R8C6_F3;;1;R10C8_S26;R10C8_S232_S260;1;R9C8_S27;R9C8_E272_S270;1;R14C8_E27;R14C8_S272_E270;1;R14C9_A1;R14C9_E271_A1;1;R8C6_W23;R8C6_F3_W230;1;R8C3_X07;R8C3_W261_X07;1;R8C3_A5;R8C3_X07_A5;1;R17C8_A1;R17C8_N272_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878334 ] ,
          "attributes": {
            "ROUTING": "R14C8_X02;R14C8_S211_X02;1;R14C8_C2;R14C8_X02_C2;1;R8C7_N24;R8C7_N101_N240;1;R9C7_N10;R9C7_F0_N100;1;R6C7_C0;R6C7_N242_C0;1;R5C7_E21;R5C7_N212_E210;1;R5C8_X02;R5C8_E211_X02;1;R5C8_C1;R5C8_X02_C1;1;R12C9_C5;R12C9_S201_C5;1;R12C9_C4;R12C9_S201_C4;1;R9C7_N20;R9C7_F0_N200;1;R7C7_N21;R7C7_N202_N210;1;R11C8_S20;R11C8_E201_S200;1;R13C8_S21;R13C8_S202_S210;1;R15C8_X04;R15C8_S212_X04;1;R15C8_C3;R15C8_X04_C3;1;R15C10_C4;R15C10_S202_C4;1;R9C7_S20;R9C7_F0_S200;1;R11C7_E20;R11C7_S202_E200;1;R11C9_S20;R11C9_E202_S200;1;R13C9_E20;R13C9_S202_E200;1;R13C10_S20;R13C10_E201_S200;1;R9C7_F0;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT3_F_I0_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878331 ] ,
          "attributes": {
            "ROUTING": "R5C3_W81;R5C3_F2_W810;1;R5C6_S21;R5C6_E818_S210;1;R5C6_A6;R5C6_S210_A6;1;R10C8_S27;R10C8_E271_S270;1;R12C8_A2;R12C8_S272_A2;1;R9C9_S83;R9C9_S262_S830;1;R17C9_N25;R17C9_S838_N250;1;R16C9_A1;R16C9_N251_A1;1;R10C7_E27;R10C7_S271_E270;1;R5C9_A7;R5C9_X06_A7;1;R7C3_S23;R7C3_S222_S230;1;R5C3_S22;R5C3_F2_S220;1;R7C3_S22;R7C3_S222_S220;1;R8C3_C7;R8C3_S221_C7;1;R9C7_S27;R9C7_S262_S270;1;R7C3_C4;R7C3_S222_C4;1;R13C8_A6;R13C8_E271_A6;1;R5C6_S23;R5C6_E231_S230;1;R7C6_S26;R7C6_S232_S260;1;R9C6_S26;R9C6_S262_S260;1;R11C6_S27;R11C6_S262_S270;1;R13C6_S27;R13C6_S272_S270;1;R15C6_S27;R15C6_S272_S270;1;R16C6_A1;R16C6_S271_A1;1;R5C7_S23;R5C7_E232_S230;1;R7C7_S26;R7C7_S232_S260;1;R9C7_S26;R9C7_S262_S260;1;R11C7_S27;R11C7_S262_S270;1;R13C7_S27;R13C7_S272_S270;1;R15C7_S27;R15C7_S272_S270;1;R16C7_A1;R16C7_S271_A1;1;R5C3_F2;;1;R5C3_E22;R5C3_F2_E220;1;R5C5_E23;R5C5_E222_E230;1;R8C3_E23;R8C3_S231_E230;1;R8C5_B5;R8C5_E232_B5;1;R5C7_E23;R5C7_E232_E230;1;R7C6_A7;R7C6_S232_A7;1;R5C9_X06;R5C9_E232_X06;1;R5C9_S23;R5C9_E232_S230;1;R7C9_S26;R7C9_S232_S260;1;R13C7_E27;R13C7_S272_E270;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878329 ] ,
          "attributes": {
            "ROUTING": "R9C3_F2;;1;R9C3_E10;R9C3_F2_E100;1;R9C3_C0;R9C3_E100_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878326 ] ,
          "attributes": {
            "ROUTING": "R8C3_S25;R8C3_W251_S250;1;R9C3_A0;R9C3_S251_A0;1;R9C7_A3;R9C7_X05_A3;1;R9C7_B0;R9C7_X05_B0;1;R8C3_A3;R8C3_W251_A3;1;R9C5_E20;R9C5_S101_E200;1;R9C7_X05;R9C7_E202_X05;1;R8C5_F5;;1;R8C5_EW10;R8C5_F5_EW10;1;R8C5_S10;R8C5_F5_S100;1;R8C4_W25;R8C4_W111_W250;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[21]": {
          "hide_name": 0,
          "bits": [ 3878321 ] ,
          "attributes": {
            "ROUTING": "R9C3_X05;R9C3_Q0_X05;1;R9C3_B0;R9C3_X05_B0;1;R9C3_B2;R9C3_S130_B2;1;R9C3_Q0;;1;R9C3_S13;R9C3_Q0_S130;1;R9C3_B3;R9C3_S130_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881648 ] ,
          "attributes": {
            "ROUTING": "R17C16_F7;;1;R17C16_W10;R17C16_F7_W100;1;R17C15_W20;R17C15_W101_W200;1;R17C14_D1;R17C14_W201_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_41_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878317 ] ,
          "attributes": {
            "ROUTING": "R12C8_X01;R12C8_F2_X01;1;R12C8_A1;R12C8_X01_A1;1;R12C8_F2;;1;R12C8_X05;R12C8_F2_X05;1;R12C8_A4;R12C8_X05_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[22]": {
          "hide_name": 0,
          "bits": [ 3878315 ] ,
          "attributes": {
            "ROUTING": "R12C8_B1;R12C8_Q1_B1;1;R12C8_Q1;;1;R12C8_E21;R12C8_Q1_E210;1;R12C10_B5;R12C10_E212_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881647 ] ,
          "attributes": {
            "ROUTING": "R17C14_F7;;1;R17C14_S10;R17C14_F7_S100;1;R17C14_B1;R17C14_S100_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878306 ] ,
          "attributes": {
            "ROUTING": "R13C7_E26;R13C7_S261_E260;1;R13C8_C1;R13C8_E261_C1;1;R16C7_C2;R16C7_S262_C2;1;R16C7_E23;R16C7_S804_E230;1;R16C8_X06;R16C8_E231_X06;1;R16C8_C4;R16C8_X06_C4;1;R9C8_S24;R9C8_E101_S240;1;R12C8_C1;R12C8_S241_C1;1;R11C8_S24;R11C8_S242_S240;1;R9C7_E10;R9C7_F3_E100;1;R9C8_N20;R9C8_E101_N200;1;R7C8_N20;R7C8_N202_N200;1;R5C8_X01;R5C8_N202_X01;1;R5C8_C3;R5C8_X01_C3;1;R12C7_S26;R12C7_S232_S260;1;R14C7_S26;R14C7_S262_S260;1;R12C7_S80;R12C7_S232_S800;1;R9C7_S13;R9C7_F3_S130;1;R10C7_S23;R10C7_S131_S230;1;R8C7_N23;R8C7_N131_N230;1;R9C7_N13;R9C7_F3_N130;1;R6C7_N26;R6C7_N232_N260;1;R5C7_C0;R5C7_N261_C0;1;R9C7_F3;;1;R9C7_E23;R9C7_F3_E230;1;R9C9_S23;R9C9_E232_S230;1;R11C9_S80;R11C9_S232_S800;1;R19C9_N10;R19C9_S808_N100;1;R18C9_N24;R18C9_N101_N240;1;R16C9_C3;R16C9_N242_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878304 ] ,
          "attributes": {
            "ROUTING": "R16C7_X02;R16C7_F1_X02;1;R16C7_A3;R16C7_X02_A3;1;R16C7_F1;;1;R16C7_EW10;R16C7_F1_EW10;1;R16C8_A4;R16C8_E111_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[23]": {
          "hide_name": 0,
          "bits": [ 3878302 ] ,
          "attributes": {
            "ROUTING": "R16C8_W10;R16C8_Q4_W100;1;R16C8_B4;R16C8_W100_B4;1;R16C8_Q4;;1;R16C8_W13;R16C8_Q4_W130;1;R16C8_B7;R16C8_W130_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.dataToSend[1]": {
          "hide_name": 0,
          "bits": [ 3881645 ] ,
          "attributes": {
            "ROUTING": "R17C14_Q1;;1;R17C14_EW10;R17C14_Q1_EW10;1;R17C13_N21;R17C13_W111_N210;1;R16C13_A6;R16C13_N211_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878298 ] ,
          "attributes": {
            "ROUTING": "R11C9_A1;R11C9_X03_A1;1;R11C9_F6;;1;R11C9_X03;R11C9_F6_X03;1;R11C9_A0;R11C9_X03_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[24]": {
          "hide_name": 0,
          "bits": [ 3878295 ] ,
          "attributes": {
            "ROUTING": "R11C9_S10;R11C9_Q0_S100;1;R11C9_B0;R11C9_S100_B0;1;R11C9_Q0;;1;R11C9_SN10;R11C9_Q0_SN10;1;R12C9_B2;R12C9_S111_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "u.dataIn_LUT4_I0_2_F[2]": {
          "hide_name": 0,
          "bits": [ 3882269 ] ,
          "attributes": {
            "ROUTING": "R9C5_F7;;1;R9C5_X04;R9C5_F7_X04;1;R9C5_C2;R9C5_X04_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_38_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878291 ] ,
          "attributes": {
            "ROUTING": "R15C10_E10;R15C10_F1_E100;1;R15C10_A5;R15C10_E100_A5;1;R15C10_F1;;1;R15C10_N13;R15C10_F1_N130;1;R15C10_A3;R15C10_N130_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[25]": {
          "hide_name": 0,
          "bits": [ 3878289 ] ,
          "attributes": {
            "ROUTING": "R15C10_W10;R15C10_Q5_W100;1;R15C10_B5;R15C10_W100_B5;1;R15C10_Q5;;1;R15C10_W13;R15C10_Q5_W130;1;R15C10_B6;R15C10_W130_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "textPixelData[2]": {
          "hide_name": 0,
          "bits": [ 3881642 ] ,
          "attributes": {
            "ROUTING": "R16C18_Q1;;1;R16C18_W13;R16C18_Q1_W130;1;R16C17_W27;R16C17_W131_W270;1;R16C15_A4;R16C15_W272_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:35.16-35.29",
            "hdlname": "te pixelData"
          }
        },
        "row1.textBuffer_DFFE_Q_37_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878285 ] ,
          "attributes": {
            "ROUTING": "R6C6_X03;R6C6_F6_X03;1;R6C6_A0;R6C6_X03_A0;1;R6C6_F6;;1;R6C6_EW10;R6C6_F6_EW10;1;R6C7_A1;R6C7_E111_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[26]": {
          "hide_name": 0,
          "bits": [ 3878283 ] ,
          "attributes": {
            "ROUTING": "R6C7_B1;R6C7_Q1_B1;1;R6C7_Q1;;1;R6C7_W13;R6C7_Q1_W130;1;R6C7_B7;R6C7_W130_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881637 ] ,
          "attributes": {
            "ROUTING": "R16C15_F4;;1;R16C15_EW20;R16C15_F4_EW20;1;R16C14_S26;R16C14_W121_S260;1;R17C14_D5;R17C14_S261_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_36_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878274 ] ,
          "attributes": {
            "ROUTING": "R10C7_S26;R10C7_S121_S260;1;R12C7_S27;R12C7_S262_S270;1;R14C7_S22;R14C7_S272_S220;1;R15C7_W22;R15C7_S221_W220;1;R15C7_C3;R15C7_W220_C3;1;R6C8_C0;R6C8_E261_C0;1;R11C9_C0;R11C9_S241_C0;1;R9C7_SN20;R9C7_F1_SN20;1;R6C7_C1;R6C7_N262_C1;1;R8C7_N26;R8C7_N121_N260;1;R6C7_E26;R6C7_N262_E260;1;R14C9_S24;R14C9_S242_S240;1;R15C9_E24;R15C9_S241_E240;1;R15C10_C5;R15C10_E241_C5;1;R10C9_S24;R10C9_E242_S240;1;R14C8_C3;R14C8_S242_C3;1;R12C9_S24;R12C9_S242_S240;1;R13C10_C3;R13C10_E241_C3;1;R12C8_S24;R12C8_S242_S240;1;R10C8_S24;R10C8_E241_S240;1;R13C9_E24;R13C9_S241_E240;1;R9C7_S10;R9C7_F1_S100;1;R10C7_E24;R10C7_S101_E240;1;R9C7_F1;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_36_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878272 ] ,
          "attributes": {
            "ROUTING": "R6C9_A3;R6C9_F5_A3;1;R6C9_F5;;1;R6C9_W13;R6C9_F5_W130;1;R6C8_A0;R6C8_W131_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[27]": {
          "hide_name": 0,
          "bits": [ 3878270 ] ,
          "attributes": {
            "ROUTING": "R6C8_S10;R6C8_Q0_S100;1;R6C8_B0;R6C8_S100_B0;1;R6C8_Q0;;1;R6C8_E10;R6C8_Q0_E100;1;R6C8_A4;R6C8_E100_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881636 ] ,
          "attributes": {
            "ROUTING": "R17C14_N10;R17C14_F2_N100;1;R17C14_C5;R17C14_N100_C5;1;R17C14_F2;;1;R17C14_X01;R17C14_F2_X01;1;R17C14_C1;R17C14_X01_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[117]": {
          "hide_name": 0,
          "bits": [ 3878266 ] ,
          "attributes": {
            "ROUTING": "R7C4_D0;R7C4_Q0_D0;1;R7C4_Q0;;1;R7C4_W13;R7C4_Q0_W130;1;R7C4_B7;R7C4_W130_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.dataToSend[0]": {
          "hide_name": 0,
          "bits": [ 3881660 ] ,
          "attributes": {
            "ROUTING": "R17C13_Q1;;1;R17C13_SN20;R17C13_Q1_SN20;1;R16C13_A4;R16C13_N121_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr dataToSend"
          }
        },
        "row1.textBuffer[126]": {
          "hide_name": 0,
          "bits": [ 3878262 ] ,
          "attributes": {
            "ROUTING": "R9C8_B3;R9C8_Q3_B3;1;R9C8_Q3;;1;R9C8_W13;R9C8_Q3_W130;1;R9C8_B6;R9C8_W130_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881741 ] ,
          "attributes": {
            "ROUTING": "R16C13_F0;;1;R16C13_W20;R16C13_F0_W200;1;R16C11_X05;R16C11_W202_X05;1;R16C11_A3;R16C11_X05_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer[127]": {
          "hide_name": 0,
          "bits": [ 3878259 ] ,
          "attributes": {
            "ROUTING": "R7C8_B1;R7C8_Q1_B1;1;R7C8_Q1;;1;R7C8_W10;R7C8_Q1_W100;1;R7C8_B4;R7C8_W100_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39",
            "hdlname": "row1 textBuffer"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881957 ] ,
          "attributes": {
            "ROUTING": "R9C19_F2;;1;R9C19_W13;R9C19_F2_W130;1;R9C19_B6;R9C19_W130_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.state[0]": {
          "hide_name": 0,
          "bits": [ 3878253 ] ,
          "attributes": {
            "ROUTING": "R18C2_A5;R18C2_X05_A5;1;R18C2_C7;R18C2_X05_C7;1;R18C2_B0;R18C2_X05_B0;1;R18C2_Q0;;1;R18C2_X05;R18C2_Q0_X05;1;R18C2_B1;R18C2_X05_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:13.15-13.20",
            "hdlname": "row1 state"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881634 ] ,
          "attributes": {
            "ROUTING": "R17C14_F6;;1;R17C14_W10;R17C14_F6_W100;1;R17C14_B5;R17C14_W100_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.state[1]": {
          "hide_name": 0,
          "bits": [ 3878250 ] ,
          "attributes": {
            "ROUTING": "R18C2_X06;R18C2_Q1_X06;1;R18C2_A7;R18C2_X06_A7;1;R18C2_W10;R18C2_Q1_W100;1;R18C2_B5;R18C2_W100_B5;1;R18C2_A1;R18C2_X02_A1;1;R18C2_Q1;;1;R18C2_X02;R18C2_Q1_X02;1;R18C2_A0;R18C2_X02_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:13.15-13.20",
            "hdlname": "row1 state"
          }
        },
        "scr.dataToSend[2]": {
          "hide_name": 0,
          "bits": [ 3881632 ] ,
          "attributes": {
            "ROUTING": "R17C14_Q5;;1;R17C14_N13;R17C14_Q5_N130;1;R16C14_W27;R16C14_N131_W270;1;R16C13_A5;R16C13_W271_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "row1.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878248 ] ,
          "attributes": {
            "ROUTING": "R18C2_F7;;1;R18C2_X08;R18C2_F7_X08;1;R18C2_CE0;R18C2_X08_CE0;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3882333 ] ,
          "attributes": {
            "ROUTING": "R15C4_S25;R15C4_VSS_S250;1;R16C4_A2;R16C4_S251_A2;1;R18C4_N25;R18C4_VSS_N250;1;R17C4_A3;R17C4_N251_A3;1;R17C3_E23;R17C3_VSS_E230;1;R17C4_X02;R17C4_E231_X02;1;R17C4_A2;R17C4_X02_A2;1;R18C13_W21;R18C13_VSS_W210;1;R18C12_LSR1;R18C12_W211_LSR1;1;R17C15_S27;R17C15_VSS_S270;1;R18C15_LSR2;R18C15_S271_LSR2;1;R14C4_W21;R14C4_VSS_W210;1;R14C4_A5;R14C4_W210_A5;1;R17C9_S27;R17C9_VSS_S270;1;R18C9_LSR0;R18C9_S271_LSR0;1;R16C11_E23;R16C11_VSS_E230;1;R16C12_X06;R16C12_E231_X06;1;R16C12_LSR1;R16C12_X06_LSR1;1;R14C4_A3;R14C4_N210_A3;1;R17C13_W21;R17C13_VSS_W210;1;R17C12_LSR2;R17C12_W211_LSR2;1;R14C4_N21;R14C4_VSS_N210;1;R14C4_A2;R14C4_N210_A2;1;VSS;;1;R14C4_E21;R14C4_VSS_E210;1;R14C4_A1;R14C4_E210_A1;1"
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878041 ] ,
          "attributes": {
            "ROUTING": "R5C2_F3;;1;R5C2_X02;R5C2_F3_X02;1;R5C2_C0;R5C2_X02_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878040 ] ,
          "attributes": {
            "ROUTING": "R17C8_N26;R17C8_N262_N260;1;R16C8_C3;R16C8_N261_C3;1;R19C8_N26;R19C8_S838_N260;1;R17C8_X05;R17C8_N262_X05;1;R17C8_C7;R17C8_X05_C7;1;R5C5_S24;R5C5_E241_S240;1;R7C5_S24;R7C5_S242_S240;1;R8C5_C0;R8C5_S241_C0;1;R6C8_C6;R6C8_E242_C6;1;R9C3_X07;R9C3_S202_X07;1;R9C3_D4;R9C3_X07_D4;1;R5C4_E24;R5C4_E101_E240;1;R5C6_C4;R5C6_E242_C4;1;R7C3_X05;R7C3_S202_X05;1;R7C3_A5;R7C3_X05_A5;1;R5C3_E10;R5C3_F0_E100;1;R7C3_S20;R7C3_S202_S200;1;R7C3_A1;R7C3_X03_A1;1;R5C6_S24;R5C6_E242_S240;1;R7C3_X03;R7C3_S202_X03;1;R6C6_E24;R6C6_S241_E240;1;R14C9_X04;R14C9_S251_X04;1;R14C9_C3;R14C9_X04_C3;1;R17C9_C6;R17C9_S202_C6;1;R15C9_S20;R15C9_S252_S200;1;R13C9_C0;R13C9_S242_C0;1;R5C3_EW10;R5C3_F0_EW10;1;R7C6_S25;R7C6_S242_S250;1;R9C6_E25;R9C6_S252_E250;1;R5C2_B0;R5C2_W111_B0;1;R5C3_F0;;1;R5C3_S20;R5C3_F0_S200;1;R7C3_E20;R7C3_S202_E200;1;R7C5_S20;R7C5_E202_S200;1;R9C5_S21;R9C5_S202_S210;1;R11C5_E21;R11C5_S212_E210;1;R11C7_E24;R11C7_E212_E240;1;R11C9_S24;R11C9_E242_S240;1;R9C8_S25;R9C8_E252_S250;1;R11C8_S83;R11C8_S252_S830;1;R13C9_S25;R13C9_S242_S250;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878038 ] ,
          "attributes": {
            "ROUTING": "R6C3_A0;R6C3_S251_A0;1;R8C3_B1;R8C3_X04_B1;1;R4C4_A7;R4C4_X03_A7;1;R5C3_W25;R5C3_S111_W250;1;R5C2_A0;R5C2_W251_A0;1;R4C3_SN10;R4C3_F4_SN10;1;R5C3_S25;R5C3_S111_S250;1;R7C3_X08;R7C3_S252_X08;1;R7C3_D2;R7C3_X08_D2;1;R7C4_X04;R7C4_E251_X04;1;R7C4_C3;R7C4_X04_C3;1;R6C3_X05;R6C3_S242_X05;1;R6C3_C5;R6C3_X05_C5;1;R8C3_A7;R8C3_X06_A7;1;R7C3_B4;R7C3_S252_B4;1;R8C3_A0;R8C3_S251_A0;1;R8C3_X04;R8C3_S251_X04;1;R8C3_X06;R8C3_S251_X06;1;R7C3_S25;R7C3_S252_S250;1;R8C4_B7;R8C4_S251_B7;1;R7C3_E25;R7C3_S252_E250;1;R7C4_S25;R7C4_E251_S250;1;R4C3_F4;;1;R4C3_S24;R4C3_F4_S240;1;R4C3_C6;R4C3_F4_C6;1;R4C4_B5;R4C4_X03_B5;1;R4C3_E24;R4C3_F4_E240;1;R4C4_X03;R4C4_E241_X03;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3881628 ] ,
          "attributes": {
            "ROUTING": "R17C13_F2;;1;R17C13_X01;R17C13_F2_X01;1;R17C13_A1;R17C13_X01_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[0]": {
          "hide_name": 0,
          "bits": [ 3881626 ] ,
          "attributes": {
            "ROUTING": "R15C19_Q5;;1;R15C19_SN10;R15C19_Q5_SN10;1;R16C19_W21;R16C19_S111_W210;1;R16C17_W21;R16C17_W212_W210;1;R16C15_S21;R16C15_W212_S210;1;R17C15_A6;R17C15_S211_A6;1",
            "hdlname": "te pixelData",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:35.16-35.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.inputCharIndex[1]": {
          "hide_name": 0,
          "bits": [ 3878028 ] ,
          "attributes": {
            "ROUTING": "R5C3_C5;R5C3_X08_C5;1;R5C3_D4;R5C3_X04_D4;1;R5C3_N20;R5C3_N100_N200;1;R4C3_C4;R4C3_N201_C4;1;R5C3_B3;R5C3_X04_B3;1;R5C3_X04;R5C3_Q5_X04;1;R5C3_C2;R5C3_X04_C2;1;R5C3_A1;R5C3_N100_A1;1;R5C3_X08;R5C3_Q5_X08;1;R5C3_B7;R5C3_X08_B7;1;R5C3_C6;R5C3_X08_C6;1;R5C3_C0;R5C3_X04_C0;1;R5C3_N25;R5C3_Q5_N250;1;R4C3_A3;R4C3_N251_A3;1;R4C3_B5;R4C3_N101_B5;1;R5C3_N13;R5C3_Q5_N130;1;R4C3_B2;R4C3_N131_B2;1;R5C3_Q5;;1;R5C3_N10;R5C3_Q5_N100;1;R4C3_B7;R4C3_N101_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 inputCharIndex"
          }
        },
        "row1.inputCharIndex[0]": {
          "hide_name": 0,
          "bits": [ 3878026 ] ,
          "attributes": {
            "ROUTING": "R4C3_A1;R4C3_X02_A1;1;R5C3_B5;R5C3_S121_B5;1;R4C3_SN20;R4C3_Q1_SN20;1;R5C3_B4;R5C3_S121_B4;1;R4C3_W10;R4C3_Q1_W100;1;R4C3_B4;R4C3_W100_B4;1;R4C3_B3;R4C3_S130_B3;1;R4C3_E10;R4C3_Q1_E100;1;R4C3_A5;R4C3_E100_A5;1;R4C3_X02;R4C3_Q1_X02;1;R4C3_A2;R4C3_X02_A2;1;R4C3_S21;R4C3_Q1_S210;1;R4C3_A7;R4C3_S210_A7;1;R5C3_A6;R5C3_S101_A6;1;R5C3_A3;R5C3_S131_A3;1;R5C3_A0;R5C3_S131_A0;1;R4C3_S10;R4C3_Q1_S100;1;R5C3_C1;R5C3_S101_C1;1;R5C3_C7;R5C3_S131_C7;1;R4C3_Q1;;1;R4C3_S13;R4C3_Q1_S130;1;R5C3_A2;R5C3_S131_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 inputCharIndex"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877961 ] ,
          "attributes": {
            "ROUTING": "R12C7_E20;R12C7_E252_E200;1;R12C8_D0;R12C8_E201_D0;1;R3C5_D3;R3C5_N201_D3;1;R3C5_D2;R3C5_X06_D2;1;R4C4_D7;R4C4_W201_D7;1;R7C5_D1;R7C5_N201_D1;1;R5C5_E20;R5C5_N201_E200;1;R9C5_W10;R9C5_F2_W100;1;R9C4_C4;R9C4_W101_C4;1;R5C6_N26;R5C6_N262_N260;1;R3C6_X03;R3C6_N262_X03;1;R3C6_D3;R3C6_X03_D3;1;R9C3_A1;R9C3_X01_A1;1;R8C6_B1;R8C6_X05_B1;1;R8C6_X05;R8C6_N261_X05;1;R8C6_B0;R8C6_X05_B0;1;R6C5_X01;R6C5_N202_X01;1;R9C3_C4;R9C3_W261_C4;1;R8C5_W26;R8C5_N121_W260;1;R8C4_C1;R8C4_W261_C1;1;R8C4_A7;R8C4_N211_A7;1;R8C5_E22;R8C5_N121_E220;1;R8C7_X01;R8C7_E222_X01;1;R8C7_B3;R8C7_X01_B3;1;R8C7_B0;R8C7_X07_B0;1;R8C5_E26;R8C5_N121_E260;1;R8C7_X07;R8C7_E262_X07;1;R8C7_B1;R8C7_X07_B1;1;R7C6_X01;R7C6_N262_X01;1;R7C6_B3;R7C6_X01_B3;1;R11C5_E22;R11C5_S222_E220;1;R11C6_D1;R11C6_E221_D1;1;R4C5_B0;R4C5_N212_B0;1;R7C4_C6;R7C4_X08_C6;1;R8C5_N20;R8C5_N101_N200;1;R7C4_N21;R7C4_N212_N210;1;R5C4_X08;R5C4_N212_X08;1;R5C4_D2;R5C4_X08_D2;1;R6C3_W22;R6C3_N222_W220;1;R6C2_N22;R6C2_W221_N220;1;R5C2_D0;R5C2_N221_D0;1;R8C5_W22;R8C5_N121_W220;1;R8C3_D3;R8C3_W222_D3;1;R8C4_W21;R8C4_N211_W210;1;R8C3_X02;R8C3_W211_X02;1;R8C3_D6;R8C3_X02_D6;1;R9C7_C1;R9C7_X01_C1;1;R9C7_C0;R9C7_X01_C0;1;R9C7_X01;R9C7_E222_X01;1;R9C7_C3;R9C7_X01_C3;1;R7C7_X07;R7C7_E261_X07;1;R7C7_B0;R7C7_X07_B0;1;R6C5_N26;R6C5_N262_N260;1;R7C6_E26;R7C6_N262_E260;1;R7C7_X03;R7C7_E261_X03;1;R7C7_B3;R7C7_X03_B3;1;R4C5_C4;R4C5_X05_C4;1;R7C3_D1;R7C3_X06_D1;1;R12C6_D3;R12C6_X08_D3;1;R12C6_D2;R12C6_X08_D2;1;R12C6_X08;R12C6_E251_X08;1;R12C6_D0;R12C6_X08_D0;1;R7C4_W21;R7C4_N212_W210;1;R7C3_X06;R7C3_W211_X06;1;R7C3_D3;R7C3_X06_D3;1;R9C4_N21;R9C4_W111_N210;1;R9C5_W22;R9C5_F2_W220;1;R9C3_D2;R9C3_W222_D2;1;R11C8_D0;R11C8_E221_D0;1;R3C6_E25;R3C6_N834_E250;1;R7C6_N83;R7C6_N262_N830;1;R3C7_S25;R3C7_E251_S250;1;R7C4_D1;R7C4_X08_D1;1;R9C4_W26;R9C4_W121_W260;1;R12C7_X08;R12C7_E252_X08;1;R12C7_D3;R12C7_X08_D3;1;R4C5_N27;R4C5_N262_N270;1;R3C5_X06;R3C5_N271_X06;1;R5C6_B2;R5C6_X03_B2;1;R9C5_EW10;R9C5_F2_EW10;1;R9C5_E22;R9C5_F2_E220;1;R9C7_N22;R9C7_E222_N220;1;R8C7_C7;R8C7_N221_C7;1;R5C7_B5;R5C7_X03_B5;1;R5C6_E26;R5C6_N262_E260;1;R5C7_X03;R5C7_E261_X03;1;R11C7_E22;R11C7_E222_E220;1;R9C4_D0;R9C4_W121_D0;1;R6C3_D1;R6C3_X03_D1;1;R6C6_X07;R6C6_E261_X07;1;R3C4_D4;R3C4_X04_D4;1;R4C7_B5;R4C7_S251_B5;1;R7C6_X05;R7C6_N262_X05;1;R7C6_C4;R7C6_X05_C4;1;R9C5_EW20;R9C5_F2_EW20;1;R9C6_N26;R9C6_E121_N260;1;R7C6_C1;R7C6_N262_C1;1;R4C5_N20;R4C5_N202_N200;1;R6C5_E26;R6C5_N262_E260;1;R6C5_N20;R6C5_N202_N200;1;R5C3_A4;R5C3_N231_A4;1;R6C3_X03;R6C3_N262_X03;1;R5C3_A5;R5C3_N231_A5;1;R4C4_C4;R4C4_X08_C4;1;R4C3_D0;R4C3_W221_D0;1;R12C5_S20;R12C5_S252_S200;1;R13C5_E20;R13C5_S201_E200;1;R13C7_D0;R13C7_E202_D0;1;R6C3_N23;R6C3_N222_N230;1;R8C3_N22;R8C3_W222_N220;1;R4C4_X08;R4C4_N211_X08;1;R7C4_B5;R7C4_X08_B5;1;R7C4_X08;R7C4_N212_X08;1;R5C7_D1;R5C7_X03_D1;1;R7C6_N26;R7C6_N262_N260;1;R6C6_E26;R6C6_N261_E260;1;R6C8_X03;R6C8_E262_X03;1;R6C8_D3;R6C8_X03_D3;1;R10C5_S25;R10C5_S111_S250;1;R12C5_E25;R12C5_S252_E250;1;R6C5_B3;R6C5_X01_B3;1;R6C6_A2;R6C6_X07_A2;1;R4C5_B3;R4C5_N212_B3;1;R4C4_W22;R4C4_S818_W220;1;R4C4_A5;R4C4_N211_A5;1;R5C4_N81;R5C4_N212_N810;1;R5C4_N21;R5C4_N212_N210;1;R3C4_X04;R3C4_N212_X04;1;R6C5_N21;R6C5_N202_N210;1;R4C5_X05;R4C5_N262_X05;1;R5C6_D1;R5C6_E201_D1;1;R13C8_D4;R13C8_E221_D4;1;R9C5_N10;R9C5_F2_N100;1;R8C5_D0;R8C5_N101_D0;1;R9C3_X01;R9C3_W222_X01;1;R5C5_D5;R5C5_N261_D5;1;R5C5_D4;R5C5_N261_D4;1;R7C4_D3;R7C4_X08_D3;1;R9C5_SN20;R9C5_F2_SN20;1;R8C3_N26;R8C3_W262_N260;1;R6C3_D7;R6C3_N262_D7;1;R6C5_B2;R6C5_X01_B2;1;R3C8_D4;R3C8_N262_D4;1;R16C6_X03;R16C6_E261_X03;1;R16C6_D3;R16C6_X03_D3;1;R13C5_E22;R13C5_S222_E220;1;R13C7_E22;R13C7_E222_E220;1;R13C9_D2;R13C9_E222_D2;1;R9C4_A1;R9C4_X01_A1;1;R4C5_W20;R4C5_N202_W200;1;R6C6_X05;R6C6_N261_X05;1;R6C6_A3;R6C6_X05_A3;1;R14C9_X06;R14C9_E232_X06;1;R14C9_D1;R14C9_X06_D1;1;R5C6_X03;R5C6_N262_X03;1;R8C5_N26;R8C5_N121_N260;1;R9C4_X01;R9C4_W221_X01;1;R9C5_SN10;R9C5_F2_SN10;1;R5C8_N26;R5C8_E262_N260;1;R14C5_E23;R14C5_S231_E230;1;R14C7_E23;R14C7_E232_E230;1;R17C7_X07;R17C7_E262_X07;1;R17C7_D5;R17C7_X07_D5;1;R16C5_E26;R16C5_S261_E260;1;R16C7_E27;R16C7_E262_E270;1;R16C8_X08;R16C8_E271_X08;1;R16C8_D1;R16C8_X08_D1;1;R17C8_X08;R17C8_E271_X08;1;R17C8_D1;R17C8_X08_D1;1;R17C9_D3;R17C9_X08_D3;1;R9C5_F2;;1;R9C5_S22;R9C5_F2_S220;1;R11C5_S22;R11C5_S222_S220;1;R13C5_S23;R13C5_S222_S230;1;R15C5_S26;R15C5_S232_S260;1;R17C5_E26;R17C5_S262_E260;1;R17C7_E27;R17C7_E262_E270;1;R17C9_X08;R17C9_E272_X08;1;R17C9_D2;R17C9_X08_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.inputCharIndex[2]": {
          "hide_name": 0,
          "bits": [ 3877958 ] ,
          "attributes": {
            "ROUTING": "R5C3_C4;R5C3_Q4_C4;1;R5C3_SN10;R5C3_Q4_SN10;1;R4C3_C5;R4C3_N111_C5;1;R5C3_D0;R5C3_X03_D0;1;R5C3_X07;R5C3_Q4_X07;1;R5C3_B1;R5C3_X07_B1;1;R5C3_A7;R5C3_X03_A7;1;R5C3_X03;R5C3_Q4_X03;1;R5C3_B2;R5C3_X03_B2;1;R4C3_C7;R4C3_E220_C7;1;R5C3_D3;R5C3_X03_D3;1;R5C3_D6;R5C3_X07_D6;1;R4C3_E22;R4C3_N121_E220;1;R5C3_SN20;R5C3_Q4_SN20;1;R4C3_C2;R4C3_N121_C2;1;R5C3_Q4;;1;R4C3_A4;R4C3_N121_A4;1;R4C3_C3;R4C3_N121_C3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:35.39-35.57|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "row1 inputCharIndex"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 3881622 ] ,
          "attributes": {
            "ROUTING": "R17C15_F6;;1;R17C15_W26;R17C15_F6_W260;1;R17C13_C1;R17C13_W262_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.inputCharIndex[3]": {
          "hide_name": 0,
          "bits": [ 3877947 ] ,
          "attributes": {
            "ROUTING": "R8C5_X07;R8C5_S202_X07;1;R8C5_B0;R8C5_X07_B0;1;R8C5_X03;R8C5_S202_X03;1;R8C5_B4;R8C5_X03_B4;1;R8C5_A5;R8C5_S200_A5;1;R7C5_A1;R7C5_X02_A1;1;R4C3_D4;R4C3_E201_D4;1;R5C3_X05;R5C3_E201_X05;1;R5C3_B0;R5C3_X05_B0;1;R7C4_X03;R7C4_S202_X03;1;R7C4_A6;R7C4_X03_A6;1;R6C4_X01;R6C4_S201_X01;1;R6C4_B3;R6C4_X01_B3;1;R5C4_S20;R5C4_E202_S200;1;R6C4_X07;R6C4_S201_X07;1;R6C4_B0;R6C4_X07_B0;1;R5C2_N10;R5C2_Q0_N100;1;R4C2_E20;R4C2_N101_E200;1;R4C3_D7;R4C3_E201_D7;1;R5C3_C3;R5C3_E121_C3;1;R5C2_EW20;R5C2_Q0_EW20;1;R5C2_E13;R5C2_Q0_E130;1;R5C5_A0;R5C5_X02_A0;1;R4C4_A6;R4C4_W200_A6;1;R5C5_X02;R5C5_E211_X02;1;R5C3_B6;R5C3_E131_B6;1;R5C4_N20;R5C4_E202_N200;1;R4C4_W20;R4C4_N201_W200;1;R5C2_E20;R5C2_Q0_E200;1;R5C4_E21;R5C4_E202_E210;1;R5C5_N21;R5C5_E211_N210;1;R4C5_A4;R4C5_N211_A4;1;R6C5_S20;R6C5_E201_S200;1;R7C4_S20;R7C4_E202_S200;1;R8C4_X07;R8C4_S201_X07;1;R8C4_A4;R8C4_X07_A4;1;R8C5_S20;R8C5_S202_S200;1;R5C2_X01;R5C2_Q0_X01;1;R5C2_B3;R5C2_X01_B3;1;R7C5_X02;R7C5_E211_X02;1;R6C4_E20;R6C4_S201_E200;1;R7C6_B7;R7C6_E212_B7;1;R7C4_E21;R7C4_E202_E210;1;R7C6_B5;R7C6_E212_B5;1;R5C2_Q0;;1;R5C2_S20;R5C2_Q0_S200;1;R7C2_E20;R7C2_S202_E200;1;R7C4_E20;R7C4_E202_E200;1;R7C6_S20;R7C6_E202_S200;1;R8C6_X07;R8C6_S201_X07;1;R8C6_A3;R8C6_X07_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "row1 inputCharIndex"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3882196 ] ,
          "attributes": {
            "ROUTING": "R13C3_A2;R13C3_F5_A2;1;R13C3_F5;;1;R13C3_X04;R13C3_F5_X04;1;R13C3_D7;R13C3_X04_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row1.state_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3877944 ] ,
          "attributes": {
            "ROUTING": "R8C2_E21;R8C2_N212_E210;1;R8C3_CE2;R8C3_E211_CE2;1;R6C8_CE1;R6C8_S212_CE1;1;R6C8_E21;R6C8_E212_E210;1;R6C9_CE1;R6C9_E211_CE1;1;R14C7_N21;R14C7_E211_N210;1;R13C7_CE0;R13C7_N211_CE0;1;R8C4_E21;R8C4_N212_E210;1;R8C5_CE1;R8C5_E211_CE1;1;R4C3_CE0;R4C3_E211_CE0;1;R16C6_CE2;R16C6_X05_CE2;1;R7C4_CE0;R7C4_N211_CE0;1;R9C3_CE0;R9C3_E211_CE0;1;R17C7_CE2;R17C7_E211_CE2;1;R9C2_E21;R9C2_N211_E210;1;R9C4_CE0;R9C4_E212_CE0;1;R6C6_N21;R6C6_E212_N210;1;R5C6_CE1;R5C6_N211_CE1;1;R11C6_E21;R11C6_E202_E210;1;R11C8_CE0;R11C8_E212_CE0;1;R6C6_E82;R6C6_E242_E820;1;R6C10_N27;R6C10_E824_N270;1;R5C10_W27;R5C10_N271_W270;1;R5C9_X08;R5C9_W271_X08;1;R5C9_CE1;R5C9_X08_CE1;1;R4C5_N21;R4C5_E211_N210;1;R3C5_CE1;R3C5_N211_CE1;1;R12C6_N25;R12C6_N252_N250;1;R10C6_N25;R10C6_N252_N250;1;R8C6_X08;R8C6_N252_X08;1;R8C6_CE0;R8C6_X08_CE0;1;R15C7_X08;R15C7_E251_X08;1;R15C7_CE1;R15C7_X08_CE1;1;R17C8_E21;R17C8_E212_E210;1;R17C9_CE1;R17C9_E211_CE1;1;R6C4_E21;R6C4_E212_E210;1;R6C6_CE0;R6C6_E212_CE0;1;R16C7_X05;R16C7_E201_X05;1;R16C7_CE1;R16C7_X05_CE1;1;R6C7_X08;R6C7_E251_X08;1;R6C7_CE0;R6C7_X08_CE0;1;R12C6_N80;R12C6_N202_N800;1;R4C6_S20;R4C6_N808_S200;1;R5C6_E20;R5C6_S201_E200;1;R5C7_S20;R5C7_E201_S200;1;R6C7_X07;R6C7_S201_X07;1;R6C7_CE2;R6C7_X07_CE2;1;R5C7_CE0;R5C7_N211_CE0;1;R11C8_E25;R11C8_N251_E250;1;R11C9_X08;R11C9_E251_X08;1;R11C9_CE0;R11C9_X08_CE0;1;R8C7_CE1;R8C7_N212_CE1;1;R4C4_CE1;R4C4_E212_CE1;1;R9C7_N21;R9C7_E211_N210;1;R7C7_CE1;R7C7_N212_CE1;1;R14C8_E25;R14C8_E252_E250;1;R14C9_X08;R14C9_E251_X08;1;R14C9_CE0;R14C9_X08_CE0;1;R14C8_E21;R14C8_E212_E210;1;R14C10_N21;R14C10_E212_N210;1;R13C10_CE1;R13C10_N211_CE1;1;R6C5_N25;R6C5_N252_N250;1;R4C5_X08;R4C5_N252_X08;1;R4C5_CE0;R4C5_X08_CE0;1;R5C2_CE0;R5C2_N211_CE0;1;R6C7_N25;R6C7_E251_N250;1;R5C7_X06;R5C7_N251_X06;1;R5C7_CE2;R5C7_X06_CE2;1;R9C4_E21;R9C4_N211_E210;1;R9C6_E21;R9C6_E212_E210;1;R9C8_CE1;R9C8_E212_CE1;1;R17C2_E25;R17C2_N251_E250;1;R17C4_E20;R17C4_E252_E200;1;R17C6_E21;R17C6_E202_E210;1;R17C8_CE0;R17C8_E212_CE0;1;R8C4_N21;R8C4_N212_N210;1;R14C8_N25;R14C8_E252_N250;1;R12C8_X06;R12C8_N252_X06;1;R12C8_CE2;R12C8_X06_CE2;1;R14C6_E25;R14C6_N252_E250;1;R14C8_X08;R14C8_E252_X08;1;R14C8_CE2;R14C8_X08_CE2;1;R14C6_N21;R14C6_N202_N210;1;R12C6_N21;R12C6_N212_N210;1;R4C6_X05;R4C6_N242_X05;1;R4C6_CE1;R4C6_X05_CE1;1;R12C6_CE0;R12C6_X07_CE0;1;R11C7_CE1;R11C7_X06_CE1;1;R12C8_CE0;R12C8_N212_CE0;1;R16C8_CE0;R16C8_X05_CE0;1;R8C5_N25;R8C5_N242_N250;1;R6C5_X08;R6C5_N252_X08;1;R6C5_CE1;R6C5_X08_CE1;1;R16C6_X05;R16C6_E202_X05;1;R11C6_CE0;R11C6_X06_CE0;1;R16C6_CE1;R16C6_X05_CE1;1;R15C6_E25;R15C6_N251_E250;1;R15C8_N25;R15C8_E252_N250;1;R13C8_X06;R13C8_N252_X06;1;R13C8_CE0;R13C8_X06_CE0;1;R16C8_X05;R16C8_E202_X05;1;R16C8_CE2;R16C8_X05_CE2;1;R8C6_N21;R8C6_N212_N210;1;R6C6_E21;R6C6_N212_E210;1;R6C7_N21;R6C7_E211_N210;1;R12C9_CE0;R12C9_N212_CE0;1;R16C6_N25;R16C6_E252_N250;1;R14C6_N25;R14C6_N252_N250;1;R12C6_E25;R12C6_N252_E250;1;R12C7_N25;R12C7_E251_N250;1;R11C7_X06;R11C7_N251_X06;1;R11C7_CE2;R11C7_X06_CE2;1;R10C8_N21;R10C8_N212_N210;1;R9C8_CE0;R9C8_N211_CE0;1;R4C4_N25;R4C4_N242_N250;1;R3C4_X06;R3C4_N251_X06;1;R3C4_CE2;R3C4_X06_CE2;1;R8C2_CE1;R8C2_N212_CE1;1;R16C4_E25;R16C4_E252_E250;1;R11C6_X06;R11C6_N251_X06;1;R12C9_CE2;R12C9_N212_CE2;1;R16C9_N21;R16C9_E211_N210;1;R14C9_N21;R14C9_N212_N210;1;R12C9_N21;R12C9_N212_N210;1;R11C9_CE2;R11C9_N211_CE2;1;R10C5_N81;R10C5_N212_N810;1;R2C5_S21;R2C5_N818_S210;1;R4C5_S21;R4C5_S212_S210;1;R5C5_CE2;R5C5_S211_CE2;1;R5C8_CE0;R5C8_S211_CE0;1;R16C6_N20;R16C6_E202_N200;1;R12C6_X07;R12C6_N202_X07;1;R9C6_CE1;R9C6_N211_CE1;1;R10C6_N21;R10C6_N212_N210;1;R12C8_N25;R12C8_E252_N250;1;R14C8_N21;R14C8_E212_N210;1;R12C8_N21;R12C8_N212_N210;1;R10C8_N24;R10C8_N212_N240;1;R8C8_N24;R8C8_N242_N240;1;R6C8_N25;R6C8_N242_N250;1;R4C8_N20;R4C8_N252_N200;1;R3C8_X07;R3C8_N201_X07;1;R3C8_CE2;R3C8_X07_CE2;1;R13C8_CE2;R13C8_E212_CE2;1;R12C5_N20;R12C5_E201_N200;1;R10C5_N20;R10C5_N202_N200;1;R8C5_N21;R8C5_N202_N210;1;R7C5_CE2;R7C5_N211_CE2;1;R8C4_N24;R8C4_N212_N240;1;R6C4_N24;R6C4_N242_N240;1;R5C4_X05;R5C4_N241_X05;1;R5C4_CE2;R5C4_X05_CE2;1;R16C10_N21;R16C10_E212_N210;1;R15C10_CE1;R15C10_N211_CE1;1;R4C2_E21;R4C2_N212_E210;1;R4C4_E21;R4C4_E212_E210;1;R4C6_E21;R4C6_E212_E210;1;R4C7_N21;R4C7_E211_N210;1;R3C7_CE0;R3C7_N211_CE0;1;R8C7_CE0;R8C7_N212_CE0;1;R11C4_E20;R11C4_N201_E200;1;R11C6_X05;R11C6_E202_X05;1;R11C6_CE1;R11C6_X05_CE1;1;R16C7_N20;R16C7_E201_N200;1;R14C7_N20;R14C7_N202_N200;1;R12C7_N21;R12C7_N202_N210;1;R10C7_N21;R10C7_N212_N210;1;R8C7_N81;R8C7_N212_N810;1;R4C7_E21;R4C7_N814_E210;1;R4C8_S21;R4C8_E211_S210;1;R5C8_CE1;R5C8_S211_CE1;1;R16C5_N20;R16C5_E201_N200;1;R14C5_N21;R14C5_N202_N210;1;R12C5_N21;R12C5_N212_N210;1;R10C5_N24;R10C5_N212_N240;1;R8C5_N82;R8C5_N242_N820;1;R1C5_S27;R1C5_S828_S270;1;R3C5_X08;R3C5_S272_X08;1;R3C5_CE2;R3C5_X08_CE2;1;R4C6_E20;R4C6_N202_E200;1;R4C7_X05;R4C7_E201_X05;1;R4C7_CE2;R4C7_X05_CE2;1;R16C2_E25;R16C2_N252_E250;1;R16C4_E20;R16C4_E252_E200;1;R16C6_E20;R16C6_E202_E200;1;R16C8_E21;R16C8_E202_E210;1;R16C9_CE1;R16C9_E211_CE1;1;R7C7_CE0;R7C7_N211_CE0;1;R14C4_N25;R14C4_E252_N250;1;R12C4_N20;R12C4_N252_N200;1;R10C4_N21;R10C4_N202_N210;1;R8C4_CE1;R8C4_N212_CE1;1;R15C8_CE1;R15C8_E212_CE1;1;R15C8_E21;R15C8_E212_E210;1;R15C10_CE2;R15C10_E212_CE2;1;R12C6_X05;R12C6_E202_X05;1;R12C6_CE1;R12C6_X05_CE1;1;R6C2_N21;R6C2_N212_N210;1;R5C2_E21;R5C2_N211_E210;1;R5C3_CE2;R5C3_E211_CE2;1;R14C2_E25;R14C2_N252_E250;1;R14C4_E20;R14C4_E252_E200;1;R14C6_E21;R14C6_E202_E210;1;R14C8_CE1;R14C8_E212_CE1;1;R6C3_CE1;R6C3_E211_CE1;1;R15C2_E25;R15C2_N251_E250;1;R15C4_E20;R15C4_E252_E200;1;R15C6_E21;R15C6_E202_E210;1;R15C7_CE2;R15C7_E211_CE2;1;R13C2_E20;R13C2_N201_E200;1;R13C4_E20;R13C4_E202_E200;1;R13C6_E21;R13C6_E202_E210;1;R13C8_E21;R13C8_E212_E210;1;R13C9_CE1;R13C9_E211_CE1;1;R4C6_N21;R4C6_N202_N210;1;R3C6_CE1;R3C6_N211_CE1;1;R4C4_N21;R4C4_N212_N210;1;R3C4_CE1;R3C4_N211_CE1;1;R7C3_CE0;R7C3_E211_CE0;1;R6C4_N21;R6C4_E212_N210;1;R5C4_CE1;R5C4_N211_CE1;1;R12C6_N20;R12C6_E202_N200;1;R10C6_N20;R10C6_N202_N200;1;R8C6_N20;R8C6_N202_N200;1;R6C6_N20;R6C6_N202_N200;1;R5C6_X07;R5C6_N201_X07;1;R5C6_CE0;R5C6_X07_CE0;1;R12C2_E20;R12C2_N202_E200;1;R12C4_E20;R12C4_E202_E200;1;R12C6_E21;R12C6_E202_E210;1;R12C7_CE1;R12C7_E211_CE1;1;R7C6_E24;R7C6_E242_E240;1;R7C8_X07;R7C8_E242_X07;1;R7C8_CE0;R7C8_X07_CE0;1;R6C4_E24;R6C4_N242_E240;1;R6C8_CE0;R6C8_X08_CE0;1;R14C6_N20;R14C6_E202_N200;1;R6C2_E21;R6C2_N212_E210;1;R6C8_X08;R6C8_E252_X08;1;R6C6_E25;R6C6_E242_E250;1;R10C7_N20;R10C7_N252_N200;1;R8C7_N21;R8C7_N202_N210;1;R6C6_N24;R6C6_E242_N240;1;R18C2_F5;;1;R18C2_N25;R18C2_F5_N250;1;R16C2_N25;R16C2_N252_N250;1;R14C2_N20;R14C2_N252_N200;1;R12C2_N20;R12C2_N202_N200;1;R10C2_N21;R10C2_N202_N210;1;R8C2_N21;R8C2_N212_N210;1;R7C2_E21;R7C2_N211_E210;1;R7C4_E24;R7C4_E212_E240;1;R7C6_X07;R7C6_E242_X07;1;R7C6_CE1;R7C6_X07_CE1;1"
          }
        },
        "u.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3882305 ] ,
          "attributes": {
            "ROUTING": "R13C5_CE0;R13C5_X07_CE0;1;R13C5_F4;;1;R13C5_X07;R13C5_F4_X07;1;R13C5_CE1;R13C5_X07_CE1;1"
          }
        },
        "scr.ioSdin": {
          "hide_name": 0,
          "bits": [ 3877942 ] ,
          "attributes": {
            "ROUTING": "R16C11_Q3;;1;R16C11_S23;R16C11_Q3_S230;1;R18C11_S23;R18C11_S232_S230;1;R20C11_S26;R20C11_S232_S260;1;R22C11_W26;R22C11_S262_W260;1;R22C9_S26;R22C9_W262_S260;1;R24C9_S26;R24C9_S262_S260;1;R26C9_S27;R26C9_S262_S270;1;R28C9_S22;R28C9_S272_S220;1;R29C9_W22;R29C9_N222_W220;1;R29C8_D1;R29C8_W221_D1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:29.7-29.11",
            "hdlname": "scr sdin"
          }
        },
        "u.rxBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3882278 ] ,
          "attributes": {
            "ROUTING": "R18C5_LSR2;R18C5_X07_LSR2;1;R18C5_LSR0;R18C5_X07_LSR0;1;R17C5_F2;;1;R17C5_S22;R17C5_F2_S220;1;R18C5_X07;R18C5_S221_X07;1;R18C5_LSR1;R18C5_X07_LSR1;1"
          }
        },
        "scr.ioSclk": {
          "hide_name": 0,
          "bits": [ 3877939 ] ,
          "attributes": {
            "ROUTING": "R18C9_Q1;;1;R18C9_S21;R18C9_Q1_S210;1;R20C9_S21;R20C9_S212_S210;1;R22C9_E21;R22C9_S212_E210;1;R22C11_S21;R22C11_E212_S210;1;R24C11_S21;R24C11_S212_S210;1;R26C11_S24;R26C11_S212_S240;1;R28C11_S25;R28C11_S242_S250;1;R29C11_A0;R29C11_S251_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:28.7-28.11",
            "hdlname": "scr sclk"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882009 ] ,
          "attributes": {
            "ROUTING": "R8C17_F7;;1;R8C17_W13;R8C17_F7_W130;1;R8C16_A3;R8C16_W131_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.ioReset": {
          "hide_name": 0,
          "bits": [ 3877936 ] ,
          "attributes": {
            "ROUTING": "R17C6_Q5;;1;R17C6_E25;R17C6_Q5_E250;1;R17C8_S25;R17C8_E252_S250;1;R19C8_S25;R19C8_S252_S250;1;R21C8_S20;R21C8_S252_S200;1;R23C8_S20;R23C8_S202_S200;1;R25C8_S21;R25C8_S202_S210;1;R27C8_S24;R27C8_S212_S240;1;R29C8_X01;R29C8_S242_X01;1;R29C8_A0;R29C8_X01_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:30.7-30.12",
            "hdlname": "scr reset"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3881620 ] ,
          "attributes": {
            "ROUTING": "R17C13_F5;;1;R17C13_S10;R17C13_F5_S100;1;R17C13_B1;R17C13_S100_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dc": {
          "hide_name": 0,
          "bits": [ 3877933 ] ,
          "attributes": {
            "ROUTING": "R18C15_Q5;;1;R18C15_E25;R18C15_Q5_E250;1;R18C17_E20;R18C17_E252_E200;1;R18C19_E21;R18C19_E202_E210;1;R18C21_E24;R18C21_E212_E240;1;R18C23_E25;R18C23_E242_E250;1;R18C25_E20;R18C25_E252_E200;1;R18C27_E20;R18C27_E202_E200;1;R18C29_E20;R18C29_E202_E200;1;R18C31_E21;R18C31_E202_E210;1;R18C33_S21;R18C33_E212_S210;1;R20C33_S21;R20C33_S212_S210;1;R22C33_S21;R22C33_S212_S210;1;R24C33_S24;R24C33_S212_S240;1;R26C33_S25;R26C33_S242_S250;1;R28C33_S25;R28C33_S252_S250;1;R29C33_A0;R29C33_S251_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:12.12-12.16",
            "hdlname": "scr ioDc"
          }
        },
        "u.rxState_DFFE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882313 ] ,
          "attributes": {
            "ROUTING": "R13C5_B0;R13C5_N212_B0;1;R13C5_A2;R13C5_X02_A2;1;R18C5_SN10;R18C5_F7_SN10;1;R18C5_F7;;1;R13C5_B1;R13C5_N212_B1;1;R13C5_X02;R13C5_N212_X02;1;R17C5_N21;R17C5_N111_N210;1;R15C5_N21;R15C5_N212_N210;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.cs": {
          "hide_name": 0,
          "bits": [ 3877930 ] ,
          "attributes": {
            "ROUTING": "R18C11_Q4;;1;R18C11_S24;R18C11_Q4_S240;1;R20C11_E24;R20C11_S242_E240;1;R20C13_E25;R20C13_E242_E250;1;R20C15_E20;R20C15_E252_E200;1;R20C17_E21;R20C17_E202_E210;1;R20C19_S21;R20C19_E212_S210;1;R22C19_S21;R22C19_S212_S210;1;R24C19_E21;R24C19_S212_E210;1;R24C21_E21;R24C21_E212_E210;1;R24C23_E24;R24C23_E212_E240;1;R24C25_E24;R24C25_E242_E240;1;R24C27_S24;R24C27_E242_S240;1;R26C27_S25;R26C27_S242_S250;1;R28C27_S20;R28C27_S252_S200;1;R29C27_E20;R29C27_N202_E200;1;R29C29_D1;R29C29_E202_D1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:11.12-11.16",
            "hdlname": "scr ioCs"
          }
        },
        "charAddress[4]": {
          "hide_name": 0,
          "bits": [ 3877919 ] ,
          "attributes": {
            "ROUTING": "R11C13_C2;R11C13_X01_C2;1;R11C13_B3;R11C13_X01_B3;1;R11C11_D5;R11C11_X04_D5;1;R11C13_X01;R11C13_Q2_X01;1;R11C13_B5;R11C13_X01_B5;1;R11C11_X04;R11C11_W271_X04;1;R11C11_B0;R11C11_X04_B0;1;R11C13_W13;R11C13_Q2_W130;1;R11C12_W27;R11C12_W131_W270;1;R11C10_A5;R11C10_W272_A5;1;R5C11_E26;R5C11_N262_E260;1;R5C11_D2;R5C11_E260_D2;1;R8C11_W23;R8C11_N231_W230;1;R8C10_X02;R8C10_W231_X02;1;R8C10_D7;R8C10_X02_D7;1;R7C11_X04;R7C11_N232_X04;1;R7C11_D5;R7C11_X04_D5;1;R6C11_X03;R6C11_N261_X03;1;R6C11_D2;R6C11_X03_D2;1;R9C11_W22;R9C11_N222_W220;1;R9C10_D6;R9C10_W221_D6;1;R11C13_Q2;;1;R11C13_W22;R11C13_Q2_W220;1;R11C11_N22;R11C11_W222_N220;1;R9C11_N23;R9C11_N222_N230;1;R7C11_N26;R7C11_N232_N260;1;R5C11_D6;R5C11_N262_D6;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:5.17-5.29"
          }
        },
        "charAddress[5]": {
          "hide_name": 0,
          "bits": [ 3877909 ] ,
          "attributes": {
            "ROUTING": "R11C13_D3;R11C13_X06_D3;1;R11C11_C5;R11C11_W261_C5;1;R11C13_X06;R11C13_Q3_X06;1;R11C13_A5;R11C13_X06_A5;1;R11C10_N26;R11C10_W262_N260;1;R9C10_N27;R9C10_N262_N270;1;R8C10_X06;R8C10_N271_X06;1;R8C10_C7;R8C10_X06_C7;1;R11C13_EW20;R11C13_Q3_EW20;1;R11C12_W26;R11C12_W121_W260;1;R11C10_C5;R11C10_W262_C5;1;R9C13_W23;R9C13_N232_W230;1;R9C11_W23;R9C11_W232_W230;1;R9C10_X06;R9C10_W231_X06;1;R9C10_C6;R9C10_X06_C6;1;R7C11_N23;R7C11_W232_N230;1;R5C11_X08;R5C11_N232_X08;1;R5C11_C6;R5C11_X08_C6;1;R11C11_A0;R11C11_X02_A0;1;R7C13_W23;R7C13_N232_W230;1;R7C11_X06;R7C11_W232_X06;1;R7C11_C5;R7C11_X06_C5;1;R6C11_C2;R6C11_X02_C2;1;R11C11_X02;R11C11_W232_X02;1;R11C13_W23;R11C13_Q3_W230;1;R5C11_C2;R5C11_X02_C2;1;R5C13_W23;R5C13_N232_W230;1;R7C13_N23;R7C13_N232_N230;1;R11C13_Q3;;1;R11C13_N23;R11C13_Q3_N230;1;R6C13_W23;R6C13_N231_W230;1;R5C11_X02;R5C11_W232_X02;1;R9C13_N23;R9C13_N232_N230;1;R6C11_X02;R6C11_W232_X02;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:5.17-5.29"
          }
        },
        "row2.outByteReg_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3877907 ] ,
          "attributes": {
            "ROUTING": "R11C10_F5;;1;R11C10_E25;R11C10_F5_E250;1;R11C11_X08;R11C11_E251_X08;1;R11C11_B5;R11C11_X08_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877906 ] ,
          "attributes": {
            "ROUTING": "R11C10_F0;;1;R11C10_EW10;R11C10_F0_EW10;1;R11C11_A5;R11C11_E111_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3877904 ] ,
          "attributes": {
            "ROUTING": "R11C8_F2;;1;R11C8_EW20;R11C8_F2_EW20;1;R11C9_E26;R11C9_E121_E260;1;R11C10_C3;R11C10_E261_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3877903 ] ,
          "attributes": {
            "ROUTING": "R14C9_F7;;1;R14C9_EW20;R14C9_F7_EW20;1;R14C10_N22;R14C10_E121_N220;1;R12C10_N23;R12C10_N222_N230;1;R11C10_B3;R11C10_N231_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3877902 ] ,
          "attributes": {
            "ROUTING": "R11C8_F6;;1;R11C8_E26;R11C8_F6_E260;1;R11C10_X07;R11C10_E262_X07;1;R11C10_A3;R11C10_X07_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F[3]": {
          "hide_name": 0,
          "bits": [ 3877900 ] ,
          "attributes": {
            "ROUTING": "R7C11_F5;;1;R7C11_SN20;R7C11_F5_SN20;1;R8C11_S26;R8C11_S121_S260;1;R10C11_S26;R10C11_S262_S260;1;R11C11_D4;R11C11_S261_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F[1]": {
          "hide_name": 0,
          "bits": [ 3877899 ] ,
          "attributes": {
            "ROUTING": "R11C10_F2;;1;R11C10_E13;R11C10_F2_E130;1;R11C11_B4;R11C11_E131_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F[0]": {
          "hide_name": 0,
          "bits": [ 3877898 ] ,
          "attributes": {
            "ROUTING": "R12C9_F6;;1;R12C9_SN10;R12C9_F6_SN10;1;R11C9_E25;R11C9_N111_E250;1;R11C11_A4;R11C11_E252_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F[3]": {
          "hide_name": 0,
          "bits": [ 3877896 ] ,
          "attributes": {
            "ROUTING": "R5C11_F6;;1;R5C11_S26;R5C11_F6_S260;1;R7C11_S27;R7C11_S262_S270;1;R9C11_S22;R9C11_S272_S220;1;R11C11_D1;R11C11_S222_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F[1]": {
          "hide_name": 0,
          "bits": [ 3877895 ] ,
          "attributes": {
            "ROUTING": "R16C10_F4;;1;R16C10_N13;R16C10_F4_N130;1;R15C10_N23;R15C10_N131_N230;1;R13C10_N23;R13C10_N232_N230;1;R11C10_E23;R11C10_N232_E230;1;R11C11_B1;R11C11_E231_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F[0]": {
          "hide_name": 0,
          "bits": [ 3877894 ] ,
          "attributes": {
            "ROUTING": "R9C6_F6;;1;R9C6_E26;R9C6_F6_E260;1;R9C8_E27;R9C8_E262_E270;1;R9C10_S27;R9C10_E272_S270;1;R11C10_E27;R11C10_S272_E270;1;R11C11_A1;R11C11_E271_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3877892 ] ,
          "attributes": {
            "ROUTING": "R5C11_F2;;1;R5C11_S22;R5C11_F2_S220;1;R7C11_S22;R7C11_S222_S220;1;R9C11_D1;R9C11_S222_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3877891 ] ,
          "attributes": {
            "ROUTING": "R6C7_F3;;1;R6C7_E23;R6C7_F3_E230;1;R6C9_S23;R6C9_E232_S230;1;R8C9_E23;R8C9_S232_E230;1;R8C11_S23;R8C11_E232_S230;1;R9C11_B1;R9C11_S231_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row3.outByteReg_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3877890 ] ,
          "attributes": {
            "ROUTING": "R4C7_F3;;1;R4C7_E23;R4C7_F3_E230;1;R4C9_E23;R4C9_E232_E230;1;R4C11_S23;R4C11_E232_S230;1;R6C11_S26;R6C11_S232_S260;1;R8C11_S27;R8C11_S262_S270;1;R9C11_A1;R9C11_S271_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F[3]": {
          "hide_name": 0,
          "bits": [ 3877888 ] ,
          "attributes": {
            "ROUTING": "R6C11_F2;;1;R6C11_S22;R6C11_F2_S220;1;R8C11_S22;R8C11_S222_S220;1;R9C11_D0;R9C11_S221_D0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F[1]": {
          "hide_name": 0,
          "bits": [ 3877887 ] ,
          "attributes": {
            "ROUTING": "R5C9_F6;;1;R5C9_S26;R5C9_F6_S260;1;R7C9_E26;R7C9_S262_E260;1;R7C11_S26;R7C11_E262_S260;1;R9C11_X07;R9C11_S262_X07;1;R9C11_B0;R9C11_X07_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F[0]": {
          "hide_name": 0,
          "bits": [ 3877886 ] ,
          "attributes": {
            "ROUTING": "R5C8_F4;;1;R5C8_S24;R5C8_F4_S240;1;R7C8_S25;R7C8_S242_S250;1;R9C8_E25;R9C8_S252_E250;1;R9C10_E25;R9C10_E252_E250;1;R9C11_A0;R9C11_E251_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3877884 ] ,
          "attributes": {
            "ROUTING": "R8C10_F7;;1;R8C10_SN20;R8C10_F7_SN20;1;R9C10_D2;R9C10_S121_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3877883 ] ,
          "attributes": {
            "ROUTING": "R15C8_F1;;1;R15C8_N21;R15C8_F1_N210;1;R13C8_N24;R13C8_N212_N240;1;R11C8_E24;R11C8_N242_E240;1;R11C10_N24;R11C10_E242_N240;1;R9C10_X01;R9C10_N242_X01;1;R9C10_B2;R9C10_X01_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877882 ] ,
          "attributes": {
            "ROUTING": "R6C5_F7;;1;R6C5_S27;R6C5_F7_S270;1;R8C5_E27;R8C5_S272_E270;1;R8C7_E22;R8C7_E272_E220;1;R8C9_S22;R8C9_E222_S220;1;R9C9_E22;R9C9_S221_E220;1;R9C10_X05;R9C10_E221_X05;1;R9C10_A2;R9C10_X05_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3877880 ] ,
          "attributes": {
            "ROUTING": "R9C10_F6;;1;R9C10_W13;R9C10_F6_W130;1;R9C10_D3;R9C10_W130_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3877874 ] ,
          "attributes": {
            "ROUTING": "R10C11_N27;R10C11_N131_N270;1;R9C11_W27;R9C11_N271_W270;1;R9C10_X04;R9C10_W271_X04;1;R9C10_C2;R9C10_X04_C2;1;R11C11_X05;R11C11_F0_X05;1;R11C11_C4;R11C11_X05_C4;1;R11C11_W20;R11C11_F0_W200;1;R11C10_D3;R11C10_W201_D3;1;R9C11_C0;R9C11_X02_C0;1;R11C11_N13;R11C11_F0_N130;1;R10C11_N23;R10C11_N131_N230;1;R9C11_X02;R9C11_N231_X02;1;R9C11_C1;R9C11_X02_C1;1;R11C11_C1;R11C11_X01_C1;1;R11C11_F0;;1;R11C11_N24;R11C11_N130_N240;1;R9C11_W24;R9C11_N242_W240;1;R11C11_X01;R11C11_F0_X01;1;R9C10_C3;R9C10_W241_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3877872 ] ,
          "attributes": {
            "ROUTING": "R8C4_F6;;1;R8C4_E26;R8C4_F6_E260;1;R8C6_E26;R8C6_E262_E260;1;R8C8_E26;R8C8_E262_E260;1;R8C10_S26;R8C10_E262_S260;1;R9C10_X03;R9C10_S261_X03;1;R9C10_B3;R9C10_X03_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "row2.outByteReg_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3877871 ] ,
          "attributes": {
            "ROUTING": "R9C4_F3;;1;R9C4_E23;R9C4_F3_E230;1;R9C6_E23;R9C6_E232_E230;1;R9C8_E23;R9C8_E232_E230;1;R9C10_X02;R9C10_E232_X02;1;R9C10_A3;R9C10_X02_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[0]": {
          "hide_name": 0,
          "bits": [ 3877868 ] ,
          "attributes": {
            "ROUTING": "R15C15_E20;R15C15_E252_E200;1;R15C16_X01;R15C16_E201_X01;1;R15C16_B5;R15C16_X01_B5;1;R11C13_E82;R11C13_E242_E820;1;R8C17_A6;R8C17_E251_A6;1;R10C16_E25;R10C16_E242_E250;1;R10C17_N25;R10C17_E251_N250;1;R8C17_X04;R8C17_N252_X04;1;R8C17_B2;R8C17_X04_B2;1;R11C17_A3;R11C17_W272_A3;1;R11C11_E82;R11C11_Q4_E820;1;R11C14_N24;R11C14_E241_N240;1;R8C14_E24;R8C14_N241_E240;1;R12C13_E24;R12C13_S241_E240;1;R12C15_C2;R12C15_E242_C2;1;R11C19_W27;R11C19_E828_W270;1;R8C17_A0;R8C17_E251_A0;1;R16C17_A3;R16C17_E252_A3;1;R11C11_E24;R11C11_Q4_E240;1;R15C15_S25;R15C15_E252_S250;1;R11C13_S24;R11C13_E242_S240;1;R13C13_S25;R13C13_S242_S250;1;R15C13_E25;R15C13_S252_E250;1;R11C11_E13;R11C11_Q4_E130;1;R12C17_B1;R12C17_X05_B1;1;R9C14_N24;R9C14_N242_N240;1;R11C11_Q4;;1;R11C11_A6;R11C11_E130_A6;1;R8C16_E25;R8C16_E242_E250;1;R10C14_E24;R10C14_N241_E240;1;R16C15_E25;R16C15_S251_E250;1;R11C13_E24;R11C13_E242_E240;1;R11C17_S24;R11C17_E824_S240;1;R12C17_X05;R12C17_S241_X05;1",
            "hdlname": "te charOutput",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:8.17-8.27"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881612 ] ,
          "attributes": {
            "ROUTING": "R17C12_E23;R17C12_F3_E230;1;R17C13_B4;R17C13_E231_B4;1;R17C12_F3;;1;R17C12_E10;R17C12_F3_E100;1;R17C13_D5;R17C13_E101_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[1]": {
          "hide_name": 0,
          "bits": [ 3877855 ] ,
          "attributes": {
            "ROUTING": "R11C12_S26;R11C12_E121_S260;1;R12C12_E26;R12C12_S261_E260;1;R12C14_E27;R12C14_E262_E270;1;R12C16_A4;R12C16_E272_A4;1;R14C20_B5;R14C20_W211_B5;1;R9C18_N80;R9C18_N232_N800;1;R15C18_B5;R15C18_N272_B5;1;R8C17_A2;R8C17_E271_A2;1;R9C14_N26;R9C14_N262_N260;1;R14C17_C3;R14C17_E262_C3;1;R16C20_W22;R16C20_S221_W220;1;R7C17_B6;R7C17_W231_B6;1;R11C18_S81;R11C18_E814_S810;1;R19C18_N22;R19C18_S818_N220;1;R12C13_E26;R12C13_S261_E260;1;R17C17_N22;R17C17_W221_N220;1;R9C18_E27;R9C18_E262_E270;1;R11C22_W10;R11C22_E838_W100;1;R7C19_D0;R7C19_E270_D0;1;R11C20_W27;R11C20_W262_W270;1;R13C22_S27;R13C22_S262_S270;1;R13C20_S22;R13C20_S222_S220;1;R11C14_E22;R11C14_E222_E220;1;R15C17_C4;R15C17_W261_C4;1;R7C16_C1;R7C16_E262_C1;1;R13C15_E26;R13C15_E262_E260;1;R5C19_S20;R5C19_E201_S200;1;R17C18_N27;R17C18_N262_N270;1;R13C20_C5;R13C20_S222_C5;1;R11C22_W26;R11C22_E838_W260;1;R6C19_C7;R6C19_S201_C7;1;R19C18_N21;R19C18_S818_N210;1;R19C18_N26;R19C18_S838_N260;1;R11C12_E22;R11C12_E121_E220;1;R11C22_S26;R11C22_E838_S260;1;R13C16_C4;R13C16_E261_C4;1;R8C14_E26;R8C14_N261_E260;1;R8C16_E27;R8C16_E262_E270;1;R13C13_S26;R13C13_S262_S260;1;R13C21_S21;R13C21_S202_S210;1;R11C14_E83;R11C14_E262_E830;1;R11C14_N26;R11C14_E262_N260;1;R7C19_E27;R7C19_N272_E270;1;R11C16_E23;R11C16_E222_E230;1;R16C17_C7;R16C17_N221_C7;1;R11C11_W13;R11C11_Q1_W130;1;R14C13_E26;R14C13_S261_E260;1;R13C13_E26;R13C13_S262_E260;1;R14C19_C4;R14C19_X06_C4;1;R7C18_W23;R7C18_N232_W230;1;R11C20_S22;R11C20_E814_S220;1;R11C18_N23;R11C18_E232_N230;1;R7C14_E26;R7C14_N262_E260;1;R9C14_E26;R9C14_N262_E260;1;R17C18_N21;R17C18_N212_N210;1;R12C17_C0;R12C17_E262_C0;1;R13C15_C1;R13C15_E262_C1;1;R12C15_E26;R12C15_E262_E260;1;R11C12_E26;R11C12_E121_E260;1;R16C18_X05;R16C18_W222_X05;1;R16C18_C5;R16C18_X05_C5;1;R11C21_S20;R11C21_W101_S200;1;R11C16_E81;R11C16_E222_E810;1;R9C16_C0;R9C16_E262_C0;1;R14C15_E26;R14C15_E262_E260;1;R14C19_X06;R14C19_W212_X06;1;R9C19_A2;R9C19_E271_A2;1;R11C14_E81;R11C14_E222_E810;1;R11C18_S83;R11C18_E834_S830;1;R9C19_N27;R9C19_E271_N270;1;R11C19_A3;R11C19_W271_A3;1;R14C21_W21;R14C21_S211_W210;1;R16C18_A6;R16C18_N211_A6;1;R11C11_B6;R11C11_W130_B6;1;R11C16_A7;R11C16_E272_A7;1;R9C18_N23;R9C18_N232_N230;1;R14C20_A2;R14C20_W272_A2;1;R9C16_E26;R9C16_E262_E260;1;R11C14_E27;R11C14_E262_E270;1;R11C13_S26;R11C13_E261_S260;1;R15C18_W26;R15C18_S834_W260;1;R11C11_Q1;;1;R11C17_B5;R11C17_E231_B5;1;R5C18_E20;R5C18_N804_E200;1;R15C20_S22;R15C20_S222_S220;1;R13C19_D2;R13C19_W202_D2;1;R17C18_W22;R17C18_N222_W220;1;R13C21_W20;R13C21_S202_W200;1;R11C11_EW20;R11C11_Q1_EW20;1;R14C22_W27;R14C22_S271_W270;1",
            "hdlname": "te charOutput",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881610 ] ,
          "attributes": {
            "ROUTING": "R17C13_F6;;1;R17C13_E10;R17C13_F6_E100;1;R17C13_A4;R17C13_E100_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[2]": {
          "hide_name": 0,
          "bits": [ 3877843 ] ,
          "attributes": {
            "ROUTING": "R14C15_E20;R14C15_E202_E200;1;R14C16_S20;R14C16_E201_S200;1;R14C16_A4;R14C16_S200_A4;1;R10C17_S25;R10C17_E252_S250;1;R11C17_A1;R11C17_S251_A1;1;R14C15_E21;R14C15_E202_E210;1;R14C17_B3;R14C17_E212_B3;1;R12C19_S20;R12C19_S252_S200;1;R13C19_D1;R13C19_S201_D1;1;R10C15_E25;R10C15_E252_E250;1;R10C16_S25;R10C16_E251_S250;1;R11C16_B7;R11C16_S251_B7;1;R11C19_W23;R11C19_W222_W230;1;R11C17_B2;R11C17_W232_B2;1;R12C13_S25;R12C13_S252_S250;1;R10C13_E25;R10C13_E252_E250;1;R9C11_X06;R9C11_Q1_X06;1;R13C20_X04;R13C20_W271_X04;1;R13C20_B1;R13C20_X04_B1;1;R13C13_S21;R13C13_S212_S210;1;R14C13_E21;R14C13_S211_E210;1;R12C13_S20;R12C13_S252_S200;1;R14C13_E20;R14C13_S202_E200;1;R11C13_S21;R11C13_E212_S210;1;R9C13_E21;R9C13_E212_E210;1;R8C11_E21;R8C11_N111_E210;1;R8C13_E21;R8C13_E212_E210;1;R9C11_SN10;R9C11_Q1_SN10;1;R14C14_A2;R14C14_E251_A2;1;R6C15_A3;R6C15_N210_A3;1;R6C13_E21;R6C13_N211_E210;1;R13C15_E82;R13C15_E242_E820;1;R11C13_E81;R11C13_E212_E810;1;R9C15_B4;R9C15_E212_B4;1;R14C14_B7;R14C14_E211_B7;1;R6C15_N21;R6C15_E212_N210;1;R7C11_E21;R7C11_N212_E210;1;R9C11_N21;R9C11_Q1_N210;1;R14C20_D7;R14C20_W221_D7;1;R7C13_N21;R7C13_E212_N210;1;R14C23_W22;R14C23_E818_W220;1;R10C17_E25;R10C17_E252_E250;1;R9C11_E21;R9C11_Q1_E210;1;R10C13_S25;R10C13_E252_S250;1;R11C21_W22;R11C21_E818_W220;1;R10C11_E25;R10C11_S111_E250;1;R13C15_C5;R13C15_E242_C5;1;R10C19_S25;R10C19_E252_S250;1;R13C21_W27;R13C21_W272_W270;1;R13C11_E24;R13C11_S242_E240;1;R14C13_E25;R14C13_S252_E250;1;R14C15_E81;R14C15_E212_E810;1;R9C11_S21;R9C11_Q1_S210;1;R11C11_E21;R11C11_S212_E210;1;R14C21_W22;R14C21_W222_W220;1;R13C23_W27;R13C23_E828_W270;1;R13C13_E24;R13C13_E242_E240;1;R11C11_S24;R11C11_S212_S240;1;R9C11_A4;R9C11_X06_A4;1;R8C14_B0;R8C14_E211_B0;1;R9C11_Q1;;1",
            "hdlname": "te charOutput",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "textPixelData[3]": {
          "hide_name": 0,
          "bits": [ 3881608 ] ,
          "attributes": {
            "ROUTING": "R14C15_Q1;;1;R14C15_S13;R14C15_Q1_S130;1;R15C15_A2;R15C15_S131_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:35.16-35.29",
            "hdlname": "te pixelData"
          }
        },
        "charOutput[3]": {
          "hide_name": 0,
          "bits": [ 3877836 ] ,
          "attributes": {
            "ROUTING": "R17C16_E27;R17C16_S272_E270;1;R17C18_A2;R17C18_E272_A2;1;R11C18_X07;R11C18_S222_X07;1;R11C18_D4;R11C18_X07_D4;1;R13C18_X02;R13C18_E232_X02;1;R13C18_A1;R13C18_X02_A1;1;R15C16_S27;R15C16_E272_S270;1;R16C16_E27;R16C16_S271_E270;1;R16C18_E22;R16C18_E272_E220;1;R16C20_X01;R16C20_E222_X01;1;R16C20_A6;R16C20_X01_A6;1;R13C15_C6;R13C15_X05_C6;1;R14C15_B7;R14C15_N271_B7;1;R13C15_X05;R13C15_E202_X05;1;R11C13_S20;R11C13_S202_S200;1;R13C13_E20;R13C13_S202_E200;1;R13C16_E23;R13C16_S232_E230;1;R11C14_S82;R11C14_S272_S820;1;R9C17_S20;R9C17_E202_S200;1;R9C13_S20;R9C13_E202_S200;1;R9C14_S27;R9C14_E272_S270;1;R11C17_X05;R11C17_S202_X05;1;R11C16_S23;R11C16_S222_S230;1;R9C15_E20;R9C15_E202_E200;1;R9C17_A6;R9C17_E271_A6;1;R9C11_E13;R9C11_Q0_E130;1;R9C16_S22;R9C16_E222_S220;1;R9C13_E20;R9C13_E202_E200;1;R11C17_B7;R11C17_X05_B7;1;R9C16_E27;R9C16_E272_E270;1;R9C11_Q0;;1;R9C11_E20;R9C11_Q0_E200;1;R9C16_E22;R9C16_E272_E220;1;R9C11_B4;R9C11_X01_B4;1;R15C15_N27;R15C15_E271_N270;1;R9C18_S22;R9C18_E222_S220;1;R9C12_E27;R9C12_E131_E270;1;R9C14_E22;R9C14_E272_E220;1;R15C14_E27;R15C14_S824_E270;1;R9C11_X01;R9C11_Q0_X01;1;R9C14_E27;R9C14_E272_E270;1",
            "hdlname": "te charOutput",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881604 ] ,
          "attributes": {
            "ROUTING": "R17C13_F4;;1;R17C13_N13;R17C13_F4_N130;1;R16C13_B2;R16C13_N131_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[4]": {
          "hide_name": 0,
          "bits": [ 3877830 ] ,
          "attributes": {
            "ROUTING": "R9C12_S22;R9C12_E222_S220;1;R11C12_S22;R11C12_S222_S220;1;R13C12_E22;R13C12_S222_E220;1;R13C14_E22;R13C14_E222_E220;1;R13C14_C6;R13C14_E220_C6;1;R11C15_S26;R11C15_S232_S260;1;R13C15_S27;R13C15_S262_S270;1;R14C15_A3;R14C15_S271_A3;1;R6C16_D5;R6C16_E222_D5;1;R9C15_S23;R9C15_E231_S230;1;R6C14_E22;R6C14_N221_E220;1;R11C16_B5;R11C16_E232_B5;1;R9C14_E23;R9C14_E222_E230;1;R9C10_EW20;R9C10_Q2_EW20;1;R9C12_E23;R9C12_E222_E230;1;R9C11_C4;R9C11_E121_C4;1;R11C14_E23;R11C14_S232_E230;1;R9C10_Q2;;1;R9C10_E22;R9C10_Q2_E220;1;R9C12_E22;R9C12_E222_E220;1;R9C14_N22;R9C14_E222_N220;1;R9C14_S23;R9C14_E232_S230;1;R7C14_N22;R7C14_N222_N220;1",
            "hdlname": "te charOutput",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881603 ] ,
          "attributes": {
            "ROUTING": "R15C15_F2;;1;R15C15_S13;R15C15_F2_S130;1;R16C15_W23;R16C15_S131_W230;1;R16C13_X02;R16C13_W232_X02;1;R16C13_A2;R16C13_X02_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[5]": {
          "hide_name": 0,
          "bits": [ 3877823 ] ,
          "attributes": {
            "ROUTING": "R11C15_X02;R11C15_E212_X02;1;R11C15_A2;R11C15_X02_A2;1;R11C11_C7;R11C11_S202_C7;1;R11C11_E20;R11C11_S202_E200;1;R11C13_E20;R11C13_E202_E200;1;R11C15_E21;R11C15_E202_E210;1;R9C10_E10;R9C10_Q3_E100;1;R11C13_E21;R11C13_E202_E210;1;R9C11_S20;R9C11_E101_S200;1;R9C10_Q3;;1;R11C14_B1;R11C14_E211_B1;1;R11C16_B3;R11C16_E211_B3;1;R13C11_E21;R13C11_S212_E210;1;R13C13_E21;R13C13_E212_E210;1;R11C11_S21;R11C11_S202_S210;1;R13C14_B5;R13C14_E211_B5;1",
            "hdlname": "te charOutput",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend[3]": {
          "hide_name": 0,
          "bits": [ 3881601 ] ,
          "attributes": {
            "ROUTING": "R16C13_Q2;;1;R16C13_N10;R16C13_Q2_N100;1;R16C13_A0;R16C13_N100_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "charOutput[6]": {
          "hide_name": 0,
          "bits": [ 3877818 ] ,
          "attributes": {
            "ROUTING": "R11C14_E25;R11C14_E242_E250;1;R11C16_A3;R11C16_E252_A3;1;R11C14_C1;R11C14_E242_C1;1;R9C11_D4;R9C11_X04_D4;1;R11C11_Q5;;1;R11C11_E10;R11C11_Q5_E100;1;R11C12_E24;R11C12_E101_E240;1;R11C11_N25;R11C11_Q5_N250;1;R9C11_X04;R9C11_N252_X04;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881617 ] ,
          "attributes": {
            "ROUTING": "R17C12_F7;;1;R17C12_E13;R17C12_F7_E130;1;R17C12_C3;R17C12_E130_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[7]": {
          "hide_name": 0,
          "bits": [ 3877813 ] ,
          "attributes": {
            "ROUTING": "R11C10_Q3;;1;R11C10_E10;R11C10_Q3_E100;1;R11C11_D7;R11C11_E101_D7;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881613 ] ,
          "attributes": {
            "ROUTING": "R17C13_F3;;1;R17C13_N10;R17C13_F3_N100;1;R17C13_C4;R17C13_N100_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877802 ] ,
          "attributes": {
            "ROUTING": "R6C12_N13;R6C12_F6_N130;1;R6C12_A3;R6C12_N130_A3;1;R6C12_A5;R6C12_E100_A5;1;R6C12_E10;R6C12_F6_E100;1;R6C12_A4;R6C12_E100_A4;1;R6C12_F6;;1;R6C12_X03;R6C12_F6_X03;1;R6C12_A7;R6C12_X03_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877800 ] ,
          "attributes": {
            "ROUTING": "R6C12_F7;;1;R6C12_A1;R6C12_F7_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_9_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877773 ] ,
          "attributes": {
            "ROUTING": "R2C20_S27;R2C20_F7_S270;1;R3C20_X06;R3C20_S271_X06;1;R3C20_A5;R3C20_X06_A5;1;R3C20_A2;R3C20_S131_A2;1;R3C20_A3;R3C20_S131_A3;1;R2C20_F7;;1;R2C20_S13;R2C20_F7_S130;1;R3C20_A0;R3C20_S131_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_8_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877770 ] ,
          "attributes": {
            "ROUTING": "R3C21_A4;R3C21_E111_A4;1;R3C21_A3;R3C21_E111_A3;1;R3C21_A5;R3C21_E111_A5;1;R3C20_F0;;1;R3C20_EW10;R3C20_F0_EW10;1;R3C21_A1;R3C21_E111_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_7_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877767 ] ,
          "attributes": {
            "ROUTING": "R4C21_A5;R4C21_S101_A5;1;R4C21_A4;R4C21_S101_A4;1;R3C21_S13;R3C21_F1_S130;1;R4C21_A3;R4C21_S131_A3;1;R3C21_F1;;1;R3C21_S10;R3C21_F1_S100;1;R4C21_A7;R4C21_S101_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_6_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877765 ] ,
          "attributes": {
            "ROUTING": "R4C20_A1;R4C20_W271_A1;1;R4C20_A5;R4C20_W271_A5;1;R4C21_W27;R4C21_F7_W270;1;R4C21_F7;;1;R4C20_A3;R4C20_W271_A3;1;R4C20_A0;R4C20_W271_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_4_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877761 ] ,
          "attributes": {
            "ROUTING": "R4C21_S13;R4C21_F6_S130;1;R5C21_A2;R5C21_S131_A2;1;R5C21_A5;R5C21_S101_A5;1;R4C21_F6;;1;R4C21_S10;R4C21_F6_S100;1;R5C21_A4;R5C21_S101_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877757 ] ,
          "attributes": {
            "ROUTING": "R3C19_X03;R3C19_F4_X03;1;R3C19_A1;R3C19_X03_A1;1;R2C19_A0;R2C19_N111_A0;1;R3C19_SN10;R3C19_F4_SN10;1;R2C19_A1;R2C19_N111_A1;1;R3C19_F4;;1;R3C19_SN20;R3C19_F4_SN20;1;R2C19_A6;R2C19_N121_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877754 ] ,
          "attributes": {
            "ROUTING": "R2C18_A0;R2C18_X03_A0;1;R2C18_X03;R2C18_W261_X03;1;R2C18_A6;R2C18_X03_A6;1;R2C19_E10;R2C19_F6_E100;1;R2C19_W26;R2C19_F6_W260;1;R2C19_F6;;1;R2C19_A4;R2C19_E100_A4;1;R2C19_A5;R2C19_E100_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877752 ] ,
          "attributes": {
            "ROUTING": "R2C17_A0;R2C17_W131_A0;1;R2C17_A3;R2C17_W131_A3;1;R2C18_F6;;1;R2C18_W13;R2C18_F6_W130;1;R2C17_A2;R2C17_W131_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877749 ] ,
          "attributes": {
            "ROUTING": "R4C20_A2;R4C20_F5_A2;1;R4C20_A7;R4C20_F5_A7;1;R4C21_A1;R4C21_E111_A1;1;R4C20_F5;;1;R4C20_EW10;R4C20_F5_EW10;1;R4C21_A6;R4C21_E111_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877748 ] ,
          "attributes": {
            "ROUTING": "R3C19_A0;R3C19_W271_A0;1;R3C19_A3;R3C19_W271_A3;1;R3C19_A2;R3C19_W271_A2;1;R4C20_F7;;1;R4C20_N13;R4C20_F7_N130;1;R3C20_W27;R3C20_N131_W270;1;R3C19_A4;R3C19_W271_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877742 ] ,
          "attributes": {
            "ROUTING": "R3C19_F5;;1;R3C19_E10;R3C19_F5_E100;1;R3C20_D6;R3C20_E101_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877741 ] ,
          "attributes": {
            "ROUTING": "R2C19_F7;;1;R2C19_EW20;R2C19_F7_EW20;1;R2C20_S22;R2C20_E121_S220;1;R3C20_C6;R3C20_S221_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877740 ] ,
          "attributes": {
            "ROUTING": "R3C21_F7;;1;R3C21_EW10;R3C21_F7_EW10;1;R3C20_B6;R3C20_W111_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877739 ] ,
          "attributes": {
            "ROUTING": "R4C20_F4;;1;R4C20_SN20;R4C20_F4_SN20;1;R3C20_A6;R3C20_N121_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2[3]": {
          "hide_name": 0,
          "bits": [ 3877736 ] ,
          "attributes": {
            "ROUTING": "R2C20_F0;;1;R2C20_D1;R2C20_F0_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877735 ] ,
          "attributes": {
            "ROUTING": "R3C20_F6;;1;R3C20_N26;R3C20_F6_N260;1;R2C20_C1;R2C20_N261_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877730 ] ,
          "attributes": {
            "ROUTING": "R2C17_F5;;1;R2C17_E25;R2C17_F5_E250;1;R2C19_E20;R2C19_E252_E200;1;R2C20_D6;R2C20_E201_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877729 ] ,
          "attributes": {
            "ROUTING": "R3C20_F7;;1;R3C20_SN10;R3C20_F7_SN10;1;R2C20_C6;R2C20_N111_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877728 ] ,
          "attributes": {
            "ROUTING": "R3C20_N27;R3C20_N272_N270;1;R2C20_B6;R2C20_N271_B6;1;R4C20_X04;R4C20_N271_X04;1;R4C20_B2;R4C20_X04_B2;1;R5C21_F6;;1;R5C21_W13;R5C21_F6_W130;1;R5C20_N27;R5C20_W131_N270;1;R4C20_B7;R4C20_N271_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877727 ] ,
          "attributes": {
            "ROUTING": "R2C20_F1;;1;R2C20_S21;R2C20_F1_S210;1;R2C20_A6;R2C20_S210_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counterValue[0]": {
          "hide_name": 0,
          "bits": [ 3877715 ] ,
          "attributes": {
            "ROUTING": "R6C12_A0;R6C12_X01_A0;1;R6C13_A5;R6C13_E111_A5;1;R6C13_A0;R6C13_E111_A0;1;R6C13_A2;R6C13_E111_A2;1;R6C12_X01;R6C12_Q0_X01;1;R6C12_A6;R6C12_X01_A6;1;R6C10_X01;R6C10_W202_X01;1;R6C10_B3;R6C10_X01_B3;1;R6C13_N25;R6C13_E111_N250;1;R4C13_A1;R4C13_N252_A1;1;R6C12_W20;R6C12_Q0_W200;1;R6C10_W20;R6C10_W202_W200;1;R6C10_A7;R6C10_W200_A7;1;R4C10_S25;R4C10_W251_S250;1;R4C10_B2;R4C10_S250_B2;1;R6C11_N25;R6C11_W111_N250;1;R4C11_W25;R4C11_N252_W250;1;R4C10_X08;R4C10_W251_X08;1;R4C10_B5;R4C10_X08_B5;1;R6C12_Q0;;1;R6C12_EW10;R6C12_Q0_EW10;1;R6C11_S21;R6C11_W111_S210;1;R7C11_B2;R7C11_S211_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881499 ] ,
          "attributes": {
            "ROUTING": "R14C5_F7;;1;R14C5_X04;R14C5_F7_X04;1;R14C5_B2;R14C5_X04_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counterValue[1]": {
          "hide_name": 0,
          "bits": [ 3877702 ] ,
          "attributes": {
            "ROUTING": "R6C13_B5;R6C13_X01_B5;1;R6C13_X05;R6C13_Q0_X05;1;R6C13_B0;R6C13_X05_B0;1;R6C13_X01;R6C13_Q0_X01;1;R6C13_B2;R6C13_X01_B2;1;R6C13_N20;R6C13_Q0_N200;1;R4C13_X07;R4C13_N202_X07;1;R4C13_A3;R4C13_X07_A3;1;R6C12_X05;R6C12_W201_X05;1;R6C12_B6;R6C12_X05_B6;1;R6C10_B7;R6C10_W211_B7;1;R6C11_W21;R6C11_W202_W210;1;R6C10_B2;R6C10_W211_B2;1;R4C10_A4;R4C10_X05_A4;1;R4C10_D2;R4C10_W201_D2;1;R6C13_W20;R6C13_Q0_W200;1;R6C11_N20;R6C11_W202_N200;1;R4C11_W20;R4C11_N202_W200;1;R4C10_X05;R4C10_W201_X05;1;R4C10_A5;R4C10_X05_A5;1;R7C13_W24;R7C13_S101_W240;1;R7C11_X07;R7C11_W242_X07;1;R7C11_B6;R7C11_X07_B6;1;R6C13_Q0;;1;R6C13_S10;R6C13_Q0_S100;1;R7C13_C3;R7C13_S101_C3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881589 ] ,
          "attributes": {
            "ROUTING": "R15C12_F4;;1;R15C12_E13;R15C12_F4_E130;1;R15C13_B3;R15C13_E131_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counterValue[2]": {
          "hide_name": 0,
          "bits": [ 3877692 ] ,
          "attributes": {
            "ROUTING": "R6C13_E13;R6C13_Q2_E130;1;R6C13_C2;R6C13_E130_C2;1;R6C13_N10;R6C13_Q2_N100;1;R6C13_C5;R6C13_N100_C5;1;R4C13_W27;R4C13_N271_W270;1;R4C11_W27;R4C11_W272_W270;1;R4C10_A2;R4C10_W271_A2;1;R4C10_B4;R4C10_X01_B4;1;R4C13_A2;R4C13_N271_A2;1;R6C13_W10;R6C13_Q2_W100;1;R6C12_C6;R6C12_W101_C6;1;R4C10_X01;R4C10_W221_X01;1;R6C10_A2;R6C10_W252_A2;1;R6C13_EW10;R6C13_Q2_EW10;1;R6C12_W25;R6C12_W111_W250;1;R5C13_N27;R5C13_N131_N270;1;R6C13_N13;R6C13_Q2_N130;1;R6C10_X08;R6C10_W252_X08;1;R6C10_C7;R6C10_X08_C7;1;R5C13_W22;R5C13_N121_W220;1;R5C11_N22;R5C11_W222_N220;1;R4C11_W22;R4C11_N221_W220;1;R4C10_D5;R4C10_W221_D5;1;R6C13_SN20;R6C13_Q2_SN20;1;R7C13_W22;R7C13_S121_W220;1;R7C11_X01;R7C11_W222_X01;1;R7C11_A6;R7C11_X01_A6;1;R6C13_Q2;;1;R6C13_S22;R6C13_Q2_S220;1;R7C13_X01;R7C13_S221_X01;1;R7C13_B3;R7C13_X01_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881592 ] ,
          "attributes": {
            "ROUTING": "R15C12_F6;;1;R15C12_C4;R15C12_F6_C4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counterValue[3]": {
          "hide_name": 0,
          "bits": [ 3877680 ] ,
          "attributes": {
            "ROUTING": "R6C13_X04;R6C13_Q5_X04;1;R6C13_D5;R6C13_X04_D5;1;R6C10_N25;R6C10_W251_N250;1;R4C10_X02;R4C10_N252_X02;1;R4C10_C2;R4C10_X02_C2;1;R6C12_D6;R6C12_X04_D6;1;R6C10_D7;R6C10_X04_D7;1;R5C13_A2;R5C13_N111_A2;1;R6C12_X04;R6C12_W251_X04;1;R4C10_C5;R4C10_X06_C5;1;R6C10_X04;R6C10_W251_X04;1;R6C10_C2;R6C10_X04_C2;1;R6C11_W25;R6C11_W252_W250;1;R5C10_N25;R5C10_W251_N250;1;R4C10_X06;R4C10_N251_X06;1;R5C13_W25;R5C13_N111_W250;1;R6C13_W25;R6C13_Q5_W250;1;R4C10_C4;R4C10_X06_C4;1;R5C11_W25;R5C11_W252_W250;1;R7C13_W25;R7C13_S111_W250;1;R7C11_X08;R7C11_W252_X08;1;R7C11_B7;R7C11_X08_B7;1;R6C13_Q5;;1;R6C13_SN10;R6C13_Q5_SN10;1;R7C13_B2;R7C13_S111_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "u.uartRx_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3882260 ] ,
          "attributes": {
            "ROUTING": "R9C6_CE0;R9C6_X08_CE0;1;R11C5_N26;R11C5_N121_N260;1;R9C5_X07;R9C5_N262_X07;1;R9C5_CE2;R9C5_X07_CE2;1;R12C6_N23;R12C6_E131_N230;1;R14C5_S27;R14C5_S272_S270;1;R16C5_S27;R16C5_S272_S270;1;R17C5_A2;R17C5_S271_A2;1;R12C5_E13;R12C5_F7_E130;1;R13C6_CE0;R13C6_E271_CE0;1;R9C6_CE2;R9C6_X08_CE2;1;R13C5_E27;R13C5_S271_E270;1;R9C5_CE0;R9C5_X07_CE0;1;R10C6_N23;R10C6_N232_N230;1;R9C6_X08;R9C6_N231_X08;1;R12C5_SN20;R12C5_F7_SN20;1;R12C5_F7;;1;R12C5_S27;R12C5_F7_S270;1;R13C5_A1;R13C5_S271_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counterValue[4]": {
          "hide_name": 0,
          "bits": [ 3877668 ] ,
          "attributes": {
            "ROUTING": "R6C12_B3;R6C12_S250_B3;1;R6C12_B4;R6C12_X08_B4;1;R6C12_B5;R6C12_X08_B5;1;R6C12_X08;R6C12_Q5_X08;1;R6C12_B7;R6C12_X08_B7;1;R5C12_E20;R5C12_N101_E200;1;R5C13_S20;R5C13_E201_S200;1;R5C13_A4;R5C13_S200_A4;1;R5C10_W24;R5C10_W242_W240;1;R5C10_B3;R5C10_W240_B3;1;R5C10_N24;R5C10_W242_N240;1;R5C10_B5;R5C10_N240_B5;1;R6C12_N10;R6C12_Q5_N100;1;R5C12_W24;R5C12_N101_W240;1;R5C10_X07;R5C10_W242_X07;1;R5C10_B1;R5C10_X07_B1;1;R7C10_A4;R7C10_W252_A4;1;R7C12_W25;R7C12_S251_W250;1;R7C11_A2;R7C11_W251_A2;1;R6C12_Q5;;1;R6C12_S25;R6C12_Q5_S250;1;R7C12_A0;R7C12_S251_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881588 ] ,
          "attributes": {
            "ROUTING": "R15C14_F1;;1;R15C14_W13;R15C14_F1_W130;1;R15C13_A3;R15C13_W131_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counterValue[5]": {
          "hide_name": 0,
          "bits": [ 3877655 ] ,
          "attributes": {
            "ROUTING": "R6C12_C4;R6C12_X06_C4;1;R6C12_X02;R6C12_Q3_X02;1;R6C12_C3;R6C12_X02_C3;1;R6C12_X06;R6C12_Q3_X06;1;R6C12_C7;R6C12_X06_C7;1;R5C12_E25;R5C12_N111_E250;1;R5C13_A1;R5C13_E251_A1;1;R5C10_A2;R5C10_X02_A2;1;R5C10_D5;R5C10_X02_D5;1;R6C10_N23;R6C10_W232_N230;1;R5C10_X02;R5C10_N231_X02;1;R5C10_A3;R5C10_X02_A3;1;R7C12_W23;R7C12_S131_W230;1;R7C11_B4;R7C11_W231_B4;1;R6C12_W23;R6C12_Q3_W230;1;R6C10_B6;R6C10_W232_B6;1;R6C12_SN10;R6C12_Q3_SN10;1;R7C12_D6;R7C12_S111_D6;1;R6C12_Q3;;1;R6C12_S13;R6C12_Q3_S130;1;R7C12_A2;R7C12_S131_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881591 ] ,
          "attributes": {
            "ROUTING": "R15C12_F1;;1;R15C12_B4;R15C12_F1_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counterValue[6]": {
          "hide_name": 0,
          "bits": [ 3877645 ] ,
          "attributes": {
            "ROUTING": "R6C12_D4;R6C12_X07_D4;1;R6C12_X07;R6C12_Q4_X07;1;R6C12_D7;R6C12_X07_D7;1;R6C11_W27;R6C11_W131_W270;1;R6C10_A6;R6C10_W271_A6;1;R5C13_A3;R5C13_X07_A3;1;R5C10_B2;R5C10_X03_B2;1;R5C10_D3;R5C10_X03_D3;1;R5C12_W26;R5C12_N121_W260;1;R5C10_X03;R5C10_W262_X03;1;R6C10_N24;R6C10_W242_N240;1;R5C10_X05;R5C10_N241_X05;1;R5C10_A5;R5C10_X05_A5;1;R6C12_W13;R6C12_Q4_W130;1;R6C11_S23;R6C11_W131_S230;1;R7C11_A4;R7C11_S231_A4;1;R6C12_W24;R6C12_Q4_W240;1;R5C12_E26;R5C12_N121_E260;1;R5C13_X07;R5C13_E261_X07;1;R6C12_S10;R6C12_Q4_S100;1;R7C12_A5;R7C12_S101_A5;1;R6C12_Q4;;1;R6C12_SN20;R6C12_Q4_SN20;1;R7C12_B6;R7C12_S121_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "textPixelData[4]": {
          "hide_name": 0,
          "bits": [ 3881596 ] ,
          "attributes": {
            "ROUTING": "R14C14_Q3;;1;R14C14_S23;R14C14_Q3_S230;1;R15C14_X02;R15C14_S231_X02;1;R15C14_A1;R15C14_X02_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:35.16-35.29",
            "hdlname": "te pixelData"
          }
        },
        "counterValue[7]": {
          "hide_name": 0,
          "bits": [ 3877633 ] ,
          "attributes": {
            "ROUTING": "R6C12_B1;R6C12_Q1_B1;1;R6C13_N26;R6C13_E121_N260;1;R5C13_X03;R5C13_N261_X03;1;R5C13_A0;R5C13_X03_A0;1;R5C10_C3;R5C10_N261_C3;1;R6C11_N26;R6C11_W121_N260;1;R5C11_W26;R5C11_N261_W260;1;R5C10_C5;R5C10_W261_C5;1;R6C10_N26;R6C10_W261_N260;1;R5C10_C2;R5C10_N261_C2;1;R7C11_S21;R7C11_W211_S210;1;R7C11_A7;R7C11_S210_A7;1;R6C12_EW20;R6C12_Q1_EW20;1;R6C11_W26;R6C11_W121_W260;1;R6C10_C6;R6C10_W261_C6;1;R7C12_W21;R7C12_S211_W210;1;R7C10_B4;R7C10_W212_B4;1;R6C12_Q1;;1;R6C12_S21;R6C12_Q1_S210;1;R7C12_X02;R7C12_S211_X02;1;R7C12_D4;R7C12_X02_D4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:176.17-176.22",
            "hdlname": "row4 value"
          }
        },
        "scr.dataToSend[4]": {
          "hide_name": 0,
          "bits": [ 3881586 ] ,
          "attributes": {
            "ROUTING": "R15C13_Q3;;1;R15C13_SN20;R15C13_Q3_SN20;1;R16C13_B4;R16C13_S121_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr dataToSend"
          }
        },
        "c.clockCounter[23]": {
          "hide_name": 0,
          "bits": [ 3877628 ] ,
          "attributes": {
            "ROUTING": "R3C19_S10;R3C19_Q3_S100;1;R3C19_D4;R3C19_S100_D4;1;R3C19_D3;R3C19_X06_D3;1;R3C19_Q3;;1;R3C19_C5;R3C19_X06_C5;1;R3C19_X06;R3C19_Q3_X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend[5]": {
          "hide_name": 0,
          "bits": [ 3881570 ] ,
          "attributes": {
            "ROUTING": "R15C13_Q0;;1;R15C13_S20;R15C13_Q0_S200;1;R16C13_X07;R16C13_S201_X07;1;R16C13_B6;R16C13_X07_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "c.clockCounter[24]": {
          "hide_name": 0,
          "bits": [ 3877623 ] ,
          "attributes": {
            "ROUTING": "R3C19_X02;R3C19_Q1_X02;1;R3C19_D5;R3C19_X02_D5;1;R3C19_B1;R3C19_Q1_B1;1;R2C19_B0;R2C19_N131_B0;1;R3C19_N13;R3C19_Q1_N130;1;R2C19_B1;R2C19_N131_B1;1;R3C19_Q1;;1;R3C19_N10;R3C19_Q1_N100;1;R2C19_B6;R2C19_N101_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3882176 ] ,
          "attributes": {
            "ROUTING": "R13C5_A6;R13C5_W200_A6;1;R13C5_C7;R13C5_X05_C7;1;R12C5_X07;R12C5_N201_X07;1;R12C5_D5;R12C5_X07_D5;1;R13C5_X05;R13C5_Q0_X05;1;R13C5_C5;R13C5_X05_C5;1;R13C4_C3;R13C4_N230_C3;1;R13C4_N23;R13C4_W131_N230;1;R12C4_X08;R12C4_N231_X08;1;R12C4_D2;R12C4_X08_D2;1;R12C5_C7;R12C5_N201_C7;1;R13C5_N20;R13C5_Q0_N200;1;R12C5_D1;R12C5_N201_D1;1;R13C4_B6;R13C4_X05_B6;1;R13C5_W20;R13C5_Q0_W200;1;R13C4_X05;R13C4_W201_X05;1;R13C4_C7;R13C4_X05_C7;1;R13C5_D0;R13C5_Q0_D0;1;R13C5_Q0;;1;R13C5_W13;R13C5_Q0_W130;1;R13C5_D2;R13C5_W130_D2;1",
            "hdlname": "u rxState",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[25]": {
          "hide_name": 0,
          "bits": [ 3877619 ] ,
          "attributes": {
            "ROUTING": "R2C19_A7;R2C19_X01_A7;1;R2C19_C1;R2C19_X01_C1;1;R2C19_X01;R2C19_Q0_X01;1;R2C19_C0;R2C19_X01_C0;1;R2C19_Q0;;1;R2C19_X05;R2C19_Q0_X05;1;R2C19_C6;R2C19_X05_C6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dc_DFFSE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3881551 ] ,
          "attributes": {
            "ROUTING": "R17C13_X07;R17C13_E262_X07;1;R17C13_CE0;R17C13_X07_CE0;1;R16C13_CE1;R16C13_E272_CE1;1;R17C13_E26;R17C13_E262_E260;1;R17C15_S26;R17C15_E262_S260;1;R18C15_X05;R18C15_S261_X05;1;R18C15_CE2;R18C15_X05_CE2;1;R17C11_N13;R17C11_F6_N130;1;R16C11_E27;R16C11_N131_E270;1;R16C13_E27;R16C13_E272_E270;1;R16C14_CE0;R16C14_E271_CE0;1;R15C13_CE1;R15C13_X07_CE1;1;R17C14_CE2;R17C14_E271_CE2;1;R17C11_E26;R17C11_F6_E260;1;R17C13_E27;R17C13_E262_E270;1;R17C14_CE0;R17C14_E271_CE0;1;R17C11_F6;;1;R17C11_N26;R17C11_F6_N260;1;R15C11_E26;R15C11_N262_E260;1;R15C13_X07;R15C13_E262_X07;1;R15C13_CE0;R15C13_X07_CE0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:88.5-141.12|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:583.28-583.35",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[26]": {
          "hide_name": 0,
          "bits": [ 3877615 ] ,
          "attributes": {
            "ROUTING": "R2C19_W13;R2C19_Q1_W130;1;R2C19_B7;R2C19_W130_B7;1;R2C19_X06;R2C19_Q1_X06;1;R2C19_D1;R2C19_X06_D1;1;R2C19_Q1;;1;R2C19_X02;R2C19_Q1_X02;1;R2C19_D6;R2C19_X02_D6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882191 ] ,
          "attributes": {
            "ROUTING": "R13C3_S10;R13C3_F4_S100;1;R13C3_B1;R13C3_S100_B1;1;R13C3_F4;;1;R13C3_S13;R13C3_F4_S130;1;R13C3_B2;R13C3_S130_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[27]": {
          "hide_name": 0,
          "bits": [ 3877610 ] ,
          "attributes": {
            "ROUTING": "R2C19_N13;R2C19_Q4_N130;1;R2C19_C7;R2C19_N130_C7;1;R2C19_B5;R2C19_X03_B5;1;R2C19_X03;R2C19_Q4_X03;1;R2C19_B4;R2C19_X03_B4;1;R2C18_B0;R2C18_W111_B0;1;R2C19_Q4;;1;R2C19_EW10;R2C19_Q4_EW10;1;R2C18_B6;R2C18_W111_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882172 ] ,
          "attributes": {
            "ROUTING": "R13C5_EW20;R13C5_Q1_EW20;1;R13C4_D3;R13C4_W121_D3;1;R13C5_E21;R13C5_Q1_E210;1;R13C5_A0;R13C5_E210_A0;1;R13C5_C2;R13C5_E130_C2;1;R13C5_N24;R13C5_N130_N240;1;R13C5_B5;R13C5_N240_B5;1;R13C5_E24;R13C5_N130_E240;1;R13C5_B7;R13C5_E240_B7;1;R12C5_X08;R12C5_N211_X08;1;R12C5_B5;R12C5_X08_B5;1;R13C5_E13;R13C5_Q1_E130;1;R13C5_X06;R13C5_Q1_X06;1;R13C5_C6;R13C5_X06_C6;1;R13C5_N21;R13C5_Q1_N210;1;R12C5_A7;R12C5_N211_A7;1;R13C4_S21;R13C4_W111_S210;1;R13C4_A6;R13C4_S210_A6;1;R13C5_N13;R13C5_Q1_N130;1;R12C5_B1;R12C5_N131_B1;1;R13C4_N21;R13C4_W111_N210;1;R12C4_B2;R12C4_N211_B2;1;R13C5_Q1;;1;R13C5_EW10;R13C5_Q1_EW10;1;R13C4_B7;R13C4_W111_B7;1",
            "hdlname": "u rxState",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[28]": {
          "hide_name": 0,
          "bits": [ 3877606 ] ,
          "attributes": {
            "ROUTING": "R2C19_X04;R2C19_Q5_X04;1;R2C19_D7;R2C19_X04_D7;1;R2C19_X08;R2C19_Q5_X08;1;R2C19_C5;R2C19_X08_C5;1;R2C18_C0;R2C18_W101_C0;1;R2C19_Q5;;1;R2C19_W10;R2C19_Q5_W100;1;R2C18_C6;R2C18_W101_C6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881543 ] ,
          "attributes": {
            "ROUTING": "R11C15_CE2;R11C15_X05_CE2;1;R15C15_N26;R15C15_N262_N260;1;R13C15_N26;R13C15_N262_N260;1;R11C15_X05;R11C15_N262_X05;1;R11C15_CE0;R11C15_X05_CE0;1;R13C12_N26;R13C12_N232_N260;1;R11C12_N27;R11C12_N262_N270;1;R9C12_X08;R9C12_N272_X08;1;R9C12_CE1;R9C12_X08_CE1;1;R17C11_N23;R17C11_E231_N230;1;R15C11_N23;R15C11_N232_N230;1;R13C11_N23;R13C11_N232_N230;1;R11C11_X06;R11C11_N232_X06;1;R11C11_CE1;R11C11_X06_CE1;1;R15C13_N27;R15C13_N262_N270;1;R13C13_N27;R13C13_N272_N270;1;R11C13_X08;R11C13_N272_X08;1;R11C13_CE1;R11C13_X08_CE1;1;R17C12_N23;R17C12_E232_N230;1;R15C12_N23;R15C12_N232_N230;1;R18C10_B4;R18C10_F3_B4;1;R17C13_X03;R17C13_E261_X03;1;R17C13_D1;R17C13_X03_D1;1;R18C15_A5;R18C15_E271_A5;1;R17C12_E26;R17C12_E232_E260;1;R17C13_N26;R17C13_E261_N260;1;R16C13_C2;R16C13_N261_C2;1;R17C14_E27;R17C14_E262_E270;1;R17C16_X04;R17C16_E272_X04;1;R17C16_D7;R17C16_X04_D7;1;R17C14_B2;R17C14_X03_B2;1;R17C14_X03;R17C14_E262_X03;1;R17C14_N26;R17C14_E262_N260;1;R15C13_C0;R15C13_N262_C0;1;R17C15_N26;R17C15_E261_N260;1;R17C14_E26;R17C14_E262_E260;1;R18C10_N13;R18C10_F3_N130;1;R17C10_E23;R17C10_N131_E230;1;R16C14_C0;R16C14_N261_C0;1;R18C14_E27;R18C14_E262_E270;1;R18C10_E23;R18C10_F3_E230;1;R18C12_E26;R18C12_E232_E260;1;R16C15_D4;R16C15_N261_D4;1;R16C14_D7;R16C14_N261_D7;1;R15C13_C3;R15C13_N262_C3;1;R18C10_F3;;1;R18C10_N23;R18C10_F3_N230;1;R16C10_E23;R16C10_N232_E230;1;R16C12_E26;R16C12_E232_E260;1;R16C14_E26;R16C14_E262_E260;1;R16C16_X07;R16C16_E262_X07;1;R16C16_D4;R16C16_X07_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[0]": {
          "hide_name": 0,
          "bits": [ 3877601 ] ,
          "attributes": {
            "ROUTING": "R2C20_A1;R2C20_X01_A1;1;R2C20_A5;R2C20_X05_A5;1;R2C20_A3;R2C20_X05_A3;1;R2C20_A4;R2C20_X05_A4;1;R2C20_X05;R2C20_Q2_X05;1;R2C20_A2;R2C20_X05_A2;1;R2C20_Q2;;1;R2C20_X01;R2C20_Q2_X01;1;R2C20_A7;R2C20_X01_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3882253 ] ,
          "attributes": {
            "ROUTING": "R11C3_CE1;R11C3_N211_CE1;1;R13C5_C4;R13C5_F6_C4;1;R12C3_N21;R12C3_W212_N210;1;R11C3_CE0;R11C3_N211_CE0;1;R13C5_N26;R13C5_F6_N260;1;R12C5_X05;R12C5_N261_X05;1;R12C5_CE1;R12C5_X05_CE1;1;R12C4_CE0;R12C4_W211_CE0;1;R13C5_SN10;R13C5_F6_SN10;1;R12C5_W21;R12C5_N111_W210;1;R12C4_CE2;R12C4_W211_CE2;1;R13C3_CE0;R13C3_X07_CE0;1;R13C5_F6;;1;R13C5_W26;R13C5_F6_W260;1;R13C3_X07;R13C3_W262_X07;1;R13C3_CE1;R13C3_X07_CE1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[1]": {
          "hide_name": 0,
          "bits": [ 3877595 ] ,
          "attributes": {
            "ROUTING": "R2C20_B1;R2C20_X04_B1;1;R2C20_X04;R2C20_Q5_X04;1;R2C20_B3;R2C20_X04_B3;1;R2C20_B5;R2C20_X08_B5;1;R2C20_B4;R2C20_X08_B4;1;R2C20_Q5;;1;R2C20_X08;R2C20_Q5_X08;1;R2C20_B7;R2C20_X08_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881511 ] ,
          "attributes": {
            "ROUTING": "R15C5_F6;;1;R15C5_X03;R15C5_F6_X03;1;R15C5_B3;R15C5_X03_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[2]": {
          "hide_name": 0,
          "bits": [ 3877591 ] ,
          "attributes": {
            "ROUTING": "R2C20_X03;R2C20_Q4_X03;1;R2C20_A0;R2C20_X03_A0;1;R2C20_C4;R2C20_Q4_C4;1;R2C20_E13;R2C20_Q4_E130;1;R2C20_C3;R2C20_E130_C3;1;R2C20_Q4;;1;R2C20_N13;R2C20_Q4_N130;1;R2C20_C7;R2C20_N130_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "textPixelData[6]": {
          "hide_name": 0,
          "bits": [ 3881563 ] ,
          "attributes": {
            "ROUTING": "R6C16_Q1;;1;R6C16_S21;R6C16_Q1_S210;1;R8C16_S81;R8C16_S212_S810;1;R16C16_N21;R16C16_S818_N210;1;R16C16_A2;R16C16_N210_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:35.16-35.29",
            "hdlname": "te pixelData"
          }
        },
        "c.clockCounter[29]": {
          "hide_name": 0,
          "bits": [ 3877587 ] ,
          "attributes": {
            "ROUTING": "R2C18_W10;R2C18_Q0_W100;1;R2C17_S20;R2C17_W101_S200;1;R2C17_A5;R2C17_S200_A5;1;R2C18_D0;R2C18_Q0_D0;1;R2C18_Q0;;1;R2C18_S13;R2C18_Q0_S130;1;R2C18_D6;R2C18_S130_D6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881566 ] ,
          "attributes": {
            "ROUTING": "R16C14_F4;;1;R16C14_C6;R16C14_F4_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[3]": {
          "hide_name": 0,
          "bits": [ 3877583 ] ,
          "attributes": {
            "ROUTING": "R2C20_S10;R2C20_Q3_S100;1;R2C20_B0;R2C20_S100_B0;1;R2C20_X06;R2C20_Q3_X06;1;R2C20_D3;R2C20_X06_D3;1;R2C20_Q3;;1;R2C20_X02;R2C20_Q3_X02;1;R2C20_D7;R2C20_X02_D7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "u.rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 3882192 ] ,
          "attributes": {
            "ROUTING": "R13C3_X02;R13C3_Q1_X02;1;R13C3_C1;R13C3_X02_C1;1;R13C3_SN10;R13C3_Q1_SN10;1;R12C3_C4;R12C3_N111_C4;1;R13C3_Q1;;1;R13C3_N21;R13C3_Q1_N210;1;R12C3_B0;R12C3_N211_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "hdlname": "u rxCounter"
          }
        },
        "c.clockCounter[4]": {
          "hide_name": 0,
          "bits": [ 3877578 ] ,
          "attributes": {
            "ROUTING": "R3C20_SN20;R3C20_Q3_SN20;1;R2C20_C0;R2C20_N121_C0;1;R3C20_B3;R3C20_Q3_B3;1;R3C20_E25;R3C20_S130_E250;1;R3C20_B5;R3C20_E250_B5;1;R3C20_S13;R3C20_Q3_S130;1;R3C20_B2;R3C20_S130_B2;1;R3C20_Q3;;1;R3C20_S10;R3C20_Q3_S100;1;R3C20_B0;R3C20_S100_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1[2]": {
          "hide_name": 0,
          "bits": [ 3882188 ] ,
          "attributes": {
            "ROUTING": "R11C3_X05;R11C3_Q2_X05;1;R11C3_C4;R11C3_X05_C4;1;R12C3_C2;R12C3_X01_C2;1;R12C3_C6;R12C3_S221_C6;1;R12C3_A0;R12C3_X01_A0;1;R12C3_C7;R12C3_S221_C7;1;R11C3_Q2;;1;R12C3_X01;R12C3_S221_X01;1;R11C3_S22;R11C3_Q2_S220;1",
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[5]": {
          "hide_name": 0,
          "bits": [ 3877574 ] ,
          "attributes": {
            "ROUTING": "R3C20_N10;R3C20_Q5_N100;1;R2C20_D0;R2C20_N101_D0;1;R3C20_C2;R3C20_X04_C2;1;R3C20_X08;R3C20_Q5_X08;1;R3C20_C5;R3C20_X08_C5;1;R3C20_Q5;;1;R3C20_X04;R3C20_Q5_X04;1;R3C20_C0;R3C20_X04_C0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881559 ] ,
          "attributes": {
            "ROUTING": "R16C14_F6;;1;R16C14_S10;R16C14_F6_S100;1;R16C14_B0;R16C14_S100_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[6]": {
          "hide_name": 0,
          "bits": [ 3877570 ] ,
          "attributes": {
            "ROUTING": "R3C20_X01;R3C20_Q2_X01;1;R3C20_A7;R3C20_X01_A7;1;R3C20_W10;R3C20_Q2_W100;1;R3C20_D0;R3C20_W100_D0;1;R3C20_D2;R3C20_Q2_D2;1;R3C20_Q2;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "textPixelData[5]": {
          "hide_name": 0,
          "bits": [ 3881580 ] ,
          "attributes": {
            "ROUTING": "R8C19_Q4;;1;R8C19_W24;R8C19_Q4_W240;1;R8C17_S24;R8C17_W242_S240;1;R10C17_W24;R10C17_S242_W240;1;R10C15_S24;R10C15_W242_S240;1;R12C15_S25;R12C15_S242_S250;1;R14C15_S25;R14C15_S252_S250;1;R15C15_X06;R15C15_S251_X06;1;R15C15_A6;R15C15_X06_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:35.16-35.29",
            "hdlname": "te pixelData"
          }
        },
        "c.clockCounter[7]": {
          "hide_name": 0,
          "bits": [ 3877565 ] ,
          "attributes": {
            "ROUTING": "R3C21_A7;R3C21_X03_A7;1;R3C21_B3;R3C21_X03_B3;1;R3C21_B4;R3C21_X03_B4;1;R3C21_X03;R3C21_Q4_X03;1;R3C21_B5;R3C21_X03_B5;1;R3C21_Q4;;1;R3C21_X07;R3C21_Q4_X07;1;R3C21_B1;R3C21_X07_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881533 ] ,
          "attributes": {
            "ROUTING": "R17C5_F5;;1;R17C5_E10;R17C5_F5_E100;1;R17C5_C0;R17C5_E100_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[8]": {
          "hide_name": 0,
          "bits": [ 3877561 ] ,
          "attributes": {
            "ROUTING": "R3C21_W13;R3C21_Q3_W130;1;R3C21_B7;R3C21_W130_B7;1;R3C21_C3;R3C21_X02_C3;1;R3C21_X06;R3C21_Q3_X06;1;R3C21_C5;R3C21_X06_C5;1;R3C21_Q3;;1;R3C21_X02;R3C21_Q3_X02;1;R3C21_C1;R3C21_X02_C1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881558 ] ,
          "attributes": {
            "ROUTING": "R16C16_F2;;1;R16C16_EW10;R16C16_F2_EW10;1;R16C15_W25;R16C15_W111_W250;1;R16C14_A0;R16C14_W251_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[9]": {
          "hide_name": 0,
          "bits": [ 3877557 ] ,
          "attributes": {
            "ROUTING": "R3C21_W25;R3C21_Q5_W250;1;R3C20_N25;R3C20_W251_N250;1;R3C20_B7;R3C20_N250_B7;1;R3C21_X04;R3C21_Q5_X04;1;R3C21_D5;R3C21_X04_D5;1;R3C21_Q5;;1;R3C21_X08;R3C21_Q5_X08;1;R3C21_D1;R3C21_X08_D1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881576 ] ,
          "attributes": {
            "ROUTING": "R15C12_F3;;1;R15C12_N13;R15C12_F3_N130;1;R15C12_C7;R15C12_N130_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[10]": {
          "hide_name": 0,
          "bits": [ 3877552 ] ,
          "attributes": {
            "ROUTING": "R4C21_SN10;R4C21_Q4_SN10;1;R3C21_C7;R3C21_N111_C7;1;R4C21_B3;R4C21_X03_B3;1;R4C21_B4;R4C21_X03_B4;1;R4C21_X03;R4C21_Q4_X03;1;R4C21_B5;R4C21_X03_B5;1;R4C21_Q4;;1;R4C21_X07;R4C21_Q4_X07;1;R4C21_B7;R4C21_X07_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "scr.counter[24]": {
          "hide_name": 0,
          "bits": [ 3881531 ] ,
          "attributes": {
            "ROUTING": "R17C5_W13;R17C5_Q0_W130;1;R17C5_D3;R17C5_W130_D3;1;R17C5_S10;R17C5_Q0_S100;1;R17C5_D5;R17C5_S100_D5;1;R17C5_X05;R17C5_Q0_X05;1;R17C5_C7;R17C5_X05_C7;1;R17C5_W20;R17C5_Q0_W200;1;R17C4_X01;R17C4_W201_X01;1;R17C4_A7;R17C4_X01_A7;1;R17C5_Q0;;1;R17C5_W10;R17C5_Q0_W100;1;R17C4_C1;R17C4_W101_C1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "c.clockCounter[11]": {
          "hide_name": 0,
          "bits": [ 3877548 ] ,
          "attributes": {
            "ROUTING": "R4C21_N13;R4C21_Q5_N130;1;R3C21_D7;R3C21_N131_D7;1;R4C21_C5;R4C21_X08_C5;1;R4C21_X04;R4C21_Q5_X04;1;R4C21_C3;R4C21_X04_C3;1;R4C21_Q5;;1;R4C21_X08;R4C21_Q5_X08;1;R4C21_C7;R4C21_X08_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend[6]": {
          "hide_name": 0,
          "bits": [ 3881556 ] ,
          "attributes": {
            "ROUTING": "R16C14_Q0;;1;R16C14_EW10;R16C14_Q0_EW10;1;R16C13_B5;R16C13_W111_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "c.clockCounter[12]": {
          "hide_name": 0,
          "bits": [ 3877544 ] ,
          "attributes": {
            "ROUTING": "R4C21_EW10;R4C21_Q3_EW10;1;R4C20_W21;R4C20_W111_W210;1;R4C20_A4;R4C20_W210_A4;1;R4C21_X06;R4C21_Q3_X06;1;R4C21_D3;R4C21_X06_D3;1;R4C21_Q3;;1;R4C21_X02;R4C21_Q3_X02;1;R4C21_D7;R4C21_X02_D7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881575 ] ,
          "attributes": {
            "ROUTING": "R15C12_F5;;1;R15C12_W13;R15C12_F5_W130;1;R15C12_B7;R15C12_W130_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[30]": {
          "hide_name": 0,
          "bits": [ 3877539 ] ,
          "attributes": {
            "ROUTING": "R2C17_W10;R2C17_Q3_W100;1;R2C17_B5;R2C17_W100_B5;1;R2C17_W25;R2C17_S130_W250;1;R2C17_B0;R2C17_W250_B0;1;R2C17_B3;R2C17_Q3_B3;1;R2C17_Q3;;1;R2C17_S13;R2C17_Q3_S130;1;R2C17_B2;R2C17_S130_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3882169 ] ,
          "attributes": {
            "ROUTING": "R11C3_F5;;1;R11C3_X04;R11C3_F5_X04;1;R11C3_B3;R11C3_X04_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[13]": {
          "hide_name": 0,
          "bits": [ 3877534 ] ,
          "attributes": {
            "ROUTING": "R4C20_B1;R4C20_X05_B1;1;R4C20_B0;R4C20_X05_B0;1;R4C20_X05;R4C20_Q0_X05;1;R4C20_B4;R4C20_X01_B4;1;R4C20_B3;R4C20_X01_B3;1;R4C20_Q0;;1;R4C20_X01;R4C20_Q0_X01;1;R4C20_B5;R4C20_X01_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882186 ] ,
          "attributes": {
            "ROUTING": "R11C3_E10;R11C3_Q0_E100;1;R11C3_C0;R11C3_E100_C0;1;R11C3_W10;R11C3_Q0_W100;1;R11C3_B4;R11C3_W100_B4;1;R11C3_SN10;R11C3_Q0_SN10;1;R12C3_B2;R12C3_S111_B2;1;R12C3_B6;R12C3_X07_B6;1;R12C3_X07;R12C3_S201_X07;1;R12C3_B7;R12C3_X07_B7;1;R12C3_C0;R12C3_S101_C0;1;R11C3_Q0;;1;R11C3_S20;R11C3_Q0_S200;1;R11C3_S10;R11C3_Q0_S100;1",
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[14]": {
          "hide_name": 0,
          "bits": [ 3877530 ] ,
          "attributes": {
            "ROUTING": "R4C20_SN10;R4C20_Q1_SN10;1;R3C20_C7;R3C20_N111_C7;1;R4C20_C3;R4C20_X02_C3;1;R4C20_C1;R4C20_X02_C1;1;R4C20_Q1;;1;R4C20_X02;R4C20_Q1_X02;1;R4C20_D5;R4C20_X02_D5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3882255 ] ,
          "attributes": {
            "ROUTING": "R12C5_F5;;1;R12C5_S25;R12C5_F5_S250;1;R13C5_B4;R13C5_S251_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[15]": {
          "hide_name": 0,
          "bits": [ 3877526 ] ,
          "attributes": {
            "ROUTING": "R4C20_C4;R4C20_X06_C4;1;R4C20_D3;R4C20_X06_D3;1;R4C20_Q3;;1;R4C20_X06;R4C20_Q3_X06;1;R4C20_C5;R4C20_X06_C5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881573 ] ,
          "attributes": {
            "ROUTING": "R15C12_F7;;1;R15C12_E27;R15C12_F7_E270;1;R15C13_X04;R15C13_E271_X04;1;R15C13_B0;R15C13_X04_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[16]": {
          "hide_name": 0,
          "bits": [ 3877521 ] ,
          "attributes": {
            "ROUTING": "R4C20_N26;R4C20_W121_N260;1;R3C20_D7;R3C20_N261_D7;1;R4C21_B1;R4C21_Q1_B1;1;R4C20_W22;R4C20_W121_W220;1;R4C20_C2;R4C20_W220_C2;1;R4C21_W13;R4C21_Q1_W130;1;R4C21_B6;R4C21_W130_B6;1;R4C21_Q1;;1;R4C21_EW20;R4C21_Q1_EW20;1;R4C20_D7;R4C20_W121_D7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3881527 ] ,
          "attributes": {
            "ROUTING": "R17C5_A0;R17C5_F7_A0;1;R17C5_A1;R17C5_F7_A1;1;R17C5_F7;;1;R17C5_E13;R17C5_F7_E130;1;R17C6_B5;R17C6_E131_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[17]": {
          "hide_name": 0,
          "bits": [ 3877516 ] ,
          "attributes": {
            "ROUTING": "R5C21_B5;R5C21_X03_B5;1;R5C21_B2;R5C21_X03_B2;1;R5C21_B4;R5C21_X03_B4;1;R5C21_Q4;;1;R5C21_X03;R5C21_Q4_X03;1;R5C21_A6;R5C21_X03_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1[0]": {
          "hide_name": 0,
          "bits": [ 3882184 ] ,
          "attributes": {
            "ROUTING": "R12C3_A6;R12C3_S211_A6;1;R11C4_W13;R11C4_F0_W130;1;R11C3_A4;R11C3_W131_A4;1;R12C3_A7;R12C3_S211_A7;1;R11C4_F0;;1;R11C3_S21;R11C3_W111_S210;1;R11C4_EW10;R11C4_F0_EW10;1;R11C3_B0;R11C3_W111_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[18]": {
          "hide_name": 0,
          "bits": [ 3877512 ] ,
          "attributes": {
            "ROUTING": "R5C21_C5;R5C21_X05_C5;1;R5C21_X01;R5C21_Q2_X01;1;R5C21_C2;R5C21_X01_C2;1;R5C21_Q2;;1;R5C21_X05;R5C21_Q2_X05;1;R5C21_B6;R5C21_X05_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend[7]": {
          "hide_name": 0,
          "bits": [ 3881553 ] ,
          "attributes": {
            "ROUTING": "R16C14_Q1;;1;R16C14_W21;R16C14_Q1_W210;1;R16C13_B0;R16C13_W211_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "c.clockCounter[19]": {
          "hide_name": 0,
          "bits": [ 3877508 ] ,
          "attributes": {
            "ROUTING": "R5C21_X04;R5C21_Q5_X04;1;R5C21_D5;R5C21_X04_D5;1;R5C21_Q5;;1;R5C21_X08;R5C21_Q5_X08;1;R5C21_C6;R5C21_X08_C6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881572 ] ,
          "attributes": {
            "ROUTING": "R15C15_F6;;1;R15C15_W26;R15C15_F6_W260;1;R15C13_X03;R15C13_W262_X03;1;R15C13_A0;R15C13_X03_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[20]": {
          "hide_name": 0,
          "bits": [ 3877504 ] ,
          "attributes": {
            "ROUTING": "R4C20_E22;R4C20_Q2_E220;1;R4C20_C7;R4C20_E220_C7;1;R4C20_D2;R4C20_Q2_D2;1;R4C20_Q2;;1;R4C20_S10;R4C20_Q2_S100;1;R4C20_D4;R4C20_S100_D4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3882168 ] ,
          "attributes": {
            "ROUTING": "R11C3_X01;R11C3_N201_X01;1;R11C3_A0;R11C3_X01_A0;1;R11C3_X07;R11C3_N201_X07;1;R11C3_A3;R11C3_X07_A3;1;R12C3_N20;R12C3_W101_N200;1;R12C4_W10;R12C4_F2_W100;1;R12C4_F2;;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[21]": {
          "hide_name": 0,
          "bits": [ 3877499 ] ,
          "attributes": {
            "ROUTING": "R3C19_X05;R3C19_Q0_X05;1;R3C19_B0;R3C19_X05_B0;1;R3C19_B2;R3C19_X01_B2;1;R3C19_B3;R3C19_X01_B3;1;R3C19_S20;R3C19_Q0_S200;1;R3C19_A5;R3C19_S200_A5;1;R3C19_Q0;;1;R3C19_X01;R3C19_Q0_X01;1;R3C19_B4;R3C19_X01_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3882180 ] ,
          "attributes": {
            "ROUTING": "R13C5_N22;R13C5_Q2_N220;1;R12C5_C5;R12C5_N221_C5;1;R13C5_D7;R13C5_S130_D7;1;R13C4_B3;R13C4_X01_B3;1;R13C5_S10;R13C5_Q2_S100;1;R13C5_D5;R13C5_S100_D5;1;R13C5_S13;R13C5_Q2_S130;1;R13C5_D6;R13C5_S130_D6;1;R13C5_C0;R13C5_X01_C0;1;R13C5_X01;R13C5_Q2_X01;1;R13C5_B2;R13C5_X01_B2;1;R13C5_W10;R13C5_Q2_W100;1;R13C4_C6;R13C4_W101_C6;1;R12C5_W26;R12C5_N121_W260;1;R12C4_C2;R12C4_W261_C2;1;R13C5_SN20;R13C5_Q2_SN20;1;R12C5_C1;R12C5_N121_C1;1;R13C5_W22;R13C5_Q2_W220;1;R13C4_X01;R13C4_W221_X01;1;R13C4_A7;R13C4_X01_A7;1;R13C5_Q2;;1;R13C5_N10;R13C5_Q2_N100;1;R12C5_B7;R12C5_N101_B7;1",
            "hdlname": "u rxState",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[22]": {
          "hide_name": 0,
          "bits": [ 3877495 ] ,
          "attributes": {
            "ROUTING": "R3C19_S22;R3C19_Q2_S220;1;R3C19_C4;R3C19_S220_C4;1;R3C19_C2;R3C19_E130_C2;1;R3C19_E13;R3C19_Q2_E130;1;R3C19_C3;R3C19_E130_C3;1;R3C19_Q2;;1;R3C19_W10;R3C19_Q2_W100;1;R3C19_B5;R3C19_W100_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3882204 ] ,
          "attributes": {
            "ROUTING": "R12C3_F5;;1;R12C3_S13;R12C3_F5_S130;1;R13C3_C7;R13C3_S131_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clockCounter[31]": {
          "hide_name": 0,
          "bits": [ 3877491 ] ,
          "attributes": {
            "ROUTING": "R2C17_X05;R2C17_Q2_X05;1;R2C17_C5;R2C17_X05_C5;1;R2C17_C2;R2C17_X01_C2;1;R2C17_Q2;;1;R2C17_X01;R2C17_Q2_X01;1;R2C17_C0;R2C17_X01_C0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.cs_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3881539 ] ,
          "attributes": {
            "ROUTING": "R18C10_F6;;1;R18C10_E26;R18C10_F6_E260;1;R18C11_X07;R18C11_E261_X07;1;R18C11_CE2;R18C11_X07_CE2;1"
          }
        },
        "c.counterValue_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877486 ] ,
          "attributes": {
            "ROUTING": "R6C12_CE1;R6C12_W211_CE1;1;R2C20_LSR2;R2C20_X07_LSR2;1;R4C21_LSR0;R4C21_E211_LSR0;1;R5C20_W21;R5C20_S212_W210;1;R5C18_W24;R5C18_W212_W240;1;R5C16_W82;R5C16_W242_W820;1;R5C12_S27;R5C12_W824_S270;1;R6C12_E27;R6C12_S271_E270;1;R6C13_CE2;R6C13_E271_CE2;1;R6C12_CE2;R6C12_W211_CE2;1;R5C20_E21;R5C20_S212_E210;1;R5C21_LSR2;R5C21_E211_LSR2;1;R2C19_LSR2;R2C19_X07_LSR2;1;R3C20_LSR2;R3C20_X05_LSR2;1;R2C17_W20;R2C17_W252_W200;1;R2C15_W20;R2C15_W202_W200;1;R2C13_S20;R2C13_W202_S200;1;R4C13_S21;R4C13_S202_S210;1;R6C13_W21;R6C13_S212_W210;1;R6C12_CE0;R6C12_W211_CE0;1;R4C20_X08;R4C20_S211_X08;1;R4C20_LSR1;R4C20_X08_LSR1;1;R4C21_LSR1;R4C21_E211_LSR1;1;R3C21_LSR1;R3C21_E211_LSR1;1;R3C19_LSR1;R3C19_W211_LSR1;1;R2C17_LSR1;R2C17_X08_LSR1;1;R2C18_X08;R2C18_W251_X08;1;R2C18_LSR0;R2C18_X08_LSR0;1;R3C20_S21;R3C20_S111_S210;1;R4C20_E21;R4C20_S211_E210;1;R4C21_LSR2;R4C21_E211_LSR2;1;R2C20_W26;R2C20_F6_W260;1;R2C19_X07;R2C19_W261_X07;1;R2C19_LSR0;R2C19_X07_LSR0;1;R3C20_W21;R3C20_S111_W210;1;R3C19_LSR0;R3C19_W211_LSR0;1;R2C20_SN10;R2C20_F6_SN10;1;R3C20_E21;R3C20_S111_E210;1;R3C21_LSR2;R3C21_E211_LSR2;1;R2C20_EW10;R2C20_F6_EW10;1;R2C19_W25;R2C19_W111_W250;1;R2C17_X08;R2C17_W252_X08;1;R2C17_LSR0;R2C17_X08_LSR0;1;R4C20_X07;R4C20_S262_X07;1;R4C20_LSR0;R4C20_X07_LSR0;1;R4C20_S27;R4C20_S262_S270;1;R5C20_E27;R5C20_S271_E270;1;R5C21_LSR1;R5C21_E271_LSR1;1;R2C20_X07;R2C20_F6_X07;1;R2C20_LSR1;R2C20_X07_LSR1;1;R3C20_X05;R3C20_S261_X05;1;R3C20_LSR1;R3C20_X05_LSR1;1;R6C13_CE0;R6C13_X08_CE0;1;R2C20_F6;;1;R2C20_S26;R2C20_F6_S260;1;R4C20_S26;R4C20_S262_S260;1;R6C20_W26;R6C20_S262_W260;1;R6C18_W27;R6C18_W262_W270;1;R6C16_W27;R6C16_W272_W270;1;R6C14_W27;R6C14_W272_W270;1;R6C13_X08;R6C13_W271_X08;1;R6C13_CE1;R6C13_X08_CE1;1"
          }
        },
        "c.clockCounter[32]": {
          "hide_name": 0,
          "bits": [ 3877485 ] ,
          "attributes": {
            "ROUTING": "R2C17_S10;R2C17_Q0_S100;1;R2C17_D5;R2C17_S100_D5;1;R2C17_Q0;;1;R2C17_D0;R2C17_Q0_D0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockCounter"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881564 ] ,
          "attributes": {
            "ROUTING": "R17C15_C6;R17C15_S202_C6;1;R17C16_C7;R17C16_X08_C7;1;R15C15_C2;R15C15_X01_C2;1;R15C15_X05;R15C15_E202_X05;1;R15C15_C6;R15C15_X05_C6;1;R16C16_X01;R16C16_E201_X01;1;R16C16_C2;R16C16_X01_C2;1;R16C16_C4;R16C16_X05_C4;1;R16C15_C4;R16C15_S201_C4;1;R16C16_X05;R16C16_E201_X05;1;R15C16_S21;R15C16_E211_S210;1;R17C16_X08;R17C16_S212_X08;1;R16C15_E20;R16C15_S201_E200;1;R15C13_E20;R15C13_S202_E200;1;R15C15_S20;R15C15_E202_S200;1;R11C13_F5;;1;R11C13_S25;R11C13_F5_S250;1;R13C13_S20;R13C13_S252_S200;1;R15C15_E21;R15C15_E202_E210;1;R15C14_X01;R15C14_E201_X01;1;R15C14_C1;R15C14_X01_C1;1;R15C15_X01;R15C15_E202_X01;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.clk": {
          "hide_name": 0,
          "bits": [ 3877471 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R2C17_CLK0;R2C17_GB00_CLK0;5;R2C16_GBO0;R2C16_GT00_GBO0;5;R2C16_GT00;R2C16_SPINE8_GT00;5;R10C27_SPINE8;R10C27_PCLKR1_SPINE8;5;R2C17_CLK1;R2C17_GB00_CLK1;5;R3C19_CLK1;R3C19_GB00_CLK1;5;R3C20_GBO0;R3C20_GT00_GBO0;5;R2C20_GT00;R2C20_SPINE8_GT00;5;R3C19_CLK0;R3C19_GB00_CLK0;5;R4C20_CLK1;R4C20_GB00_CLK1;5;R4C20_GBO0;R4C20_GT00_GBO0;5;R5C21_CLK2;R5C21_GB00_CLK2;5;R5C20_GBO0;R5C20_GT00_GBO0;5;R5C21_CLK1;R5C21_GB00_CLK1;5;R4C21_CLK0;R4C21_GB00_CLK0;5;R4C20_CLK0;R4C20_GB00_CLK0;5;R4C21_CLK1;R4C21_GB00_CLK1;5;R4C21_CLK2;R4C21_GB00_CLK2;5;R3C21_CLK2;R3C21_GB00_CLK2;5;R3C21_CLK1;R3C21_GB00_CLK1;5;R3C20_CLK1;R3C20_GB00_CLK1;5;R3C20_CLK2;R3C20_GB00_CLK2;5;R2C20_CLK1;R2C20_GB00_CLK1;5;R2C20_GBO0;R2C20_GT00_GBO0;5;R2C18_CLK0;R2C18_GB00_CLK0;5;R2C20_CLK2;R2C20_GB00_CLK2;5;R2C19_CLK2;R2C19_GB00_CLK2;5;R2C19_CLK0;R2C19_GB00_CLK0;5;R6C12_CLK0;R6C12_GB00_CLK0;5;R6C12_GBO0;R6C12_GT00_GBO0;5;R2C12_GT00;R2C12_SPINE8_GT00;5;R6C12_CLK2;R6C12_GB00_CLK2;5;R6C12_CLK1;R6C12_GB00_CLK1;5;R6C13_CLK2;R6C13_GB00_CLK2;5;R6C13_CLK1;R6C13_GB00_CLK1;5;R6C13_CLK0;R6C13_GB00_CLK0;5;R11C10_CLK1;R11C10_GB00_CLK1;5;R11C8_GBO0;R11C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R11C11_CLK2;R11C11_GB00_CLK2;5;R11C12_GBO0;R11C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R9C10_CLK1;R9C10_GB00_CLK1;5;R9C8_GBO0;R9C8_GT00_GBO0;5;R2C8_GT00;R2C8_SPINE8_GT00;5;R9C11_CLK0;R9C11_GB00_CLK0;5;R9C12_GBO0;R9C12_GT00_GBO0;5;R11C11_CLK0;R11C11_GB00_CLK0;5;R5C2_CLK0;R5C2_GB00_CLK0;5;R5C4_GBO0;R5C4_GT00_GBO0;5;R2C4_GT00;R2C4_SPINE8_GT00;5;R5C3_CLK2;R5C3_GB00_CLK2;5;R4C3_CLK0;R4C3_GB00_CLK0;5;R4C4_GBO0;R4C4_GT00_GBO0;5;R18C2_CLK0;R18C2_GB00_CLK0;5;R18C4_GBO0;R18C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R7C8_CLK0;R7C8_GB00_CLK0;5;R7C8_GBO0;R7C8_GT00_GBO0;5;R9C8_CLK1;R9C8_GB00_CLK1;5;R7C4_CLK0;R7C4_GB00_CLK0;5;R7C4_GBO0;R7C4_GT00_GBO0;5;R6C8_CLK0;R6C8_GB00_CLK0;5;R6C8_GBO0;R6C8_GT00_GBO0;5;R6C7_CLK0;R6C7_GB00_CLK0;5;R15C10_CLK2;R15C10_GB00_CLK2;5;R15C8_GBO0;R15C8_GT00_GBO0;5;R11C9_CLK0;R11C9_GB00_CLK0;5;R16C8_CLK2;R16C8_GB00_CLK2;5;R16C8_GBO0;R16C8_GT00_GBO0;5;R12C8_CLK0;R12C8_GB00_CLK0;5;R12C8_GBO0;R12C8_GT00_GBO0;5;R9C3_CLK0;R9C3_GB00_CLK0;5;R9C4_GBO0;R9C4_GT00_GBO0;5;R16C7_CLK1;R16C7_GB00_CLK1;5;R5C8_CLK1;R5C8_GB00_CLK1;5;R5C8_GBO0;R5C8_GT00_GBO0;5;R5C7_CLK0;R5C7_GB00_CLK0;5;R5C4_CLK2;R5C4_GB00_CLK2;5;R16C9_CLK1;R16C9_GB00_CLK1;5;R13C8_CLK0;R13C8_GB00_CLK0;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R14C8_CLK1;R14C8_GB00_CLK1;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R12C9_CLK2;R12C9_GB00_CLK2;5;R8C3_CLK2;R8C3_GB00_CLK2;5;R8C4_GBO0;R8C4_GT00_GBO0;5;R15C8_CLK1;R15C8_GB00_CLK1;5;R5C8_CLK0;R5C8_GB00_CLK0;5;R3C6_CLK1;R3C6_GB00_CLK1;5;R3C4_GBO0;R3C4_GT00_GBO0;5;R17C8_CLK0;R17C8_GB00_CLK0;5;R17C8_GBO0;R17C8_GT00_GBO0;5;R13C9_CLK1;R13C9_GB00_CLK1;5;R16C8_CLK0;R16C8_GB00_CLK0;5;R6C8_CLK1;R6C8_GB00_CLK1;5;R5C6_CLK0;R5C6_GB00_CLK0;5;R17C9_CLK1;R17C9_GB00_CLK1;5;R14C9_CLK0;R14C9_GB00_CLK0;5;R4C5_CLK0;R4C5_GB00_CLK0;5;R11C6_CLK0;R11C6_GB00_CLK0;5;R11C4_GBO0;R11C4_GT00_GBO0;5;R11C7_CLK1;R11C7_GB00_CLK1;5;R7C7_CLK0;R7C7_GB00_CLK0;5;R8C7_CLK1;R8C7_GB00_CLK1;5;R8C8_GBO0;R8C8_GT00_GBO0;5;R8C4_CLK1;R8C4_GB00_CLK1;5;R6C5_CLK1;R6C5_GB00_CLK1;5;R6C4_GBO0;R6C4_GT00_GBO0;5;R7C3_CLK0;R7C3_GB00_CLK0;5;R5C7_CLK2;R5C7_GB00_CLK2;5;R5C6_CLK1;R5C6_GB00_CLK1;5;R8C6_CLK0;R8C6_GB00_CLK0;5;R12C6_CLK0;R12C6_GB00_CLK0;5;R12C4_GBO0;R12C4_GT00_GBO0;5;R12C6_CLK1;R12C6_GB00_CLK1;5;R5C4_CLK1;R5C4_GB00_CLK1;5;R3C5_CLK1;R3C5_GB00_CLK1;5;R7C5_CLK2;R7C5_GB00_CLK2;5;R14C8_CLK2;R14C8_GB00_CLK2;5;R12C9_CLK0;R12C9_GB00_CLK0;5;R6C3_CLK1;R6C3_GB00_CLK1;5;R15C7_CLK1;R15C7_GB00_CLK1;5;R6C9_CLK1;R6C9_GB00_CLK1;5;R6C6_CLK0;R6C6_GB00_CLK0;5;R15C10_CLK1;R15C10_GB00_CLK1;5;R12C8_CLK2;R12C8_GB00_CLK2;5;R16C6_CLK2;R16C6_GB00_CLK2;5;R16C4_GBO0;R16C4_GT00_GBO0;5;R5C9_CLK1;R5C9_GB00_CLK1;5;R13C8_CLK2;R13C8_GB00_CLK2;5;R8C2_CLK1;R8C2_GB00_CLK1;5;R15C7_CLK2;R15C7_GB00_CLK2;5;R6C7_CLK2;R6C7_GB00_CLK2;5;R11C9_CLK2;R11C9_GB00_CLK2;5;R17C7_CLK2;R17C7_GB00_CLK2;5;R13C7_CLK0;R13C7_GB00_CLK0;5;R9C4_CLK0;R9C4_GB00_CLK0;5;R16C6_CLK1;R16C6_GB00_CLK1;5;R8C5_CLK1;R8C5_GB00_CLK1;5;R5C5_CLK2;R5C5_GB00_CLK2;5;R9C8_CLK0;R9C8_GB00_CLK0;5;R4C6_CLK1;R4C6_GB00_CLK1;5;R11C7_CLK2;R11C7_GB00_CLK2;5;R3C4_CLK1;R3C4_GB00_CLK1;5;R3C7_CLK0;R3C7_GB00_CLK0;5;R3C8_GBO0;R3C8_GT00_GBO0;5;R3C5_CLK2;R3C5_GB00_CLK2;5;R9C6_CLK1;R9C6_GB00_CLK1;5;R11C6_CLK1;R11C6_GB00_CLK1;5;R7C7_CLK1;R7C7_GB00_CLK1;5;R8C7_CLK0;R8C7_GB00_CLK0;5;R4C4_CLK1;R4C4_GB00_CLK1;5;R4C7_CLK2;R4C7_GB00_CLK2;5;R4C8_GBO0;R4C8_GT00_GBO0;5;R7C6_CLK1;R7C6_GB00_CLK1;5;R12C7_CLK1;R12C7_GB00_CLK1;5;R11C8_CLK0;R11C8_GB00_CLK0;5;R3C4_CLK2;R3C4_GB00_CLK2;5;R3C8_CLK2;R3C8_GB00_CLK2;5;R13C10_CLK1;R13C10_GB00_CLK1;5;R11C10_CLK0;R11C10_GB00_CLK0;5;R9C11_CLK1;R9C11_GB00_CLK1;5;R8C10_CLK1;R8C10_GB00_CLK1;5;R6C11_CLK0;R6C11_GB00_CLK0;5;R5C11_CLK1;R5C11_GB00_CLK1;5;R5C12_GBO0;R5C12_GT00_GBO0;5;R5C11_CLK0;R5C11_GB00_CLK0;5;R7C11_CLK0;R7C11_GB00_CLK0;5;R7C12_GBO0;R7C12_GT00_GBO0;5;R5C13_CLK0;R5C13_GB00_CLK0;5;R5C13_CLK1;R5C13_GB00_CLK1;5;R5C13_CLK2;R5C13_GB00_CLK2;5;R4C13_CLK1;R4C13_GB00_CLK1;5;R4C12_GBO0;R4C12_GT00_GBO0;5;R4C13_CLK0;R4C13_GB00_CLK0;5;R2C13_CLK2;R2C13_GB00_CLK2;5;R2C12_GBO0;R2C12_GT00_GBO0;5;R2C13_CLK1;R2C13_GB00_CLK1;5;R3C14_CLK1;R3C14_GB00_CLK1;5;R3C12_GBO0;R3C12_GT00_GBO0;5;R3C14_CLK2;R3C14_GB00_CLK2;5;R3C13_CLK2;R3C13_GB00_CLK2;5;R4C13_CLK2;R4C13_GB00_CLK2;5;R4C14_CLK2;R4C14_GB00_CLK2;5;R4C15_CLK1;R4C15_GB00_CLK1;5;R4C16_GBO0;R4C16_GT00_GBO0;5;R4C15_CLK0;R4C15_GB00_CLK0;5;R2C14_CLK1;R2C14_GB00_CLK1;5;R3C13_CLK0;R3C13_GB00_CLK0;5;R4C12_CLK1;R4C12_GB00_CLK1;5;R3C12_CLK0;R3C12_GB00_CLK0;5;R4C12_CLK2;R4C12_GB00_CLK2;5;R3C16_CLK0;R3C16_GB00_CLK0;5;R3C16_GBO0;R3C16_GT00_GBO0;5;R3C16_CLK1;R3C16_GB00_CLK1;5;R2C16_CLK0;R2C16_GB00_CLK0;5;R2C16_CLK1;R2C16_GB00_CLK1;5;R4C12_CLK0;R4C12_GB00_CLK0;5;R3C12_CLK1;R3C12_GB00_CLK1;5;R3C12_CLK2;R3C12_GB00_CLK2;5;R6C10_CLK0;R6C10_GB00_CLK0;5;R4C10_CLK2;R4C10_GB00_CLK2;5;R4C10_CLK1;R4C10_GB00_CLK1;5;R6C10_CLK1;R6C10_GB00_CLK1;5;R7C10_CLK0;R7C10_GB00_CLK0;5;R5C10_CLK1;R5C10_GB00_CLK1;5;R5C10_CLK2;R5C10_GB00_CLK2;5;R5C10_CLK0;R5C10_GB00_CLK0;5;R7C10_CLK1;R7C10_GB00_CLK1;5;R3C11_CLK2;R3C11_GB00_CLK2;5;R4C11_CLK0;R4C11_GB00_CLK0;5;R4C11_CLK2;R4C11_GB00_CLK2;5;R16C16_CLK2;R16C16_GB00_CLK2;5;R16C16_GBO0;R16C16_GT00_GBO0;5;R20C16_GT00;R20C16_SPINE16_GT00;5;R17C16_CLK0;R17C16_GB00_CLK0;5;R17C16_GBO0;R17C16_GT00_GBO0;5;R16C15_CLK2;R16C15_GB00_CLK2;5;R15C15_CLK2;R15C15_GB00_CLK2;5;R15C16_GBO0;R15C16_GT00_GBO0;5;R16C15_CLK0;R16C15_GB00_CLK0;5;R17C16_CLK2;R17C16_GB00_CLK2;5;R17C15_CLK1;R17C15_GB00_CLK1;5;R17C10_CLK0;R17C10_GB00_CLK0;5;R17C11_CLK0;R17C11_GB00_CLK0;5;R17C12_GBO0;R17C12_GT00_GBO0;5;R17C11_CLK1;R17C11_GB00_CLK1;5;R17C10_CLK2;R17C10_GB00_CLK2;5;R17C11_CLK2;R17C11_GB00_CLK2;5;R18C12_CLK1;R18C12_GB00_CLK1;5;R18C12_GBO0;R18C12_GT00_GBO0;5;R17C12_CLK2;R17C12_GB00_CLK2;5;R16C12_CLK1;R16C12_GB00_CLK1;5;R16C12_GBO0;R16C12_GT00_GBO0;5;R15C6_CLK2;R15C6_GB00_CLK2;5;R15C4_GBO0;R15C4_GT00_GBO0;5;R16C4_CLK1;R16C4_GB00_CLK1;5;R14C4_CLK2;R14C4_GB00_CLK2;5;R14C4_GBO0;R14C4_GT00_GBO0;5;R16C5_CLK2;R16C5_GB00_CLK2;5;R15C5_CLK2;R15C5_GB00_CLK2;5;R15C4_CLK1;R15C4_GB00_CLK1;5;R17C3_CLK1;R17C3_GB00_CLK1;5;R17C4_GBO0;R17C4_GT00_GBO0;5;R17C3_CLK2;R17C3_GB00_CLK2;5;R14C4_CLK1;R14C4_GB00_CLK1;5;R15C3_CLK0;R15C3_GB00_CLK0;5;R16C3_CLK0;R16C3_GB00_CLK0;5;R14C3_CLK0;R14C3_GB00_CLK0;5;R14C3_CLK2;R14C3_GB00_CLK2;5;R14C3_CLK1;R14C3_GB00_CLK1;5;R14C5_CLK1;R14C5_GB00_CLK1;5;R14C5_CLK2;R14C5_GB00_CLK2;5;R15C5_CLK1;R15C5_GB00_CLK1;5;R15C6_CLK1;R15C6_GB00_CLK1;5;R14C4_CLK0;R14C4_GB00_CLK0;5;R17C4_CLK1;R17C4_GB00_CLK1;5;R17C5_CLK0;R17C5_GB00_CLK0;5;R16C5_CLK0;R16C5_GB00_CLK0;5;R18C11_CLK2;R18C11_GB00_CLK2;5;R16C14_CLK0;R16C14_GB00_CLK0;5;R15C13_CLK0;R15C13_GB00_CLK0;5;R15C12_GBO0;R15C12_GT00_GBO0;5;R15C13_CLK1;R15C13_GB00_CLK1;5;R16C13_CLK1;R16C13_GB00_CLK1;5;R17C14_CLK2;R17C14_GB00_CLK2;5;R17C14_CLK0;R17C14_GB00_CLK0;5;R17C13_CLK0;R17C13_GB00_CLK0;5;R18C15_CLK2;R18C15_GB00_CLK2;5;R18C16_GBO0;R18C16_GT00_GBO0;5;R11C13_CLK1;R11C13_GB00_CLK1;5;R11C15_CLK0;R11C15_GB00_CLK0;5;R11C16_GBO0;R11C16_GT00_GBO0;5;R11C11_CLK1;R11C11_GB00_CLK1;5;R9C12_CLK1;R9C12_GB00_CLK1;5;R11C15_CLK2;R11C15_GB00_CLK2;5;R17C6_CLK2;R17C6_GB00_CLK2;5;R18C9_CLK0;R18C9_GB00_CLK0;5;R18C8_GBO0;R18C8_GT00_GBO0;5;R16C11_CLK1;R16C11_GB00_CLK1;5;R18C9_CLK1;R18C9_GB00_CLK1;5;R18C9_CLK2;R18C9_GB00_CLK2;5;R7C18_CLK0;R7C18_GB00_CLK0;5;R7C16_GBO0;R7C16_GT00_GBO0;5;R6C16_CLK0;R6C16_GB00_CLK0;5;R6C16_GBO0;R6C16_GT00_GBO0;5;R8C19_CLK2;R8C19_GB00_CLK2;5;R8C20_GBO0;R8C20_GT00_GBO0;5;R14C14_CLK1;R14C14_GB00_CLK1;5;R14C12_GBO0;R14C12_GT00_GBO0;5;R14C15_CLK0;R14C15_GB00_CLK0;5;R14C16_GBO0;R14C16_GT00_GBO0;5;R16C18_CLK0;R16C18_GB00_CLK0;5;R17C19_CLK1;R17C19_GB00_CLK1;5;R17C20_GBO0;R17C20_GT00_GBO0;5;R20C20_GT00;R20C20_SPINE16_GT00;5;R15C19_CLK2;R15C19_GB00_CLK2;5;R15C20_GBO0;R15C20_GT00_GBO0;5;R13C4_CLK0;R13C4_GB00_CLK0;5;R13C4_GBO0;R13C4_GT00_GBO0;5;R13C6_CLK0;R13C6_GB00_CLK0;5;R9C5_CLK0;R9C5_GB00_CLK0;5;R9C5_CLK2;R9C5_GB00_CLK2;5;R9C6_CLK2;R9C6_GB00_CLK2;5;R9C6_CLK0;R9C6_GB00_CLK0;5;R18C5_CLK1;R18C5_GB00_CLK1;5;R18C5_CLK0;R18C5_GB00_CLK0;5;R18C5_CLK2;R18C5_GB00_CLK2;5;R13C3_CLK0;R13C3_GB00_CLK0;5;R13C3_CLK1;R13C3_GB00_CLK1;5;R12C4_CLK0;R12C4_GB00_CLK0;5;R12C4_CLK2;R12C4_GB00_CLK2;5;R11C3_CLK1;R11C3_GB00_CLK1;5;R11C3_CLK0;R11C3_GB00_CLK0;5;R12C5_CLK1;R12C5_GB00_CLK1;5;R13C5_CLK0;R13C5_GB00_CLK0;5;R13C5_CLK1;R13C5_GB00_CLK1;5",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:8.11-8.14",
            "hdlname": "u clk"
          }
        },
        "u.rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3882286 ] ,
          "attributes": {
            "ROUTING": "R18C5_A5;R18C5_Q5_A5;1;R18C5_B2;R18C5_X04_B2;1;R18C5_X04;R18C5_Q5_X04;1;R18C5_B0;R18C5_X04_B0;1;R18C5_Q5;;1;R18C5_X08;R18C5_Q5_X08;1;R18C5_C7;R18C5_X08_C7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:18.11-18.22",
            "hdlname": "u rxBitNumber"
          }
        }
      }
    }
  }
}
