{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 19:36:29 2009 " "Info: Processing started: Mon Aug 31 19:36:29 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "IF_tx_IQ_mic_rdy " "Warning: Node \"IF_tx_IQ_mic_rdy\" is a latch" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 339 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock " "Info: Detected ripple clock \"clock\" as buffer" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1286 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IF_conf\[1\] " "Info: Detected ripple clock \"IF_conf\[1\]\" as buffer" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 732 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_conf\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_rcv:M_IQ\|tb_width\[2\] register NWire_rcv:M_IQ\|pass\[3\] -492 ps " "Info: Slack time is -492 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_rcv:M_IQ\|tb_width\[2\]\" and destination register \"NWire_rcv:M_IQ\|pass\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "134.48 MHz 7.436 ns " "Info: Fmax is 134.48 MHz (period= 7.436 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.677 ns + Largest register register " "Info: + Largest register to register requirement is 6.677 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.944 ns + " "Info: + Setup relationship between source and destination is 6.944 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.546 ns " "Info: + Latch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns + Largest " "Info: + Largest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.460 ns + Shortest register " "Info: + Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 2.460 ns NWire_rcv:M_IQ\|pass\[3\] 3 REG LCFF_X29_Y9_N29 1 " "Info: 3: + IC(0.878 ns) + CELL(0.666 ns) = 2.460 ns; Loc. = LCFF_X29_Y9_N29; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|pass\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 27.07 % ) " "Info: Total cell delay = 0.666 ns ( 27.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.794 ns ( 72.93 % ) " "Info: Total interconnect delay = 1.794 ns ( 72.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 0.916ns 0.878ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.463 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 2.463 ns NWire_rcv:M_IQ\|tb_width\[2\] 3 REG LCFF_X31_Y9_N13 9 " "Info: 3: + IC(0.881 ns) + CELL(0.666 ns) = 2.463 ns; Loc. = LCFF_X31_Y9_N13; Fanout = 9; REG Node = 'NWire_rcv:M_IQ\|tb_width\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[2] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 27.04 % ) " "Info: Total cell delay = 0.666 ns ( 27.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.797 ns ( 72.96 % ) " "Info: Total interconnect delay = 1.797 ns ( 72.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[2] {} } { 0.000ns 0.916ns 0.881ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 0.916ns 0.878ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[2] {} } { 0.000ns 0.916ns 0.881ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 0.916ns 0.878ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[2] {} } { 0.000ns 0.916ns 0.881ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.169 ns - Longest register register " "Info: - Longest register to register delay is 7.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:M_IQ\|tb_width\[2\] 1 REG LCFF_X31_Y9_N13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y9_N13; Fanout = 9; REG Node = 'NWire_rcv:M_IQ\|tb_width\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:M_IQ|tb_width[2] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.596 ns) 2.118 ns NWire_rcv:M_IQ\|Add1~3 2 COMB LCCOMB_X32_Y10_N6 2 " "Info: 2: + IC(1.522 ns) + CELL(0.596 ns) = 2.118 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ\|Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { NWire_rcv:M_IQ|tb_width[2] NWire_rcv:M_IQ|Add1~3 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.204 ns NWire_rcv:M_IQ\|Add1~5 3 COMB LCCOMB_X32_Y10_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.204 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ\|Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|Add1~3 NWire_rcv:M_IQ|Add1~5 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.710 ns NWire_rcv:M_IQ\|Add1~6 4 COMB LCCOMB_X32_Y10_N10 4 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.710 ns; Loc. = LCCOMB_X32_Y10_N10; Fanout = 4; COMB Node = 'NWire_rcv:M_IQ\|Add1~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:M_IQ|Add1~5 NWire_rcv:M_IQ|Add1~6 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.621 ns) 4.391 ns NWire_rcv:M_IQ\|LessThan7~9 5 COMB LCCOMB_X30_Y10_N10 1 " "Info: 5: + IC(1.060 ns) + CELL(0.621 ns) = 4.391 ns; Loc. = LCCOMB_X30_Y10_N10; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { NWire_rcv:M_IQ|Add1~6 NWire_rcv:M_IQ|LessThan7~9 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.477 ns NWire_rcv:M_IQ\|LessThan7~11 6 COMB LCCOMB_X30_Y10_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.477 ns; Loc. = LCCOMB_X30_Y10_N12; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~9 NWire_rcv:M_IQ|LessThan7~11 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.667 ns NWire_rcv:M_IQ\|LessThan7~13 7 COMB LCCOMB_X30_Y10_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 4.667 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { NWire_rcv:M_IQ|LessThan7~11 NWire_rcv:M_IQ|LessThan7~13 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.753 ns NWire_rcv:M_IQ\|LessThan7~15 8 COMB LCCOMB_X30_Y10_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.753 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~13 NWire_rcv:M_IQ|LessThan7~15 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.839 ns NWire_rcv:M_IQ\|LessThan7~17 9 COMB LCCOMB_X30_Y10_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.839 ns; Loc. = LCCOMB_X30_Y10_N18; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~15 NWire_rcv:M_IQ|LessThan7~17 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.925 ns NWire_rcv:M_IQ\|LessThan7~19 10 COMB LCCOMB_X30_Y10_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.925 ns; Loc. = LCCOMB_X30_Y10_N20; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~17 NWire_rcv:M_IQ|LessThan7~19 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.011 ns NWire_rcv:M_IQ\|LessThan7~21 11 COMB LCCOMB_X30_Y10_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.011 ns; Loc. = LCCOMB_X30_Y10_N22; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~19 NWire_rcv:M_IQ|LessThan7~21 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.097 ns NWire_rcv:M_IQ\|LessThan7~23 12 COMB LCCOMB_X30_Y10_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.097 ns; Loc. = LCCOMB_X30_Y10_N24; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~21 NWire_rcv:M_IQ|LessThan7~23 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.603 ns NWire_rcv:M_IQ\|LessThan7~24 13 COMB LCCOMB_X30_Y10_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 5.603 ns; Loc. = LCCOMB_X30_Y10_N26; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:M_IQ|LessThan7~23 NWire_rcv:M_IQ|LessThan7~24 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.370 ns) 7.061 ns NWire_rcv:M_IQ\|pass~11 14 COMB LCCOMB_X29_Y9_N28 1 " "Info: 14: + IC(1.088 ns) + CELL(0.370 ns) = 7.061 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|pass~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { NWire_rcv:M_IQ|LessThan7~24 NWire_rcv:M_IQ|pass~11 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.169 ns NWire_rcv:M_IQ\|pass\[3\] 15 REG LCFF_X29_Y9_N29 1 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 7.169 ns; Loc. = LCFF_X29_Y9_N29; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|pass\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:M_IQ|pass~11 NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.499 ns ( 48.81 % ) " "Info: Total cell delay = 3.499 ns ( 48.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.670 ns ( 51.19 % ) " "Info: Total interconnect delay = 3.670 ns ( 51.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.169 ns" { NWire_rcv:M_IQ|tb_width[2] NWire_rcv:M_IQ|Add1~3 NWire_rcv:M_IQ|Add1~5 NWire_rcv:M_IQ|Add1~6 NWire_rcv:M_IQ|LessThan7~9 NWire_rcv:M_IQ|LessThan7~11 NWire_rcv:M_IQ|LessThan7~13 NWire_rcv:M_IQ|LessThan7~15 NWire_rcv:M_IQ|LessThan7~17 NWire_rcv:M_IQ|LessThan7~19 NWire_rcv:M_IQ|LessThan7~21 NWire_rcv:M_IQ|LessThan7~23 NWire_rcv:M_IQ|LessThan7~24 NWire_rcv:M_IQ|pass~11 NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.169 ns" { NWire_rcv:M_IQ|tb_width[2] {} NWire_rcv:M_IQ|Add1~3 {} NWire_rcv:M_IQ|Add1~5 {} NWire_rcv:M_IQ|Add1~6 {} NWire_rcv:M_IQ|LessThan7~9 {} NWire_rcv:M_IQ|LessThan7~11 {} NWire_rcv:M_IQ|LessThan7~13 {} NWire_rcv:M_IQ|LessThan7~15 {} NWire_rcv:M_IQ|LessThan7~17 {} NWire_rcv:M_IQ|LessThan7~19 {} NWire_rcv:M_IQ|LessThan7~21 {} NWire_rcv:M_IQ|LessThan7~23 {} NWire_rcv:M_IQ|LessThan7~24 {} NWire_rcv:M_IQ|pass~11 {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 1.522ns 0.000ns 0.000ns 1.060ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.088ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.506ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 0.916ns 0.878ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[2] {} } { 0.000ns 0.916ns 0.881ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.169 ns" { NWire_rcv:M_IQ|tb_width[2] NWire_rcv:M_IQ|Add1~3 NWire_rcv:M_IQ|Add1~5 NWire_rcv:M_IQ|Add1~6 NWire_rcv:M_IQ|LessThan7~9 NWire_rcv:M_IQ|LessThan7~11 NWire_rcv:M_IQ|LessThan7~13 NWire_rcv:M_IQ|LessThan7~15 NWire_rcv:M_IQ|LessThan7~17 NWire_rcv:M_IQ|LessThan7~19 NWire_rcv:M_IQ|LessThan7~21 NWire_rcv:M_IQ|LessThan7~23 NWire_rcv:M_IQ|LessThan7~24 NWire_rcv:M_IQ|pass~11 NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.169 ns" { NWire_rcv:M_IQ|tb_width[2] {} NWire_rcv:M_IQ|Add1~3 {} NWire_rcv:M_IQ|Add1~5 {} NWire_rcv:M_IQ|Add1~6 {} NWire_rcv:M_IQ|LessThan7~9 {} NWire_rcv:M_IQ|LessThan7~11 {} NWire_rcv:M_IQ|LessThan7~13 {} NWire_rcv:M_IQ|LessThan7~15 {} NWire_rcv:M_IQ|LessThan7~17 {} NWire_rcv:M_IQ|LessThan7~19 {} NWire_rcv:M_IQ|LessThan7~21 {} NWire_rcv:M_IQ|LessThan7~23 {} NWire_rcv:M_IQ|LessThan7~24 {} NWire_rcv:M_IQ|pass~11 {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 1.522ns 0.000ns 0.000ns 1.060ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.088ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.506ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clkmult3:cm3\|altpll:altpll_component\|_clk0' 136 " "Warning: Can't achieve timing requirement Clock Setup: 'clkmult3:cm3\|altpll:altpll_component\|_clk0' along 136 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IF_clk register NWire_xmit:M_LRAudio\|irdy register NWire_xmit:M_LRAudio\|DIFF_CLK.xr0 554 ps " "Info: Slack time is 554 ps for clock \"IF_clk\" between source register \"NWire_xmit:M_LRAudio\|irdy\" and destination register \"NWire_xmit:M_LRAudio\|DIFF_CLK.xr0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.446 ns + Largest register register " "Info: + Largest register to register requirement is 2.446 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.398 ns + " "Info: + Setup relationship between source and destination is 2.398 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.944 ns " "Info: + Latch edge is 6.944 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.546 ns " "Info: - Launch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.312 ns + Largest " "Info: + Largest clock skew is 0.312 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.829 ns + Shortest register " "Info: + Shortest clock path from clock \"IF_clk\" to destination register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 1899 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 2.829 ns NWire_xmit:M_LRAudio\|DIFF_CLK.xr0 3 REG LCFF_X15_Y11_N3 1 " "Info: 3: + IC(0.897 ns) + CELL(0.666 ns) = 2.829 ns; Loc. = LCFF_X15_Y11_N3; Fanout = 1; REG Node = 'NWire_xmit:M_LRAudio\|DIFF_CLK.xr0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { IF_clk~clkctrl NWire_xmit:M_LRAudio|DIFF_CLK.xr0 } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.49 % ) " "Info: Total cell delay = 1.796 ns ( 63.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.033 ns ( 36.51 % ) " "Info: Total interconnect delay = 1.033 ns ( 36.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { IF_clk IF_clk~clkctrl NWire_xmit:M_LRAudio|DIFF_CLK.xr0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:M_LRAudio|DIFF_CLK.xr0 {} } { 0.000ns 0.000ns 0.136ns 0.897ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.517 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.666 ns) 2.517 ns NWire_xmit:M_LRAudio\|irdy 3 REG LCFF_X15_Y16_N3 2 " "Info: 3: + IC(0.935 ns) + CELL(0.666 ns) = 2.517 ns; Loc. = LCFF_X15_Y16_N3; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|irdy'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|irdy } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.46 % ) " "Info: Total cell delay = 0.666 ns ( 26.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.851 ns ( 73.54 % ) " "Info: Total interconnect delay = 1.851 ns ( 73.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|irdy } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.517 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|irdy {} } { 0.000ns 0.916ns 0.935ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { IF_clk IF_clk~clkctrl NWire_xmit:M_LRAudio|DIFF_CLK.xr0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:M_LRAudio|DIFF_CLK.xr0 {} } { 0.000ns 0.000ns 0.136ns 0.897ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|irdy } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.517 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|irdy {} } { 0.000ns 0.916ns 0.935ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { IF_clk IF_clk~clkctrl NWire_xmit:M_LRAudio|DIFF_CLK.xr0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:M_LRAudio|DIFF_CLK.xr0 {} } { 0.000ns 0.000ns 0.136ns 0.897ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|irdy } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.517 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|irdy {} } { 0.000ns 0.916ns 0.935ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.892 ns - Longest register register " "Info: - Longest register to register delay is 1.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:M_LRAudio\|irdy 1 REG LCFF_X15_Y16_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y16_N3; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|irdy'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:M_LRAudio|irdy } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.206 ns) 1.784 ns NWire_xmit:M_LRAudio\|DIFF_CLK.xr0~feeder 2 COMB LCCOMB_X15_Y11_N2 1 " "Info: 2: + IC(1.578 ns) + CELL(0.206 ns) = 1.784 ns; Loc. = LCCOMB_X15_Y11_N2; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio\|DIFF_CLK.xr0~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { NWire_xmit:M_LRAudio|irdy NWire_xmit:M_LRAudio|DIFF_CLK.xr0~feeder } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.892 ns NWire_xmit:M_LRAudio\|DIFF_CLK.xr0 3 REG LCFF_X15_Y11_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.892 ns; Loc. = LCFF_X15_Y11_N3; Fanout = 1; REG Node = 'NWire_xmit:M_LRAudio\|DIFF_CLK.xr0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:M_LRAudio|DIFF_CLK.xr0~feeder NWire_xmit:M_LRAudio|DIFF_CLK.xr0 } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 16.60 % ) " "Info: Total cell delay = 0.314 ns ( 16.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.578 ns ( 83.40 % ) " "Info: Total interconnect delay = 1.578 ns ( 83.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { NWire_xmit:M_LRAudio|irdy NWire_xmit:M_LRAudio|DIFF_CLK.xr0~feeder NWire_xmit:M_LRAudio|DIFF_CLK.xr0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.892 ns" { NWire_xmit:M_LRAudio|irdy {} NWire_xmit:M_LRAudio|DIFF_CLK.xr0~feeder {} NWire_xmit:M_LRAudio|DIFF_CLK.xr0 {} } { 0.000ns 1.578ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { IF_clk IF_clk~clkctrl NWire_xmit:M_LRAudio|DIFF_CLK.xr0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:M_LRAudio|DIFF_CLK.xr0 {} } { 0.000ns 0.000ns 0.136ns 0.897ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|irdy } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.517 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|irdy {} } { 0.000ns 0.916ns 0.935ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { NWire_xmit:M_LRAudio|irdy NWire_xmit:M_LRAudio|DIFF_CLK.xr0~feeder NWire_xmit:M_LRAudio|DIFF_CLK.xr0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.892 ns" { NWire_xmit:M_LRAudio|irdy {} NWire_xmit:M_LRAudio|DIFF_CLK.xr0~feeder {} NWire_xmit:M_LRAudio|DIFF_CLK.xr0 {} } { 0.000ns 1.578ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_xmit:M_LRAudio\|id\[31\] register NWire_xmit:M_LRAudio\|id\[31\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_xmit:M_LRAudio\|id\[31\]\" and destination register \"NWire_xmit:M_LRAudio\|id\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:M_LRAudio\|id\[31\] 1 REG LCFF_X13_Y14_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y14_N9; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_xmit:M_LRAudio\|id~96 2 COMB LCCOMB_X13_Y14_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y14_N8; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio\|id~96'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X13_Y14_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y14_N9; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] {} NWire_xmit:M_LRAudio|id~96 {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.398 ns " "Info: + Latch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.508 ns + Longest register " "Info: + Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 2.508 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X13_Y14_N9 2 " "Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 2.508 ns; Loc. = LCFF_X13_Y14_N9; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.56 % ) " "Info: Total cell delay = 0.666 ns ( 26.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.842 ns ( 73.44 % ) " "Info: Total interconnect delay = 1.842 ns ( 73.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.926ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.508 ns - Shortest register " "Info: - Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 2.508 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X13_Y14_N9 2 " "Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 2.508 ns; Loc. = LCFF_X13_Y14_N9; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.56 % ) " "Info: Total cell delay = 0.666 ns ( 26.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.842 ns ( 73.44 % ) " "Info: Total interconnect delay = 1.842 ns ( 73.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.926ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.926ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.926ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] {} NWire_xmit:M_LRAudio|id~96 {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.926ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IF_clk register PLL_freq\[8\] register Previous_PLL_freq\[8\] -1.308 ns " "Info: Minimum slack time is -1.308 ns for clock \"IF_clk\" between source register \"PLL_freq\[8\]\" and destination register \"Previous_PLL_freq\[8\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.756 ns + Shortest register register " "Info: + Shortest register to register delay is 0.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_freq\[8\] 1 REG LCFF_X19_Y7_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N31; Fanout = 3; REG Node = 'PLL_freq\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_freq[8] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 869 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.206 ns) 0.648 ns Previous_PLL_freq\[8\]~feeder 2 COMB LCCOMB_X19_Y7_N28 1 " "Info: 2: + IC(0.442 ns) + CELL(0.206 ns) = 0.648 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 1; COMB Node = 'Previous_PLL_freq\[8\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { PLL_freq[8] Previous_PLL_freq[8]~feeder } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.756 ns Previous_PLL_freq\[8\] 3 REG LCFF_X19_Y7_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.756 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 1; REG Node = 'Previous_PLL_freq\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Previous_PLL_freq[8]~feeder Previous_PLL_freq[8] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.53 % ) " "Info: Total cell delay = 0.314 ns ( 41.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.442 ns ( 58.47 % ) " "Info: Total interconnect delay = 0.442 ns ( 58.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { PLL_freq[8] Previous_PLL_freq[8]~feeder Previous_PLL_freq[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.756 ns" { PLL_freq[8] {} Previous_PLL_freq[8]~feeder {} Previous_PLL_freq[8] {} } { 0.000ns 0.442ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.064 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.064 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.062 ns + Smallest " "Info: + Smallest clock skew is 2.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 4.881 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 4.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.523 ns clock 2 REG LCFF_X1_Y9_N13 2 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.523 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { IF_clk clock } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.328 ns clock~clkctrl 3 COMB CLKCTRL_G0 63 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.328 ns; Loc. = CLKCTRL_G0; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1286 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 4.881 ns Previous_PLL_freq\[8\] 4 REG LCFF_X19_Y7_N29 1 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 4.881 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 1; REG Node = 'Previous_PLL_freq\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clock~clkctrl Previous_PLL_freq[8] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1396 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 56.67 % ) " "Info: Total cell delay = 2.766 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 43.33 % ) " "Info: Total interconnect delay = 2.115 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.881 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[8] {} } { 0.000ns 0.000ns 0.423ns 0.805ns 0.887ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.819 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to source register is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 1899 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.819 ns PLL_freq\[8\] 3 REG LCFF_X19_Y7_N31 3 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.819 ns; Loc. = LCFF_X19_Y7_N31; Fanout = 3; REG Node = 'PLL_freq\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IF_clk~clkctrl PLL_freq[8] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 869 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.71 % ) " "Info: Total cell delay = 1.796 ns ( 63.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 36.29 % ) " "Info: Total interconnect delay = 1.023 ns ( 36.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { IF_clk IF_clk~clkctrl PLL_freq[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[8] {} } { 0.000ns 0.000ns 0.136ns 0.887ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.881 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[8] {} } { 0.000ns 0.000ns 0.423ns 0.805ns 0.887ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { IF_clk IF_clk~clkctrl PLL_freq[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[8] {} } { 0.000ns 0.000ns 0.136ns 0.887ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 869 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1396 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.881 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[8] {} } { 0.000ns 0.000ns 0.423ns 0.805ns 0.887ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { IF_clk IF_clk~clkctrl PLL_freq[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[8] {} } { 0.000ns 0.000ns 0.136ns 0.887ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { PLL_freq[8] Previous_PLL_freq[8]~feeder Previous_PLL_freq[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.756 ns" { PLL_freq[8] {} Previous_PLL_freq[8]~feeder {} Previous_PLL_freq[8] {} } { 0.000ns 0.442ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.881 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[8] {} } { 0.000ns 0.000ns 0.423ns 0.805ns 0.887ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { IF_clk IF_clk~clkctrl PLL_freq[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[8] {} } { 0.000ns 0.000ns 0.136ns 0.887ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "IF_clk 32 " "Warning: Can't achieve minimum setup and hold requirement IF_clk along 32 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "NWire_rcv:SPD\|d0 A12 IF_clk 8.729 ns register " "Info: tsu for register \"NWire_rcv:SPD\|d0\" (data pin = \"A12\", clock pin = \"IF_clk\") is 8.729 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.872 ns + Longest pin register " "Info: + Longest pin to register delay is 8.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns A12 1 PIN PIN_135 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 1; PIN Node = 'A12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A12 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.409 ns) + CELL(0.370 ns) 8.764 ns NWire_rcv:SPD\|d0~1 2 COMB LCCOMB_X5_Y4_N30 1 " "Info: 2: + IC(7.409 ns) + CELL(0.370 ns) = 8.764 ns; Loc. = LCCOMB_X5_Y4_N30; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|d0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { A12 NWire_rcv:SPD|d0~1 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.872 ns NWire_rcv:SPD\|d0 3 REG LCFF_X5_Y4_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.872 ns; Loc. = LCFF_X5_Y4_N31; Fanout = 1; REG Node = 'NWire_rcv:SPD\|d0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:SPD|d0~1 NWire_rcv:SPD|d0 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.463 ns ( 16.49 % ) " "Info: Total cell delay = 1.463 ns ( 16.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.409 ns ( 83.51 % ) " "Info: Total interconnect delay = 7.409 ns ( 83.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.872 ns" { A12 NWire_rcv:SPD|d0~1 NWire_rcv:SPD|d0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.872 ns" { A12 {} A12~combout {} NWire_rcv:SPD|d0~1 {} NWire_rcv:SPD|d0 {} } { 0.000ns 0.000ns 7.409ns 0.000ns } { 0.000ns 0.985ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "IF_clk clkmult3:cm3\|altpll:altpll_component\|_clk0 -2.398 ns - " "Info: - Offset between input clock \"IF_clk\" and output clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is -2.398 ns" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.501 ns - Shortest register " "Info: - Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.501 ns NWire_rcv:SPD\|d0 3 REG LCFF_X5_Y4_N31 1 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.501 ns; Loc. = LCFF_X5_Y4_N31; Fanout = 1; REG Node = 'NWire_rcv:SPD\|d0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|d0 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.63 % ) " "Info: Total cell delay = 0.666 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.835 ns ( 73.37 % ) " "Info: Total interconnect delay = 1.835 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|d0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|d0 {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.872 ns" { A12 NWire_rcv:SPD|d0~1 NWire_rcv:SPD|d0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.872 ns" { A12 {} A12~combout {} NWire_rcv:SPD|d0~1 {} NWire_rcv:SPD|d0 {} } { 0.000ns 0.000ns 7.409ns 0.000ns } { 0.000ns 0.985ns 0.370ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|d0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|d0 {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IF_clk DEBUG_LED3 led_blinker:BLINK_D4\|led_timer\[3\] 15.894 ns register " "Info: tco from clock \"IF_clk\" to destination pin \"DEBUG_LED3\" through register \"led_blinker:BLINK_D4\|led_timer\[3\]\" is 15.894 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 1899 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.851 ns led_blinker:BLINK_D4\|led_timer\[3\] 3 REG LCFF_X22_Y3_N13 3 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X22_Y3_N13; Fanout = 3; REG Node = 'led_blinker:BLINK_D4\|led_timer\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { IF_clk~clkctrl led_blinker:BLINK_D4|led_timer[3] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.00 % ) " "Info: Total cell delay = 1.796 ns ( 63.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 37.00 % ) " "Info: Total interconnect delay = 1.055 ns ( 37.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D4|led_timer[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D4|led_timer[3] {} } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.739 ns + Longest register pin " "Info: + Longest register to pin delay is 12.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_blinker:BLINK_D4\|led_timer\[3\] 1 REG LCFF_X22_Y3_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N13; Fanout = 3; REG Node = 'led_blinker:BLINK_D4\|led_timer\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_blinker:BLINK_D4|led_timer[3] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.529 ns) 1.276 ns led_blinker:BLINK_D4\|Equal0~0 2 COMB LCCOMB_X22_Y3_N0 3 " "Info: 2: + IC(0.747 ns) + CELL(0.529 ns) = 1.276 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 3; COMB Node = 'led_blinker:BLINK_D4\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { led_blinker:BLINK_D4|led_timer[3] led_blinker:BLINK_D4|Equal0~0 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.624 ns) 2.977 ns led_blinker:BLINK_D4\|Equal0~2 3 COMB LCCOMB_X21_Y2_N20 1 " "Info: 3: + IC(1.077 ns) + CELL(0.624 ns) = 2.977 ns; Loc. = LCCOMB_X21_Y2_N20; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { led_blinker:BLINK_D4|Equal0~0 led_blinker:BLINK_D4|Equal0~2 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.615 ns) 3.993 ns led_blinker:BLINK_D4\|LessThan2~3 4 COMB LCCOMB_X21_Y2_N30 1 " "Info: 4: + IC(0.401 ns) + CELL(0.615 ns) = 3.993 ns; Loc. = LCCOMB_X21_Y2_N30; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4\|LessThan2~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { led_blinker:BLINK_D4|Equal0~2 led_blinker:BLINK_D4|LessThan2~3 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.651 ns) 5.244 ns led_blinker:BLINK_D4\|LessThan2~6 5 COMB LCCOMB_X22_Y2_N30 1 " "Info: 5: + IC(0.600 ns) + CELL(0.651 ns) = 5.244 ns; Loc. = LCCOMB_X22_Y2_N30; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4\|LessThan2~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { led_blinker:BLINK_D4|LessThan2~3 led_blinker:BLINK_D4|LessThan2~6 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.366 ns) 6.204 ns led_blinker:BLINK_D4\|LessThan2~4 6 COMB LCCOMB_X23_Y2_N14 1 " "Info: 6: + IC(0.594 ns) + CELL(0.366 ns) = 6.204 ns; Loc. = LCCOMB_X23_Y2_N14; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4\|LessThan2~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { led_blinker:BLINK_D4|LessThan2~6 led_blinker:BLINK_D4|LessThan2~4 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.366 ns) 6.950 ns led_blinker:BLINK_D4\|LessThan2~5 7 COMB LCCOMB_X23_Y2_N0 1 " "Info: 7: + IC(0.380 ns) + CELL(0.366 ns) = 6.950 ns; Loc. = LCCOMB_X23_Y2_N0; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4\|LessThan2~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { led_blinker:BLINK_D4|LessThan2~4 led_blinker:BLINK_D4|LessThan2~5 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.366 ns) 7.980 ns led_blinker:BLINK_D4\|led_off~20 8 COMB LCCOMB_X24_Y2_N22 1 " "Info: 8: + IC(0.664 ns) + CELL(0.366 ns) = 7.980 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4\|led_off~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { led_blinker:BLINK_D4|LessThan2~5 led_blinker:BLINK_D4|led_off~20 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(3.116 ns) 12.739 ns DEBUG_LED3 9 PIN PIN_108 0 " "Info: 9: + IC(1.643 ns) + CELL(3.116 ns) = 12.739 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { led_blinker:BLINK_D4|led_off~20 DEBUG_LED3 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.633 ns ( 52.07 % ) " "Info: Total cell delay = 6.633 ns ( 52.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.106 ns ( 47.93 % ) " "Info: Total interconnect delay = 6.106 ns ( 47.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.739 ns" { led_blinker:BLINK_D4|led_timer[3] led_blinker:BLINK_D4|Equal0~0 led_blinker:BLINK_D4|Equal0~2 led_blinker:BLINK_D4|LessThan2~3 led_blinker:BLINK_D4|LessThan2~6 led_blinker:BLINK_D4|LessThan2~4 led_blinker:BLINK_D4|LessThan2~5 led_blinker:BLINK_D4|led_off~20 DEBUG_LED3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.739 ns" { led_blinker:BLINK_D4|led_timer[3] {} led_blinker:BLINK_D4|Equal0~0 {} led_blinker:BLINK_D4|Equal0~2 {} led_blinker:BLINK_D4|LessThan2~3 {} led_blinker:BLINK_D4|LessThan2~6 {} led_blinker:BLINK_D4|LessThan2~4 {} led_blinker:BLINK_D4|LessThan2~5 {} led_blinker:BLINK_D4|led_off~20 {} DEBUG_LED3 {} } { 0.000ns 0.747ns 1.077ns 0.401ns 0.600ns 0.594ns 0.380ns 0.664ns 1.643ns } { 0.000ns 0.529ns 0.624ns 0.615ns 0.651ns 0.366ns 0.366ns 0.366ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D4|led_timer[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D4|led_timer[3] {} } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.739 ns" { led_blinker:BLINK_D4|led_timer[3] led_blinker:BLINK_D4|Equal0~0 led_blinker:BLINK_D4|Equal0~2 led_blinker:BLINK_D4|LessThan2~3 led_blinker:BLINK_D4|LessThan2~6 led_blinker:BLINK_D4|LessThan2~4 led_blinker:BLINK_D4|LessThan2~5 led_blinker:BLINK_D4|led_off~20 DEBUG_LED3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.739 ns" { led_blinker:BLINK_D4|led_timer[3] {} led_blinker:BLINK_D4|Equal0~0 {} led_blinker:BLINK_D4|Equal0~2 {} led_blinker:BLINK_D4|LessThan2~3 {} led_blinker:BLINK_D4|LessThan2~6 {} led_blinker:BLINK_D4|LessThan2~4 {} led_blinker:BLINK_D4|LessThan2~5 {} led_blinker:BLINK_D4|led_off~20 {} DEBUG_LED3 {} } { 0.000ns 0.747ns 1.077ns 0.401ns 0.600ns 0.594ns 0.380ns 0.664ns 1.643ns } { 0.000ns 0.529ns 0.624ns 0.615ns 0.651ns 0.366ns 0.366ns 0.366ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SDOBACK FX2_PE1 11.337 ns Longest " "Info: Longest tpd from source pin \"SDOBACK\" to destination pin \"FX2_PE1\" is 11.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns SDOBACK 1 PIN PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOBACK } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.246 ns) + CELL(3.076 ns) 11.337 ns FX2_PE1 2 PIN PIN_37 0 " "Info: 2: + IC(7.246 ns) + CELL(3.076 ns) = 11.337 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.322 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.091 ns ( 36.09 % ) " "Info: Total cell delay = 4.091 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.246 ns ( 63.91 % ) " "Info: Total interconnect delay = 7.246 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.337 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.337 ns" { SDOBACK {} SDOBACK~combout {} FX2_PE1 {} } { 0.000ns 0.000ns 7.246ns } { 0.000ns 1.015ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cdc_sync:cdc_c23\|q1\[0\] C23 IF_clk -4.294 ns register " "Info: th for register \"cdc_sync:cdc_c23\|q1\[0\]\" (data pin = \"C23\", clock pin = \"IF_clk\") is -4.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.825 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 1899 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.666 ns) 2.825 ns cdc_sync:cdc_c23\|q1\[0\] 3 REG LCFF_X14_Y11_N15 1 " "Info: 3: + IC(0.893 ns) + CELL(0.666 ns) = 2.825 ns; Loc. = LCFF_X14_Y11_N15; Fanout = 1; REG Node = 'cdc_sync:cdc_c23\|q1\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { IF_clk~clkctrl cdc_sync:cdc_c23|q1[0] } "NODE_NAME" } } { "common/cdc_sync.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_sync.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.58 % ) " "Info: Total cell delay = 1.796 ns ( 63.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 36.42 % ) " "Info: Total interconnect delay = 1.029 ns ( 36.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { IF_clk IF_clk~clkctrl cdc_sync:cdc_c23|q1[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} cdc_sync:cdc_c23|q1[0] {} } { 0.000ns 0.000ns 0.136ns 0.893ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "common/cdc_sync.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_sync.v" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.425 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns C23 1 PIN PIN_185 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_185; Fanout = 1; PIN Node = 'C23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C23 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.157 ns) + CELL(0.206 ns) 7.317 ns cdc_sync:cdc_c23\|q1~1 2 COMB LCCOMB_X14_Y11_N14 1 " "Info: 2: + IC(6.157 ns) + CELL(0.206 ns) = 7.317 ns; Loc. = LCCOMB_X14_Y11_N14; Fanout = 1; COMB Node = 'cdc_sync:cdc_c23\|q1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.363 ns" { C23 cdc_sync:cdc_c23|q1~1 } "NODE_NAME" } } { "common/cdc_sync.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_sync.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.425 ns cdc_sync:cdc_c23\|q1\[0\] 3 REG LCFF_X14_Y11_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.425 ns; Loc. = LCFF_X14_Y11_N15; Fanout = 1; REG Node = 'cdc_sync:cdc_c23\|q1\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cdc_sync:cdc_c23|q1~1 cdc_sync:cdc_c23|q1[0] } "NODE_NAME" } } { "common/cdc_sync.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_sync.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.268 ns ( 17.08 % ) " "Info: Total cell delay = 1.268 ns ( 17.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.157 ns ( 82.92 % ) " "Info: Total interconnect delay = 6.157 ns ( 82.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.425 ns" { C23 cdc_sync:cdc_c23|q1~1 cdc_sync:cdc_c23|q1[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.425 ns" { C23 {} C23~combout {} cdc_sync:cdc_c23|q1~1 {} cdc_sync:cdc_c23|q1[0] {} } { 0.000ns 0.000ns 6.157ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { IF_clk IF_clk~clkctrl cdc_sync:cdc_c23|q1[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} cdc_sync:cdc_c23|q1[0] {} } { 0.000ns 0.000ns 0.136ns 0.893ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.425 ns" { C23 cdc_sync:cdc_c23|q1~1 cdc_sync:cdc_c23|q1[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.425 ns" { C23 {} C23~combout {} cdc_sync:cdc_c23|q1~1 {} cdc_sync:cdc_c23|q1[0] {} } { 0.000ns 0.000ns 6.157ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 19:36:30 2009 " "Info: Processing ended: Mon Aug 31 19:36:30 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
