/* Generated by Yosys 0.36+3 (git sha1 a53032104, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os) */

/* top =  1  */
/* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:5.1-19.10" */
module d22_wnace_vga_resolution(io_in, io_out);
  wire _0000_;
  wire _0001_;
  reg _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  /* force_downto = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:484.15-484.21|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:279.21-279.23" */
  wire [9:0] _0466_;
  /* force_downto = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:485.15-485.21|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:279.21-279.23" */
  wire [9:0] _0467_;
  /* force_downto = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:484.15-484.21|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:279.21-279.23" */
  wire [9:0] _0468_;
  /* force_downto = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:484.15-484.21|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:279.21-279.23" */
  wire [9:0] _0469_;
  /* force_downto = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:503.14-503.22|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24" */
  wire [26:0] _0470_;
  /* force_downto = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:503.14-503.22|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27" */
  wire [26:0] _0471_;
  /* force_downto = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:503.14-503.22|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27" */
  wire [9:0] _0472_;
  /* force_downto = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:503.14-503.22|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27" */
  wire [9:0] _0473_;
  /* force_downto = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:503.14-503.22|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27" */
  wire [9:0] _0474_;
  /* force_downto = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:503.14-503.22|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25|/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27" */
  wire [9:0] _0475_;
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:6.18-6.23" */
  input [13:0] io_in;
  wire [13:0] io_in;
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:7.19-7.25" */
  output [13:0] io_out;
  wire [13:0] io_out;
  /* hdlname = "mchip clock" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:6.17-6.22" */
  wire \mchip.clock ;
  /* hdlname = "mchip io_in" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:4.24-4.29" */
  /* unused_bits = "1 2 3 4 5 6 7 8 9 10 11" */
  wire [11:0] \mchip.io_in ;
  /* hdlname = "mchip io_out" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:5.25-5.31" */
  wire [11:0] \mchip.io_out ;
  /* hdlname = "mchip livecheck CLK_25" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:510.23-510.29|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  wire \mchip.livecheck.CLK_25 ;
  /* hdlname = "mchip livecheck led" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:511.23-511.26|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  wire [7:0] \mchip.livecheck.led ;
  /* hdlname = "mchip livecheck led_count" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:513.17-513.26|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  wire [26:0] \mchip.livecheck.led_count ;
  /* hdlname = "mchip livecheck ledcounter D" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:492.29-492.30|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  wire [26:0] \mchip.livecheck.ledcounter.D ;
  /* hdlname = "mchip livecheck ledcounter Q" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:494.29-494.30|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  reg [26:0] \mchip.livecheck.ledcounter.Q ;
  /* hdlname = "mchip livecheck ledcounter clear" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:493.33-493.38|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  wire \mchip.livecheck.ledcounter.clear ;
  /* hdlname = "mchip livecheck ledcounter clock" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:493.46-493.51|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  wire \mchip.livecheck.ledcounter.clock ;
  /* hdlname = "mchip livecheck ledcounter en" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:493.29-493.31|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  wire \mchip.livecheck.ledcounter.en ;
  /* hdlname = "mchip livecheck ledcounter load" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:493.40-493.44|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  wire \mchip.livecheck.ledcounter.load ;
  /* hdlname = "mchip livecheck ledcounter up" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:493.53-493.55|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  wire \mchip.livecheck.ledcounter.up ;
  /* hdlname = "mchip reset" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:7.17-7.22" */
  wire \mchip.reset ;
  /* hdlname = "mchip vgad CLOCK_25" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:39.23-39.31|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.CLOCK_25 ;
  /* hdlname = "mchip vgad CLOCK_29_5" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:39.33-39.43|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.CLOCK_29_5 ;
  /* hdlname = "mchip vgad HS" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:43.27-43.29|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.HS ;
  /* hdlname = "mchip vgad VGA_BLUE" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:42.43-42.51|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [2:0] \mchip.vgad.VGA_BLUE ;
  /* hdlname = "mchip vgad VGA_BLUE_640" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:45.43-45.55|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.VGA_BLUE_640 ;
  /* hdlname = "mchip vgad VGA_BLUE_800" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:46.43-46.55|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.VGA_BLUE_800 ;
  /* hdlname = "mchip vgad VGA_GREEN" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:42.32-42.41|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [2:0] \mchip.vgad.VGA_GREEN ;
  /* hdlname = "mchip vgad VGA_GREEN_640" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:45.28-45.41|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.VGA_GREEN_640 ;
  /* hdlname = "mchip vgad VGA_GREEN_800" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:46.28-46.41|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.VGA_GREEN_800 ;
  /* hdlname = "mchip vgad VGA_RED" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:42.23-42.30|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [2:0] \mchip.vgad.VGA_RED ;
  /* hdlname = "mchip vgad VGA_RED_640" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:45.15-45.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.VGA_RED_640 ;
  /* hdlname = "mchip vgad VGA_RED_800" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:46.15-46.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.VGA_RED_800 ;
  /* hdlname = "mchip vgad VS" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:43.23-43.25|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.VS ;
  /* hdlname = "mchip vgad choose_vga_mode" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:40.23-40.38|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.choose_vga_mode ;
  /* hdlname = "mchip vgad col_640" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:52.15-52.22|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.col_640 ;
  /* hdlname = "mchip vgad col_800" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:52.24-52.31|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.col_800 ;
  /* hdlname = "mchip vgad g0 VGA_BLUE" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:205.43-205.51|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.g0.VGA_BLUE ;
  /* hdlname = "mchip vgad g0 VGA_GREEN" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:205.32-205.41|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.g0.VGA_GREEN ;
  /* hdlname = "mchip vgad g0 VGA_RED" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:205.23-205.30|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.g0.VGA_RED ;
  /* hdlname = "mchip vgad g0 clock" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:201.23-201.28|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.g0.clock ;
  /* hdlname = "mchip vgad g0 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:203.23-203.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.col ;
  /* hdlname = "mchip vgad g0 r0 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.col ;
  /* hdlname = "mchip vgad g0 r0 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.row ;
  /* hdlname = "mchip vgad g0 r0 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.x.delta ;
  /* hdlname = "mchip vgad g0 r0 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.x.high ;
  /* hdlname = "mchip vgad g0 r0 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.x.low ;
  /* hdlname = "mchip vgad g0 r0 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.x.rc.high ;
  /* hdlname = "mchip vgad g0 r0 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.x.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r0 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.x.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r0 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.x.rc.low ;
  /* hdlname = "mchip vgad g0 r0 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.x.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r0 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.x.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r0 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.x.rc.val ;
  /* hdlname = "mchip vgad g0 r0 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r0.x.val ;
  /* hdlname = "mchip vgad g0 r0 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.y.delta ;
  /* hdlname = "mchip vgad g0 r0 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.y.high ;
  /* hdlname = "mchip vgad g0 r0 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.y.low ;
  /* hdlname = "mchip vgad g0 r0 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.y.rc.high ;
  /* hdlname = "mchip vgad g0 r0 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.y.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r0 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.y.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r0 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.y.rc.low ;
  /* hdlname = "mchip vgad g0 r0 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.y.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r0 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.y.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r0 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.y.rc.val ;
  /* hdlname = "mchip vgad g0 r0 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:212.13-215.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r0.y.val ;
  /* hdlname = "mchip vgad g0 r1 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.col ;
  /* hdlname = "mchip vgad g0 r1 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.row ;
  /* hdlname = "mchip vgad g0 r1 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.x.delta ;
  /* hdlname = "mchip vgad g0 r1 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.x.high ;
  /* hdlname = "mchip vgad g0 r1 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.x.low ;
  /* hdlname = "mchip vgad g0 r1 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.x.rc.high ;
  /* hdlname = "mchip vgad g0 r1 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.x.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r1 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.x.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r1 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.x.rc.low ;
  /* hdlname = "mchip vgad g0 r1 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.x.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r1 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.x.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r1 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.x.rc.val ;
  /* hdlname = "mchip vgad g0 r1 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r1.x.val ;
  /* hdlname = "mchip vgad g0 r1 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.y.delta ;
  /* hdlname = "mchip vgad g0 r1 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.y.high ;
  /* hdlname = "mchip vgad g0 r1 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.y.low ;
  /* hdlname = "mchip vgad g0 r1 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.y.rc.high ;
  /* hdlname = "mchip vgad g0 r1 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.y.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r1 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.y.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r1 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.y.rc.low ;
  /* hdlname = "mchip vgad g0 r1 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.y.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r1 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.y.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r1 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.y.rc.val ;
  /* hdlname = "mchip vgad g0 r1 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:218.13-221.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r1.y.val ;
  /* hdlname = "mchip vgad g0 r2 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.col ;
  /* hdlname = "mchip vgad g0 r2 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.row ;
  /* hdlname = "mchip vgad g0 r2 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.x.delta ;
  /* hdlname = "mchip vgad g0 r2 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.x.high ;
  /* hdlname = "mchip vgad g0 r2 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.x.low ;
  /* hdlname = "mchip vgad g0 r2 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.x.rc.high ;
  /* hdlname = "mchip vgad g0 r2 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.x.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r2 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.x.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r2 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.x.rc.low ;
  /* hdlname = "mchip vgad g0 r2 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.x.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r2 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.x.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r2 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.x.rc.val ;
  /* hdlname = "mchip vgad g0 r2 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r2.x.val ;
  /* hdlname = "mchip vgad g0 r2 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.y.delta ;
  /* hdlname = "mchip vgad g0 r2 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.y.high ;
  /* hdlname = "mchip vgad g0 r2 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.y.low ;
  /* hdlname = "mchip vgad g0 r2 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.y.rc.high ;
  /* hdlname = "mchip vgad g0 r2 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.y.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r2 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.y.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r2 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.y.rc.low ;
  /* hdlname = "mchip vgad g0 r2 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.y.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r2 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.y.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r2 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.y.rc.val ;
  /* hdlname = "mchip vgad g0 r2 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:224.13-227.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r2.y.val ;
  /* hdlname = "mchip vgad g0 r3 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.col ;
  /* hdlname = "mchip vgad g0 r3 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.row ;
  /* hdlname = "mchip vgad g0 r3 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.x.delta ;
  /* hdlname = "mchip vgad g0 r3 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.x.high ;
  /* hdlname = "mchip vgad g0 r3 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.x.low ;
  /* hdlname = "mchip vgad g0 r3 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.x.rc.high ;
  /* hdlname = "mchip vgad g0 r3 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.x.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r3 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.x.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r3 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.x.rc.low ;
  /* hdlname = "mchip vgad g0 r3 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.x.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r3 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.x.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r3 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.x.rc.val ;
  /* hdlname = "mchip vgad g0 r3 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r3.x.val ;
  /* hdlname = "mchip vgad g0 r3 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.y.delta ;
  /* hdlname = "mchip vgad g0 r3 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.y.high ;
  /* hdlname = "mchip vgad g0 r3 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.y.low ;
  /* hdlname = "mchip vgad g0 r3 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.y.rc.high ;
  /* hdlname = "mchip vgad g0 r3 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.y.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r3 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.y.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r3 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.y.rc.low ;
  /* hdlname = "mchip vgad g0 r3 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.y.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r3 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.y.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r3 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.y.rc.val ;
  /* hdlname = "mchip vgad g0 r3 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:230.13-233.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r3.y.val ;
  /* hdlname = "mchip vgad g0 r4 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.col ;
  /* hdlname = "mchip vgad g0 r4 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.row ;
  /* hdlname = "mchip vgad g0 r4 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.x.delta ;
  /* hdlname = "mchip vgad g0 r4 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.x.high ;
  /* hdlname = "mchip vgad g0 r4 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.x.low ;
  /* hdlname = "mchip vgad g0 r4 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.x.rc.high ;
  /* hdlname = "mchip vgad g0 r4 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.x.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r4 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.x.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r4 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.x.rc.low ;
  /* hdlname = "mchip vgad g0 r4 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.x.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r4 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.x.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r4 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.x.rc.val ;
  /* hdlname = "mchip vgad g0 r4 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r4.x.val ;
  /* hdlname = "mchip vgad g0 r4 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.y.delta ;
  /* hdlname = "mchip vgad g0 r4 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.y.high ;
  /* hdlname = "mchip vgad g0 r4 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.y.low ;
  /* hdlname = "mchip vgad g0 r4 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.y.rc.high ;
  /* hdlname = "mchip vgad g0 r4 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.y.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r4 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.y.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r4 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.y.rc.low ;
  /* hdlname = "mchip vgad g0 r4 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.y.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r4 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.y.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r4 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.y.rc.val ;
  /* hdlname = "mchip vgad g0 r4 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:236.13-239.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r4.y.val ;
  /* hdlname = "mchip vgad g0 r5 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.col ;
  /* hdlname = "mchip vgad g0 r5 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.row ;
  /* hdlname = "mchip vgad g0 r5 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.x.delta ;
  /* hdlname = "mchip vgad g0 r5 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.x.high ;
  /* hdlname = "mchip vgad g0 r5 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.x.low ;
  /* hdlname = "mchip vgad g0 r5 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.x.rc.high ;
  /* hdlname = "mchip vgad g0 r5 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.x.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r5 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.x.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r5 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.x.rc.low ;
  /* hdlname = "mchip vgad g0 r5 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.x.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r5 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.x.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r5 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.x.rc.val ;
  /* hdlname = "mchip vgad g0 r5 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r5.x.val ;
  /* hdlname = "mchip vgad g0 r5 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.y.delta ;
  /* hdlname = "mchip vgad g0 r5 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.y.high ;
  /* hdlname = "mchip vgad g0 r5 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.y.low ;
  /* hdlname = "mchip vgad g0 r5 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.y.rc.high ;
  /* hdlname = "mchip vgad g0 r5 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.y.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r5 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.y.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r5 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.y.rc.low ;
  /* hdlname = "mchip vgad g0 r5 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.y.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r5 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.y.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r5 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.y.rc.val ;
  /* hdlname = "mchip vgad g0 r5 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:242.13-245.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r5.y.val ;
  /* hdlname = "mchip vgad g0 r6 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.col ;
  /* hdlname = "mchip vgad g0 r6 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.row ;
  /* hdlname = "mchip vgad g0 r6 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.x.delta ;
  /* hdlname = "mchip vgad g0 r6 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.x.high ;
  /* hdlname = "mchip vgad g0 r6 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.x.low ;
  /* hdlname = "mchip vgad g0 r6 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.x.rc.high ;
  /* hdlname = "mchip vgad g0 r6 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.x.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r6 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.x.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r6 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.x.rc.low ;
  /* hdlname = "mchip vgad g0 r6 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.x.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r6 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.x.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r6 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.x.rc.val ;
  /* hdlname = "mchip vgad g0 r6 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g0.r6.x.val ;
  /* hdlname = "mchip vgad g0 r6 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.y.delta ;
  /* hdlname = "mchip vgad g0 r6 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.y.high ;
  /* hdlname = "mchip vgad g0 r6 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.y.low ;
  /* hdlname = "mchip vgad g0 r6 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.y.rc.high ;
  /* hdlname = "mchip vgad g0 r6 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.y.rc.higher.A ;
  /* hdlname = "mchip vgad g0 r6 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.y.rc.higher.B ;
  /* hdlname = "mchip vgad g0 r6 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.y.rc.low ;
  /* hdlname = "mchip vgad g0 r6 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.y.rc.lower.A ;
  /* hdlname = "mchip vgad g0 r6 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.y.rc.lower.B ;
  /* hdlname = "mchip vgad g0 r6 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.y.rc.val ;
  /* hdlname = "mchip vgad g0 r6 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:248.13-251.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.r6.y.val ;
  /* hdlname = "mchip vgad g0 reset" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:201.30-201.35|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.g0.reset ;
  /* hdlname = "mchip vgad g0 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:81.20-90.23|d22_wnace_vga_resolution/src/chip.sv:202.23-202.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g0.row ;
  /* hdlname = "mchip vgad g1 VGA_BLUE" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:354.43-354.51|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.g1.VGA_BLUE ;
  /* hdlname = "mchip vgad g1 VGA_GREEN" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:354.32-354.41|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.g1.VGA_GREEN ;
  /* hdlname = "mchip vgad g1 VGA_RED" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:354.23-354.30|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [7:0] \mchip.vgad.g1.VGA_RED ;
  /* hdlname = "mchip vgad g1 clock" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:350.23-350.28|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.g1.clock ;
  /* hdlname = "mchip vgad g1 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:352.23-352.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.col ;
  /* hdlname = "mchip vgad g1 r0 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.col ;
  /* hdlname = "mchip vgad g1 r0 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.row ;
  /* hdlname = "mchip vgad g1 r0 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.x.delta ;
  /* hdlname = "mchip vgad g1 r0 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.x.high ;
  /* hdlname = "mchip vgad g1 r0 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.x.low ;
  /* hdlname = "mchip vgad g1 r0 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.x.rc.high ;
  /* hdlname = "mchip vgad g1 r0 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.x.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r0 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.x.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r0 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.x.rc.low ;
  /* hdlname = "mchip vgad g1 r0 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.x.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r0 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.x.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r0 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.x.rc.val ;
  /* hdlname = "mchip vgad g1 r0 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r0.x.val ;
  /* hdlname = "mchip vgad g1 r0 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.y.delta ;
  /* hdlname = "mchip vgad g1 r0 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.y.high ;
  /* hdlname = "mchip vgad g1 r0 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.y.low ;
  /* hdlname = "mchip vgad g1 r0 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.y.rc.high ;
  /* hdlname = "mchip vgad g1 r0 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.y.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r0 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.y.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r0 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.y.rc.low ;
  /* hdlname = "mchip vgad g1 r0 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.y.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r0 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.y.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r0 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.y.rc.val ;
  /* hdlname = "mchip vgad g1 r0 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:361.13-364.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r0.y.val ;
  /* hdlname = "mchip vgad g1 r1 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.col ;
  /* hdlname = "mchip vgad g1 r1 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.row ;
  /* hdlname = "mchip vgad g1 r1 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.x.delta ;
  /* hdlname = "mchip vgad g1 r1 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.x.high ;
  /* hdlname = "mchip vgad g1 r1 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.x.low ;
  /* hdlname = "mchip vgad g1 r1 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.x.rc.high ;
  /* hdlname = "mchip vgad g1 r1 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.x.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r1 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.x.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r1 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.x.rc.low ;
  /* hdlname = "mchip vgad g1 r1 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.x.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r1 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.x.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r1 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.x.rc.val ;
  /* hdlname = "mchip vgad g1 r1 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r1.x.val ;
  /* hdlname = "mchip vgad g1 r1 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.y.delta ;
  /* hdlname = "mchip vgad g1 r1 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.y.high ;
  /* hdlname = "mchip vgad g1 r1 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.y.low ;
  /* hdlname = "mchip vgad g1 r1 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.y.rc.high ;
  /* hdlname = "mchip vgad g1 r1 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.y.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r1 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.y.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r1 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.y.rc.low ;
  /* hdlname = "mchip vgad g1 r1 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.y.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r1 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.y.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r1 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.y.rc.val ;
  /* hdlname = "mchip vgad g1 r1 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:367.13-370.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r1.y.val ;
  /* hdlname = "mchip vgad g1 r2 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.col ;
  /* hdlname = "mchip vgad g1 r2 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.row ;
  /* hdlname = "mchip vgad g1 r2 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.x.delta ;
  /* hdlname = "mchip vgad g1 r2 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.x.high ;
  /* hdlname = "mchip vgad g1 r2 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.x.low ;
  /* hdlname = "mchip vgad g1 r2 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.x.rc.high ;
  /* hdlname = "mchip vgad g1 r2 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.x.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r2 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.x.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r2 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.x.rc.low ;
  /* hdlname = "mchip vgad g1 r2 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.x.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r2 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.x.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r2 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.x.rc.val ;
  /* hdlname = "mchip vgad g1 r2 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r2.x.val ;
  /* hdlname = "mchip vgad g1 r2 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.y.delta ;
  /* hdlname = "mchip vgad g1 r2 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.y.high ;
  /* hdlname = "mchip vgad g1 r2 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.y.low ;
  /* hdlname = "mchip vgad g1 r2 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.y.rc.high ;
  /* hdlname = "mchip vgad g1 r2 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.y.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r2 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.y.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r2 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.y.rc.low ;
  /* hdlname = "mchip vgad g1 r2 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.y.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r2 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.y.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r2 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.y.rc.val ;
  /* hdlname = "mchip vgad g1 r2 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:373.13-376.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r2.y.val ;
  /* hdlname = "mchip vgad g1 r3 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.col ;
  /* hdlname = "mchip vgad g1 r3 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.row ;
  /* hdlname = "mchip vgad g1 r3 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.x.delta ;
  /* hdlname = "mchip vgad g1 r3 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.x.high ;
  /* hdlname = "mchip vgad g1 r3 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.x.low ;
  /* hdlname = "mchip vgad g1 r3 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.x.rc.high ;
  /* hdlname = "mchip vgad g1 r3 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.x.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r3 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.x.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r3 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.x.rc.low ;
  /* hdlname = "mchip vgad g1 r3 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.x.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r3 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.x.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r3 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.x.rc.val ;
  /* hdlname = "mchip vgad g1 r3 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r3.x.val ;
  /* hdlname = "mchip vgad g1 r3 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.y.delta ;
  /* hdlname = "mchip vgad g1 r3 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.y.high ;
  /* hdlname = "mchip vgad g1 r3 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.y.low ;
  /* hdlname = "mchip vgad g1 r3 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.y.rc.high ;
  /* hdlname = "mchip vgad g1 r3 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.y.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r3 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.y.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r3 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.y.rc.low ;
  /* hdlname = "mchip vgad g1 r3 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.y.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r3 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.y.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r3 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.y.rc.val ;
  /* hdlname = "mchip vgad g1 r3 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:379.13-382.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r3.y.val ;
  /* hdlname = "mchip vgad g1 r4 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.col ;
  /* hdlname = "mchip vgad g1 r4 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.row ;
  /* hdlname = "mchip vgad g1 r4 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.x.delta ;
  /* hdlname = "mchip vgad g1 r4 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.x.high ;
  /* hdlname = "mchip vgad g1 r4 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.x.low ;
  /* hdlname = "mchip vgad g1 r4 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.x.rc.high ;
  /* hdlname = "mchip vgad g1 r4 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.x.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r4 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.x.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r4 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.x.rc.low ;
  /* hdlname = "mchip vgad g1 r4 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.x.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r4 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.x.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r4 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.x.rc.val ;
  /* hdlname = "mchip vgad g1 r4 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r4.x.val ;
  /* hdlname = "mchip vgad g1 r4 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.y.delta ;
  /* hdlname = "mchip vgad g1 r4 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.y.high ;
  /* hdlname = "mchip vgad g1 r4 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.y.low ;
  /* hdlname = "mchip vgad g1 r4 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.y.rc.high ;
  /* hdlname = "mchip vgad g1 r4 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.y.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r4 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.y.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r4 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.y.rc.low ;
  /* hdlname = "mchip vgad g1 r4 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.y.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r4 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.y.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r4 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.y.rc.val ;
  /* hdlname = "mchip vgad g1 r4 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:385.13-388.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r4.y.val ;
  /* hdlname = "mchip vgad g1 r5 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.col ;
  /* hdlname = "mchip vgad g1 r5 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.row ;
  /* hdlname = "mchip vgad g1 r5 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.x.delta ;
  /* hdlname = "mchip vgad g1 r5 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.x.high ;
  /* hdlname = "mchip vgad g1 r5 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.x.low ;
  /* hdlname = "mchip vgad g1 r5 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.x.rc.high ;
  /* hdlname = "mchip vgad g1 r5 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.x.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r5 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.x.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r5 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.x.rc.low ;
  /* hdlname = "mchip vgad g1 r5 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.x.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r5 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.x.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r5 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.x.rc.val ;
  /* hdlname = "mchip vgad g1 r5 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r5.x.val ;
  /* hdlname = "mchip vgad g1 r5 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.y.delta ;
  /* hdlname = "mchip vgad g1 r5 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.y.high ;
  /* hdlname = "mchip vgad g1 r5 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.y.low ;
  /* hdlname = "mchip vgad g1 r5 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.y.rc.high ;
  /* hdlname = "mchip vgad g1 r5 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.y.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r5 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.y.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r5 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.y.rc.low ;
  /* hdlname = "mchip vgad g1 r5 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.y.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r5 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.y.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r5 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.y.rc.val ;
  /* hdlname = "mchip vgad g1 r5 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:391.13-394.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r5.y.val ;
  /* hdlname = "mchip vgad g1 r6 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:456.23-456.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.col ;
  /* hdlname = "mchip vgad g1 r6 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:455.23-455.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.row ;
  /* hdlname = "mchip vgad g1 r6 x delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.x.delta ;
  /* hdlname = "mchip vgad g1 r6 x high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.x.high ;
  /* hdlname = "mchip vgad g1 r6 x low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.x.low ;
  /* hdlname = "mchip vgad g1 r6 x rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.x.rc.high ;
  /* hdlname = "mchip vgad g1 r6 x rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.x.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r6 x rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.x.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r6 x rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.x.rc.low ;
  /* hdlname = "mchip vgad g1 r6 x rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.x.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r6 x rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.x.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r6 x rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.x.rc.val ;
  /* hdlname = "mchip vgad g1 r6 x val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:463.21-467.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.g1.r6.x.val ;
  /* hdlname = "mchip vgad g1 r6 y delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.y.delta ;
  /* hdlname = "mchip vgad g1 r6 y high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.y.high ;
  /* hdlname = "mchip vgad g1 r6 y low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.y.low ;
  /* hdlname = "mchip vgad g1 r6 y rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.y.rc.high ;
  /* hdlname = "mchip vgad g1 r6 y rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.y.rc.higher.A ;
  /* hdlname = "mchip vgad g1 r6 y rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.y.rc.higher.B ;
  /* hdlname = "mchip vgad g1 r6 y rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.y.rc.low ;
  /* hdlname = "mchip vgad g1 r6 y rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.y.rc.lower.A ;
  /* hdlname = "mchip vgad g1 r6 y rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.y.rc.lower.B ;
  /* hdlname = "mchip vgad g1 r6 y rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.y.rc.val ;
  /* hdlname = "mchip vgad g1 r6 y val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:469.21-473.23|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:397.13-400.16|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.r6.y.val ;
  /* hdlname = "mchip vgad g1 reset" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:350.30-350.35|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.g1.reset ;
  /* hdlname = "mchip vgad g1 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:101.20-110.23|d22_wnace_vga_resolution/src/chip.sv:351.23-351.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.g1.row ;
  /* hdlname = "mchip vgad reset" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:39.45-39.50|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.reset ;
  /* hdlname = "mchip vgad row_640" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:51.15-51.22|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.row_640 ;
  /* hdlname = "mchip vgad row_800" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:51.24-51.31|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.row_800 ;
  /* hdlname = "mchip vgad v0 CLOCK_25" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:115.23-115.31|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.CLOCK_25 ;
  /* hdlname = "mchip vgad v0 clock" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:123.9-123.14|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.clock ;
  /* hdlname = "mchip vgad v0 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:120.23-120.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.col ;
  /* hdlname = "mchip vgad v0 h_clear" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:126.16-126.23|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.h_clear ;
  /* hdlname = "mchip vgad v0 hcounter D" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:492.29-492.30|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hcounter.D ;
  /* hdlname = "mchip vgad v0 hcounter Q" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:494.29-494.30|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  reg [9:0] \mchip.vgad.v0.hcounter.Q ;
  /* hdlname = "mchip vgad v0 hcounter clear" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:493.33-493.38|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.hcounter.clear ;
  /* hdlname = "mchip vgad v0 hcounter clock" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:493.46-493.51|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.hcounter.clock ;
  /* hdlname = "mchip vgad v0 hcounter en" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:493.29-493.31|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.hcounter.en ;
  /* hdlname = "mchip vgad v0 hcounter load" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:493.40-493.44|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.hcounter.load ;
  /* hdlname = "mchip vgad v0 hcounter up" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:493.53-493.55|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.hcounter.up ;
  /* hdlname = "mchip vgad v0 horiz_clock_counter" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:127.15-127.34|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.horiz_clock_counter ;
  /* hdlname = "mchip vgad v0 hpulse_oc delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:150.22-154.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hpulse_oc.delta ;
  /* hdlname = "mchip vgad v0 hpulse_oc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:150.22-154.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hpulse_oc.high ;
  /* hdlname = "mchip vgad v0 hpulse_oc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:150.22-154.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hpulse_oc.low ;
  /* hdlname = "mchip vgad v0 hpulse_oc rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:150.22-154.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hpulse_oc.rc.high ;
  /* hdlname = "mchip vgad v0 hpulse_oc rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:150.22-154.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hpulse_oc.rc.higher.A ;
  /* hdlname = "mchip vgad v0 hpulse_oc rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:150.22-154.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hpulse_oc.rc.higher.B ;
  /* hdlname = "mchip vgad v0 hpulse_oc rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:150.22-154.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hpulse_oc.rc.low ;
  /* hdlname = "mchip vgad v0 hpulse_oc rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:150.22-154.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hpulse_oc.rc.lower.A ;
  /* hdlname = "mchip vgad v0 hpulse_oc rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:150.22-154.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hpulse_oc.rc.lower.B ;
  /* hdlname = "mchip vgad v0 hpulse_oc rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:150.22-154.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hpulse_oc.rc.val ;
  /* hdlname = "mchip vgad v0 hpulse_oc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:150.22-154.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.hpulse_oc.val ;
  /* hdlname = "mchip vgad v0 reset" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:116.23-116.28|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.reset ;
  /* hdlname = "mchip vgad v0 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:119.23-119.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.v0.row ;
  /* enum_type = "$enum0" */
  /* hdlname = "mchip vgad v0 state" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:188.24-188.29|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  /* unused_bits = "0" */
  wire [31:0] \mchip.vgad.v0.state ;
  /* hdlname = "mchip vgad v0 v_clear" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:156.17-156.24|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.v_clear ;
  /* hdlname = "mchip vgad v0 vcounter D" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:492.29-492.30|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vcounter.D ;
  /* hdlname = "mchip vgad v0 vcounter Q" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:494.29-494.30|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  reg [9:0] \mchip.vgad.v0.vcounter.Q ;
  /* hdlname = "mchip vgad v0 vcounter clear" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:493.33-493.38|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.vcounter.clear ;
  /* hdlname = "mchip vgad v0 vcounter clock" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:493.46-493.51|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.vcounter.clock ;
  /* hdlname = "mchip vgad v0 vcounter load" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:493.40-493.44|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.vcounter.load ;
  /* hdlname = "mchip vgad v0 vcounter up" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:493.53-493.55|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v0.vcounter.up ;
  /* hdlname = "mchip vgad v0 vert_row_counter" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:157.15-157.31|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vert_row_counter ;
  /* hdlname = "mchip vgad v0 vpulse_oc delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vpulse_oc.delta ;
  /* hdlname = "mchip vgad v0 vpulse_oc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vpulse_oc.high ;
  /* hdlname = "mchip vgad v0 vpulse_oc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vpulse_oc.low ;
  /* hdlname = "mchip vgad v0 vpulse_oc rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vpulse_oc.rc.high ;
  /* hdlname = "mchip vgad v0 vpulse_oc rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vpulse_oc.rc.higher.A ;
  /* hdlname = "mchip vgad v0 vpulse_oc rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vpulse_oc.rc.higher.B ;
  /* hdlname = "mchip vgad v0 vpulse_oc rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vpulse_oc.rc.low ;
  /* hdlname = "mchip vgad v0 vpulse_oc rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vpulse_oc.rc.lower.A ;
  /* hdlname = "mchip vgad v0 vpulse_oc rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vpulse_oc.rc.lower.B ;
  /* hdlname = "mchip vgad v0 vpulse_oc rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vpulse_oc.rc.val ;
  /* hdlname = "mchip vgad v0 vpulse_oc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:180.22-184.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v0.vpulse_oc.val ;
  /* hdlname = "mchip vgad v1 CLOCK_29_5" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:260.23-260.33|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.CLOCK_29_5 ;
  /* hdlname = "mchip vgad v1 clock" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:273.9-273.14|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.clock ;
  /* hdlname = "mchip vgad v1 col" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:265.23-265.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.col ;
  /* hdlname = "mchip vgad v1 h_clear" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:276.16-276.23|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.h_clear ;
  /* hdlname = "mchip vgad v1 hcounter D" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:492.29-492.30|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hcounter.D ;
  /* hdlname = "mchip vgad v1 hcounter Q" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:494.29-494.30|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  reg [9:0] \mchip.vgad.v1.hcounter.Q ;
  /* hdlname = "mchip vgad v1 hcounter clear" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:493.33-493.38|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.hcounter.clear ;
  /* hdlname = "mchip vgad v1 hcounter clock" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:493.46-493.51|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.hcounter.clock ;
  /* hdlname = "mchip vgad v1 hcounter en" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:493.29-493.31|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.hcounter.en ;
  /* hdlname = "mchip vgad v1 hcounter load" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:493.40-493.44|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.hcounter.load ;
  /* hdlname = "mchip vgad v1 hcounter up" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:493.53-493.55|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.hcounter.up ;
  /* hdlname = "mchip vgad v1 horiz_clock_counter" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:277.15-277.34|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.horiz_clock_counter ;
  /* hdlname = "mchip vgad v1 hpulse_oc delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:301.22-305.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hpulse_oc.delta ;
  /* hdlname = "mchip vgad v1 hpulse_oc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:301.22-305.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hpulse_oc.high ;
  /* hdlname = "mchip vgad v1 hpulse_oc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:301.22-305.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hpulse_oc.low ;
  /* hdlname = "mchip vgad v1 hpulse_oc rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:301.22-305.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hpulse_oc.rc.high ;
  /* hdlname = "mchip vgad v1 hpulse_oc rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:301.22-305.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hpulse_oc.rc.higher.A ;
  /* hdlname = "mchip vgad v1 hpulse_oc rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:301.22-305.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hpulse_oc.rc.higher.B ;
  /* hdlname = "mchip vgad v1 hpulse_oc rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:301.22-305.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hpulse_oc.rc.low ;
  /* hdlname = "mchip vgad v1 hpulse_oc rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:301.22-305.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hpulse_oc.rc.lower.A ;
  /* hdlname = "mchip vgad v1 hpulse_oc rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:301.22-305.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hpulse_oc.rc.lower.B ;
  /* hdlname = "mchip vgad v1 hpulse_oc rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:301.22-305.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hpulse_oc.rc.val ;
  /* hdlname = "mchip vgad v1 hpulse_oc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:301.22-305.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.hpulse_oc.val ;
  /* hdlname = "mchip vgad v1 reset" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:261.23-261.28|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.reset ;
  /* hdlname = "mchip vgad v1 row" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:264.23-264.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [8:0] \mchip.vgad.v1.row ;
  /* enum_type = "$enum1" */
  /* hdlname = "mchip vgad v1 state" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:337.24-337.29|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  /* unused_bits = "0" */
  wire [31:0] \mchip.vgad.v1.state ;
  /* hdlname = "mchip vgad v1 v_clear" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:307.17-307.24|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.v_clear ;
  /* hdlname = "mchip vgad v1 vcounter D" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:492.29-492.30|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vcounter.D ;
  /* hdlname = "mchip vgad v1 vcounter Q" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:494.29-494.30|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  reg [9:0] \mchip.vgad.v1.vcounter.Q ;
  /* hdlname = "mchip vgad v1 vcounter clear" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:493.33-493.38|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.vcounter.clear ;
  /* hdlname = "mchip vgad v1 vcounter clock" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:493.46-493.51|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.vcounter.clock ;
  /* hdlname = "mchip vgad v1 vcounter load" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:493.40-493.44|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.vcounter.load ;
  /* hdlname = "mchip vgad v1 vcounter up" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:493.53-493.55|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire \mchip.vgad.v1.vcounter.up ;
  /* hdlname = "mchip vgad v1 vert_row_counter" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:308.15-308.31|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vert_row_counter ;
  /* hdlname = "mchip vgad v1 vpulse_oc delta" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:438.34-438.39|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vpulse_oc.delta ;
  /* hdlname = "mchip vgad v1 vpulse_oc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:441.21-441.25|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vpulse_oc.high ;
  /* hdlname = "mchip vgad v1 vpulse_oc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:438.41-438.44|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vpulse_oc.low ;
  /* hdlname = "mchip vgad v1 vpulse_oc rc high" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.34-412.38|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vpulse_oc.rc.high ;
  /* hdlname = "mchip vgad v1 vpulse_oc rc higher A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vpulse_oc.rc.higher.A ;
  /* hdlname = "mchip vgad v1 vpulse_oc rc higher B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:425.20-430.27|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vpulse_oc.rc.higher.B ;
  /* hdlname = "mchip vgad v1 vpulse_oc rc low" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.40-412.43|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vpulse_oc.rc.low ;
  /* hdlname = "mchip vgad v1 vpulse_oc rc lower A" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.29-480.30|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vpulse_oc.rc.lower.A ;
  /* hdlname = "mchip vgad v1 vpulse_oc rc lower B" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:480.32-480.33|d22_wnace_vga_resolution/src/chip.sv:418.20-423.26|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vpulse_oc.rc.lower.B ;
  /* hdlname = "mchip vgad v1 vpulse_oc rc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:443.23-447.26|d22_wnace_vga_resolution/src/chip.sv:412.29-412.32|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vpulse_oc.rc.val ;
  /* hdlname = "mchip vgad v1 vpulse_oc val" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:438.29-438.32|d22_wnace_vga_resolution/src/chip.sv:329.22-333.32|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  wire [9:0] \mchip.vgad.v1.vpulse_oc.val ;
  /* hdlname = "mchip virtual_leds" */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:31.16-31.28" */
  wire [7:0] \mchip.virtual_leds ;
  assign _0468_[0] = ~\mchip.vgad.v1.hcounter.Q [0];
  assign _0003_ = \mchip.vgad.v1.hcounter.Q [1] & \mchip.vgad.v1.hcounter.Q [0];
  assign _0004_ = ~(\mchip.vgad.v1.hcounter.Q [3] & \mchip.vgad.v1.hcounter.Q [2]);
  assign _0005_ = _0003_ & ~(_0004_);
  assign _0006_ = ~(\mchip.vgad.v1.hcounter.Q [6] & \mchip.vgad.v1.hcounter.Q [7]);
  assign _0007_ = \mchip.vgad.v1.hcounter.Q [5] | ~(\mchip.vgad.v1.hcounter.Q [4]);
  assign _0008_ = _0007_ | _0006_;
  assign _0009_ = _0005_ & ~(_0008_);
  assign _0010_ = ~(\mchip.vgad.v1.hcounter.Q [9] & \mchip.vgad.v1.hcounter.Q [8]);
  assign _0000_ = _0009_ & ~(_0010_);
  assign _0469_[0] = ~\mchip.vgad.v0.hcounter.Q [0];
  assign _0011_ = \mchip.vgad.v0.hcounter.Q [9] & \mchip.vgad.v0.hcounter.Q [8];
  assign _0012_ = \mchip.vgad.v0.hcounter.Q [1] & \mchip.vgad.v0.hcounter.Q [0];
  assign _0013_ = ~(\mchip.vgad.v0.hcounter.Q [2] & \mchip.vgad.v0.hcounter.Q [3]);
  assign _0014_ = _0012_ & ~(_0013_);
  assign _0015_ = ~(\mchip.vgad.v0.hcounter.Q [6] | \mchip.vgad.v0.hcounter.Q [7]);
  assign _0016_ = \mchip.vgad.v0.hcounter.Q [5] | ~(\mchip.vgad.v0.hcounter.Q [4]);
  assign _0017_ = _0015_ & ~(_0016_);
  assign _0018_ = ~(_0017_ & _0014_);
  assign _0001_ = _0011_ & ~(_0018_);
  assign _0019_ = ~(\mchip.vgad.v1.hcounter.Q [8] & \mchip.vgad.v1.hcounter.Q [7]);
  assign _0020_ = \mchip.vgad.v1.hcounter.Q [9] & ~(_0019_);
  assign _0021_ = \mchip.vgad.v1.hcounter.Q [6] | \mchip.vgad.v1.hcounter.Q [7];
  assign _0022_ = ~(\mchip.vgad.v1.hcounter.Q [4] & \mchip.vgad.v1.hcounter.Q [5]);
  assign _0023_ = _0022_ | _0021_;
  assign _0024_ = \mchip.vgad.v1.hcounter.Q [3] & ~(\mchip.vgad.v1.hcounter.Q [2]);
  assign _0025_ = \mchip.vgad.v1.hcounter.Q [1] | \mchip.vgad.v1.hcounter.Q [0];
  assign _0026_ = _0025_ | ~(_0024_);
  assign _0027_ = _0026_ | _0023_;
  assign _0028_ = _0027_ | _0010_;
  assign _0029_ = \mchip.vgad.v1.hcounter.Q [8] & ~(\mchip.vgad.v1.hcounter.Q [7]);
  assign _0030_ = \mchip.vgad.v1.hcounter.Q [4] & \mchip.vgad.v1.hcounter.Q [3];
  assign _0031_ = \mchip.vgad.v1.hcounter.Q [6] | ~(\mchip.vgad.v1.hcounter.Q [5]);
  assign _0032_ = _0031_ | ~(_0030_);
  assign _0033_ = _0032_ & ~(\mchip.vgad.v1.hcounter.Q [6]);
  assign _0034_ = _0029_ & ~(_0033_);
  assign _0035_ = _0019_ & ~(_0034_);
  assign _0036_ = \mchip.vgad.v1.hcounter.Q [9] & ~(_0035_);
  assign _0037_ = _0028_ & ~(_0036_);
  assign _0038_ = _0037_ | _0020_;
  assign _0039_ = \mchip.vgad.v0.hcounter.Q [9] & ~(\mchip.vgad.v0.hcounter.Q [8]);
  assign _0040_ = ~(\mchip.vgad.v0.hcounter.Q [4] & \mchip.vgad.v0.hcounter.Q [5]);
  assign _0041_ = ~(\mchip.vgad.v0.hcounter.Q [6] & \mchip.vgad.v0.hcounter.Q [7]);
  assign _0042_ = _0041_ | _0040_;
  assign _0043_ = _0039_ & ~(_0042_);
  assign _0044_ = _0043_ | _0011_;
  assign _0045_ = \mchip.vgad.v0.hcounter.Q [1] | \mchip.vgad.v0.hcounter.Q [0];
  assign _0046_ = \mchip.vgad.v0.hcounter.Q [2] | \mchip.vgad.v0.hcounter.Q [3];
  assign _0047_ = _0046_ | _0045_;
  assign _0048_ = \mchip.vgad.v0.hcounter.Q [6] | ~(\mchip.vgad.v0.hcounter.Q [7]);
  assign _0049_ = _0048_ | _0016_;
  assign _0050_ = _0049_ | _0047_;
  assign _0051_ = _0050_ | ~(_0039_);
  assign _0052_ = \mchip.vgad.v0.hcounter.Q [4] | \mchip.vgad.v0.hcounter.Q [5];
  assign _0053_ = _0052_ & ~(_0048_);
  assign _0054_ = _0041_ & ~(_0053_);
  assign _0055_ = _0039_ & ~(_0054_);
  assign _0056_ = _0055_ | _0011_;
  assign _0057_ = _0051_ & ~(_0056_);
  assign _0058_ = _0057_ | _0044_;
  assign \mchip.vgad.HS  = io_in[0] ? _0058_ : _0038_;
  assign _0059_ = \mchip.vgad.v1.vcounter.Q [9] | \mchip.vgad.v1.vcounter.Q [8];
  assign _0060_ = \mchip.vgad.v1.vcounter.Q [8] & ~(\mchip.vgad.v1.vcounter.Q [9]);
  assign _0061_ = ~(\mchip.vgad.v1.vcounter.Q [6] & \mchip.vgad.v1.vcounter.Q [7]);
  assign _0062_ = _0061_ & _0060_;
  assign _0063_ = _0059_ & ~(_0062_);
  assign _0064_ = _0060_ & ~(_0061_);
  assign _0065_ = \mchip.vgad.v1.vcounter.Q [5] & ~(\mchip.vgad.v1.vcounter.Q [4]);
  assign _0066_ = \mchip.vgad.v1.vcounter.Q [2] | \mchip.vgad.v1.vcounter.Q [3];
  assign _0067_ = _0065_ & ~(_0066_);
  assign _0068_ = \mchip.vgad.v1.vcounter.Q [5] & ~(_0067_);
  assign _0069_ = _0064_ & ~(_0068_);
  assign _0070_ = _0063_ & ~(_0069_);
  assign _0071_ = _0065_ & ~(_0061_);
  assign _0072_ = ~(\mchip.vgad.v1.vcounter.Q [0] & \mchip.vgad.v1.vcounter.Q [1]);
  assign _0073_ = ~(_0072_ | _0066_);
  assign _0074_ = ~(_0073_ & _0071_);
  assign _0075_ = _0060_ & ~(_0074_);
  assign _0076_ = _0075_ | _0070_;
  assign _0077_ = \mchip.vgad.v1.vcounter.Q [2] | ~(\mchip.vgad.v1.vcounter.Q [3]);
  assign _0078_ = \mchip.vgad.v1.vcounter.Q [0] | ~(\mchip.vgad.v1.vcounter.Q [1]);
  assign _0079_ = ~(_0078_ | _0077_);
  assign _0080_ = ~(_0079_ & _0071_);
  assign _0081_ = _0060_ & ~(_0080_);
  assign _0082_ = \mchip.vgad.v1.vcounter.Q [5] & ~(_0061_);
  assign _0083_ = _0072_ & ~(_0077_);
  assign _0084_ = \mchip.vgad.v1.vcounter.Q [3] & ~(_0083_);
  assign _0085_ = _0071_ & ~(_0084_);
  assign _0086_ = _0082_ & ~(_0085_);
  assign _0087_ = _0060_ & ~(_0086_);
  assign _0088_ = _0059_ & ~(_0087_);
  assign _0089_ = _0088_ | _0081_;
  assign _0090_ = _0076_ & ~(_0089_);
  assign _0091_ = \mchip.vgad.v0.vcounter.Q [8] & ~(\mchip.vgad.v0.vcounter.Q [9]);
  assign _0092_ = \mchip.vgad.v0.vcounter.Q [2] & \mchip.vgad.v0.vcounter.Q [3];
  assign _0093_ = \mchip.vgad.v0.vcounter.Q [0] | \mchip.vgad.v0.vcounter.Q [1];
  assign _0094_ = _0092_ & ~(_0093_);
  assign _0095_ = ~(\mchip.vgad.v0.vcounter.Q [6] & \mchip.vgad.v0.vcounter.Q [7]);
  assign _0096_ = \mchip.vgad.v0.vcounter.Q [4] | ~(\mchip.vgad.v0.vcounter.Q [5]);
  assign _0097_ = ~(_0096_ | _0095_);
  assign _0098_ = ~(_0097_ & _0094_);
  assign _0099_ = _0091_ & ~(_0098_);
  assign _0100_ = \mchip.vgad.v0.vcounter.Q [9] | \mchip.vgad.v0.vcounter.Q [8];
  assign _0101_ = \mchip.vgad.v0.vcounter.Q [5] & ~(_0095_);
  assign _0102_ = _0093_ & _0092_;
  assign _0103_ = _0097_ & ~(_0102_);
  assign _0104_ = _0101_ & ~(_0103_);
  assign _0105_ = _0091_ & ~(_0104_);
  assign _0106_ = _0100_ & ~(_0105_);
  assign _0107_ = _0106_ | _0099_;
  assign _0108_ = \mchip.vgad.v0.vcounter.Q [3] & ~(\mchip.vgad.v0.vcounter.Q [2]);
  assign _0109_ = \mchip.vgad.v0.vcounter.Q [1] & ~(\mchip.vgad.v0.vcounter.Q [0]);
  assign _0110_ = _0109_ & _0108_;
  assign _0111_ = _0110_ & _0097_;
  assign _0112_ = ~(_0111_ & _0091_);
  assign _0113_ = \mchip.vgad.v0.vcounter.Q [0] & \mchip.vgad.v0.vcounter.Q [1];
  assign _0114_ = _0108_ & ~(_0113_);
  assign _0115_ = \mchip.vgad.v0.vcounter.Q [3] & ~(_0114_);
  assign _0116_ = _0097_ & ~(_0115_);
  assign _0117_ = _0101_ & ~(_0116_);
  assign _0118_ = _0091_ & ~(_0117_);
  assign _0119_ = _0100_ & ~(_0118_);
  assign _0120_ = _0112_ & ~(_0119_);
  assign _0121_ = _0120_ | _0107_;
  assign \mchip.vgad.VS  = io_in[0] ? _0121_ : _0090_;
  assign _0122_ = \mchip.vgad.v1.hcounter.Q [9] & ~(\mchip.vgad.v1.hcounter.Q [8]);
  assign _0123_ = _0122_ & ~(_0006_);
  assign _0124_ = _0010_ & ~(_0123_);
  assign _0125_ = \mchip.vgad.v1.hcounter.Q [6] | ~(\mchip.vgad.v1.hcounter.Q [7]);
  assign _0126_ = _0122_ & ~(_0125_);
  assign _0127_ = _0022_ | _0004_;
  assign _0128_ = _0126_ & ~(_0127_);
  assign _0129_ = _0124_ & ~(_0128_);
  assign _0130_ = _0125_ | _0022_;
  assign _0131_ = _0025_ | _0004_;
  assign _0132_ = _0131_ | _0130_;
  assign _0133_ = _0132_ | ~(_0122_);
  assign _0134_ = ~(_0133_ & _0129_);
  assign _0135_ = ~(\mchip.vgad.v1.hcounter.Q [6] | \mchip.vgad.v1.hcounter.Q [5]);
  assign _0136_ = _0029_ & ~(_0135_);
  assign _0137_ = _0019_ & ~(_0136_);
  assign _0138_ = \mchip.vgad.v1.hcounter.Q [9] & ~(_0137_);
  assign _0139_ = _0134_ & ~(_0138_);
  assign _0140_ = \mchip.vgad.v1.vcounter.Q [7] & ~(\mchip.vgad.v1.vcounter.Q [6]);
  assign _0141_ = \mchip.vgad.v1.vcounter.Q [5] & \mchip.vgad.v1.vcounter.Q [4];
  assign _0142_ = ~_0141_;
  assign _0143_ = _0066_ & _0065_;
  assign _0144_ = _0142_ & ~(_0143_);
  assign _0145_ = _0140_ & ~(_0144_);
  assign _0146_ = _0061_ & ~(_0145_);
  assign _0147_ = \mchip.vgad.v1.vcounter.Q [8] & ~(_0146_);
  assign _0148_ = _0139_ & ~(_0147_);
  assign _0149_ = ~(\mchip.vgad.v1.hcounter.Q [8] | \mchip.vgad.v1.hcounter.Q [7]);
  assign _0150_ = \mchip.vgad.v1.hcounter.Q [6] & \mchip.vgad.v1.hcounter.Q [5];
  assign _0151_ = \mchip.vgad.v1.hcounter.Q [5] | ~(\mchip.vgad.v1.hcounter.Q [6]);
  assign _0152_ = _0030_ & ~(_0151_);
  assign _0153_ = _0152_ | _0150_;
  assign _0154_ = _0153_ | ~(_0149_);
  assign _0155_ = ~(_0154_ & \mchip.vgad.v1.hcounter.Q [9]);
  assign _0156_ = ~(\mchip.vgad.v1.hcounter.Q [9] | \mchip.vgad.v1.hcounter.Q [8]);
  assign _0157_ = \mchip.vgad.v1.hcounter.Q [8] & ~(\mchip.vgad.v1.hcounter.Q [9]);
  assign _0158_ = ~(_0022_ | _0006_);
  assign _0159_ = \mchip.vgad.v1.hcounter.Q [3] | \mchip.vgad.v1.hcounter.Q [2];
  assign _0160_ = \mchip.vgad.v1.hcounter.Q [3] | ~(\mchip.vgad.v1.hcounter.Q [2]);
  assign _0161_ = _0160_ | _0025_;
  assign _0162_ = ~(_0161_ & _0159_);
  assign _0163_ = _0022_ | _0006_;
  assign _0164_ = _0162_ & ~(_0163_);
  assign _0165_ = _0158_ & ~(_0164_);
  assign _0166_ = _0157_ & ~(_0165_);
  assign _0167_ = _0166_ | _0156_;
  assign _0168_ = _0163_ | _0161_;
  assign _0169_ = _0157_ & ~(_0168_);
  assign _0170_ = _0167_ & ~(_0169_);
  assign _0171_ = _0155_ & ~(_0170_);
  assign _0172_ = \mchip.vgad.v1.vcounter.Q [6] | \mchip.vgad.v1.vcounter.Q [7];
  assign _0173_ = ~(\mchip.vgad.v1.vcounter.Q [2] & \mchip.vgad.v1.vcounter.Q [3]);
  assign _0174_ = _0065_ & ~(_0173_);
  assign _0175_ = _0142_ & ~(_0174_);
  assign _0176_ = _0175_ & ~(_0172_);
  assign _0177_ = \mchip.vgad.v1.vcounter.Q [8] & ~(_0176_);
  assign _0178_ = _0171_ & ~(_0177_);
  assign _0179_ = _0021_ | \mchip.vgad.v1.hcounter.Q [5];
  assign _0180_ = \mchip.vgad.v1.hcounter.Q [4] | ~(\mchip.vgad.v1.hcounter.Q [5]);
  assign _0181_ = _0180_ | _0021_;
  assign _0182_ = _0004_ | ~(_0025_);
  assign _0183_ = _0182_ & ~(_0181_);
  assign _0184_ = _0179_ & ~(_0183_);
  assign _0185_ = _0157_ & ~(_0184_);
  assign _0186_ = _0185_ | _0156_;
  assign _0187_ = _0181_ | _0131_;
  assign _0188_ = _0157_ & ~(_0187_);
  assign _0189_ = _0186_ & ~(_0188_);
  assign _0190_ = _0159_ | _0025_;
  assign _0191_ = _0125_ | _0007_;
  assign _0192_ = _0191_ | _0190_;
  assign _0193_ = \mchip.vgad.v1.hcounter.Q [4] | \mchip.vgad.v1.hcounter.Q [5];
  assign _0194_ = _0193_ | _0125_;
  assign _0195_ = ~(_0194_ & \mchip.vgad.v1.hcounter.Q [7]);
  assign _0196_ = _0192_ & ~(_0195_);
  assign _0197_ = _0157_ & ~(_0196_);
  assign _0198_ = _0197_ | _0156_;
  assign _0199_ = _0157_ & ~(_0192_);
  assign _0200_ = _0198_ & ~(_0199_);
  assign _0201_ = _0200_ & ~(_0189_);
  assign _0202_ = ~\mchip.vgad.v1.vcounter.Q [8];
  assign _0203_ = \mchip.vgad.v1.vcounter.Q [2] & ~(\mchip.vgad.v1.vcounter.Q [3]);
  assign _0204_ = \mchip.vgad.v1.vcounter.Q [0] | \mchip.vgad.v1.vcounter.Q [1];
  assign _0205_ = _0203_ & ~(_0204_);
  assign _0206_ = _0141_ & _0140_;
  assign _0207_ = ~(_0206_ & _0205_);
  assign _0208_ = _0202_ & ~(_0207_);
  assign _0209_ = _0140_ & ~(_0141_);
  assign _0210_ = \mchip.vgad.v1.vcounter.Q [7] & ~(_0209_);
  assign _0211_ = _0066_ & ~(_0205_);
  assign _0212_ = _0206_ & ~(_0211_);
  assign _0213_ = _0210_ & ~(_0212_);
  assign _0214_ = _0213_ | \mchip.vgad.v1.vcounter.Q [8];
  assign _0215_ = _0214_ | _0208_;
  assign _0216_ = _0201_ & ~(_0215_);
  assign _0217_ = \mchip.vgad.v1.hcounter.Q [7] | ~(\mchip.vgad.v1.hcounter.Q [6]);
  assign _0218_ = ~(_0217_ | \mchip.vgad.v1.hcounter.Q [5]);
  assign _0219_ = _0021_ & ~(_0218_);
  assign _0220_ = _0217_ | _0180_;
  assign _0221_ = _0162_ & ~(_0220_);
  assign _0222_ = _0219_ & ~(_0221_);
  assign _0223_ = _0222_ | ~(_0156_);
  assign _0224_ = _0220_ | _0161_;
  assign _0225_ = _0156_ & ~(_0224_);
  assign _0226_ = ~(_0225_ | _0223_);
  assign _0227_ = _0193_ | _0006_;
  assign _0228_ = ~(_0026_ & \mchip.vgad.v1.hcounter.Q [3]);
  assign _0229_ = _0227_ | ~(_0228_);
  assign _0230_ = _0229_ & ~(_0006_);
  assign _0231_ = _0156_ & ~(_0230_);
  assign _0232_ = _0227_ | _0026_;
  assign _0233_ = _0156_ & ~(_0232_);
  assign _0234_ = _0231_ & ~(_0233_);
  assign _0235_ = _0234_ & ~(_0226_);
  assign _0236_ = ~(_0204_ | _0173_);
  assign _0237_ = _0141_ & ~(_0172_);
  assign _0238_ = ~(_0237_ & _0236_);
  assign _0239_ = _0202_ & ~(_0238_);
  assign _0240_ = _0172_ | _0141_;
  assign _0241_ = _0204_ & ~(_0173_);
  assign _0242_ = _0237_ & ~(_0241_);
  assign _0243_ = _0240_ & ~(_0242_);
  assign _0244_ = _0243_ | \mchip.vgad.v1.vcounter.Q [8];
  assign _0245_ = _0244_ | _0239_;
  assign _0246_ = _0235_ & ~(_0245_);
  assign _0247_ = _0246_ | _0216_;
  assign _0248_ = _0247_ | _0178_;
  assign _0249_ = _0248_ | _0148_;
  assign _0250_ = ~(\mchip.vgad.v0.vcounter.Q [5] & \mchip.vgad.v0.vcounter.Q [4]);
  assign _0251_ = _0250_ | _0095_;
  assign _0252_ = \mchip.vgad.v0.vcounter.Q [2] | \mchip.vgad.v0.vcounter.Q [3];
  assign _0253_ = _0252_ | _0093_;
  assign _0254_ = _0253_ | _0251_;
  assign _0255_ = _0254_ | \mchip.vgad.v0.vcounter.Q [8];
  assign _0256_ = _0254_ & ~(_0251_);
  assign _0257_ = _0256_ | \mchip.vgad.v0.vcounter.Q [8];
  assign _0258_ = _0255_ & ~(_0257_);
  assign _0259_ = ~(\mchip.vgad.v0.hcounter.Q [8] | \mchip.vgad.v0.hcounter.Q [7]);
  assign _0260_ = \mchip.vgad.v0.hcounter.Q [9] & ~(_0259_);
  assign _0261_ = _0045_ | ~(_0039_);
  assign _0262_ = _0040_ | ~(_0015_);
  assign _0263_ = _0262_ | _0261_;
  assign _0264_ = _0263_ | _0046_;
  assign _0265_ = _0040_ & _0015_;
  assign _0266_ = _0039_ & ~(_0265_);
  assign _0267_ = _0266_ | _0011_;
  assign _0268_ = _0264_ & ~(_0267_);
  assign _0269_ = _0268_ | _0260_;
  assign _0270_ = _0258_ & ~(_0269_);
  assign _0271_ = \mchip.vgad.v0.hcounter.Q [4] | ~(\mchip.vgad.v0.hcounter.Q [5]);
  assign _0272_ = _0271_ | _0041_;
  assign _0273_ = _0272_ | _0047_;
  assign _0274_ = \mchip.vgad.v0.hcounter.Q [8] & ~(\mchip.vgad.v0.hcounter.Q [9]);
  assign _0275_ = ~_0274_;
  assign _0276_ = _0275_ | _0273_;
  assign _0277_ = ~(\mchip.vgad.v0.hcounter.Q [9] | \mchip.vgad.v0.hcounter.Q [8]);
  assign _0278_ = ~_0277_;
  assign _0279_ = ~\mchip.vgad.v0.hcounter.Q [5];
  assign _0280_ = _0041_ | _0279_;
  assign _0281_ = _0273_ & ~(_0280_);
  assign _0282_ = _0274_ & ~(_0281_);
  assign _0283_ = _0278_ & ~(_0282_);
  assign _0284_ = _0276_ & ~(_0283_);
  assign _0285_ = ~\mchip.vgad.v0.hcounter.Q [7];
  assign _0286_ = ~(_0052_ | _0048_);
  assign _0287_ = _0286_ | _0285_;
  assign _0288_ = _0050_ & ~(_0287_);
  assign _0289_ = _0274_ & ~(_0288_);
  assign _0290_ = _0289_ | _0277_;
  assign _0291_ = _0274_ & ~(_0050_);
  assign _0292_ = _0291_ | ~(_0290_);
  assign _0293_ = ~(_0292_ & _0284_);
  assign _0294_ = _0258_ & ~(_0293_);
  assign _0295_ = \mchip.vgad.v0.hcounter.Q [7] | ~(\mchip.vgad.v0.hcounter.Q [6]);
  assign _0296_ = _0295_ | _0052_;
  assign _0297_ = _0296_ | _0047_;
  assign _0298_ = _0297_ | _0275_;
  assign _0299_ = _0297_ & ~(_0015_);
  assign _0300_ = _0274_ & ~(_0299_);
  assign _0301_ = _0278_ & ~(_0300_);
  assign _0302_ = _0298_ & ~(_0301_);
  assign _0303_ = _0047_ | _0042_;
  assign _0304_ = _0303_ & ~(_0042_);
  assign _0305_ = _0277_ & ~(_0304_);
  assign _0306_ = _0277_ & ~(_0303_);
  assign _0307_ = _0306_ | ~(_0305_);
  assign _0308_ = ~(_0307_ & _0302_);
  assign _0309_ = _0258_ & ~(_0308_);
  assign _0310_ = _0271_ | _0048_;
  assign _0311_ = _0310_ | _0047_;
  assign _0312_ = _0311_ | _0278_;
  assign _0313_ = _0279_ & ~(_0048_);
  assign _0314_ = _0313_ | _0285_;
  assign _0315_ = _0311_ & ~(_0314_);
  assign _0316_ = _0315_ | _0278_;
  assign _0317_ = _0312_ & ~(_0316_);
  assign _0318_ = _0295_ | _0016_;
  assign _0319_ = _0318_ | _0047_;
  assign _0320_ = _0015_ | ~(_0296_);
  assign _0321_ = _0319_ & ~(_0320_);
  assign _0322_ = _0277_ & ~(_0321_);
  assign _0323_ = _0277_ & ~(_0319_);
  assign _0324_ = _0323_ | ~(_0322_);
  assign _0325_ = ~(_0324_ & _0317_);
  assign _0326_ = _0258_ & ~(_0325_);
  assign _0327_ = _0326_ | _0309_;
  assign _0328_ = _0327_ | _0294_;
  assign _0329_ = _0328_ | _0270_;
  assign io_out[8] = io_in[0] ? _0329_ : _0249_;
  assign _0330_ = _0217_ | _0007_;
  assign _0331_ = _0330_ | _0026_;
  assign _0332_ = _0122_ & ~(_0331_);
  assign _0333_ = _0155_ & ~(_0332_);
  assign _0334_ = _0129_ & ~(_0333_);
  assign _0335_ = \mchip.vgad.v1.vcounter.Q [8] & ~(\mchip.vgad.v1.vcounter.Q [7]);
  assign _0336_ = ~(\mchip.vgad.v1.vcounter.Q [4] | \mchip.vgad.v1.vcounter.Q [3]);
  assign _0337_ = ~(\mchip.vgad.v1.vcounter.Q [5] & \mchip.vgad.v1.vcounter.Q [6]);
  assign _0338_ = _0337_ | _0336_;
  assign _0339_ = _0335_ & ~(_0338_);
  assign _0340_ = \mchip.vgad.v1.vcounter.Q [8] & \mchip.vgad.v1.vcounter.Q [7];
  assign _0341_ = _0340_ | _0339_;
  assign _0342_ = _0334_ & ~(_0341_);
  assign _0343_ = _0189_ & ~(_0234_);
  assign _0344_ = ~(_0204_ | _0077_);
  assign _0345_ = \mchip.vgad.v1.vcounter.Q [7] | ~(\mchip.vgad.v1.vcounter.Q [6]);
  assign _0346_ = _0141_ & ~(_0345_);
  assign _0347_ = ~(_0346_ & _0344_);
  assign _0348_ = _0202_ & ~(_0347_);
  assign _0349_ = ~(_0345_ | _0141_);
  assign _0350_ = _0172_ & ~(_0349_);
  assign _0351_ = \mchip.vgad.v1.vcounter.Q [3] & ~(_0344_);
  assign _0352_ = _0346_ & ~(_0351_);
  assign _0353_ = _0350_ & ~(_0352_);
  assign _0354_ = _0353_ | \mchip.vgad.v1.vcounter.Q [8];
  assign _0355_ = _0354_ | _0348_;
  assign _0356_ = _0343_ & ~(_0355_);
  assign _0357_ = _0356_ | _0216_;
  assign _0358_ = _0357_ | _0342_;
  assign _0359_ = _0358_ | _0148_;
  assign _0360_ = _0284_ | _0267_;
  assign _0361_ = _0258_ & ~(_0360_);
  assign _0362_ = _0317_ | _0307_;
  assign _0363_ = _0258_ & ~(_0362_);
  assign _0364_ = _0363_ | _0309_;
  assign _0365_ = _0364_ | _0361_;
  assign _0366_ = _0365_ | _0270_;
  assign io_out[5] = io_in[0] ? _0366_ : _0359_;
  assign _0367_ = _0170_ & ~(_0200_);
  assign _0368_ = _0061_ | ~(_0141_);
  assign _0369_ = _0204_ | _0066_;
  assign _0370_ = _0369_ | _0368_;
  assign _0371_ = _0202_ & ~(_0370_);
  assign _0372_ = _0370_ & ~(_0368_);
  assign _0373_ = _0372_ | \mchip.vgad.v1.vcounter.Q [8];
  assign _0374_ = _0373_ | _0371_;
  assign _0375_ = _0367_ & ~(_0374_);
  assign _0376_ = _0375_ | _0178_;
  assign _0377_ = _0376_ | _0342_;
  assign _0378_ = _0377_ | _0148_;
  assign _0379_ = _0302_ | _0292_;
  assign _0380_ = _0258_ & ~(_0379_);
  assign _0381_ = _0380_ | _0294_;
  assign _0382_ = _0381_ | _0361_;
  assign _0383_ = _0382_ | _0270_;
  assign io_out[2] = io_in[0] ? _0383_ : _0378_;
  assign _0470_[0] = ~\mchip.livecheck.ledcounter.Q [0];
  assign _0467_[0] = ~\mchip.vgad.v0.vcounter.Q [0];
  assign _0466_[0] = ~\mchip.vgad.v1.vcounter.Q [0];
  assign _0384_ = \mchip.vgad.v0.vcounter.Q [8] | ~(\mchip.vgad.v0.vcounter.Q [9]);
  assign _0385_ = _0093_ | ~(_0108_);
  assign _0386_ = \mchip.vgad.v0.vcounter.Q [6] | \mchip.vgad.v0.vcounter.Q [7];
  assign _0387_ = \mchip.vgad.v0.vcounter.Q [5] | \mchip.vgad.v0.vcounter.Q [4];
  assign _0388_ = _0387_ | _0386_;
  assign _0389_ = _0388_ | _0385_;
  assign _0390_ = _0389_ | _0384_;
  assign _0391_ = _0001_ & ~(_0390_);
  assign _0392_ = io_in[13] | ~(_0002_);
  assign \mchip.vgad.v0.v_clear  = _0392_ | _0391_;
  assign \mchip.vgad.v0.h_clear  = _0392_ | _0001_;
  assign _0393_ = _0071_ & ~(_0369_);
  assign _0394_ = ~(_0393_ & _0060_);
  assign _0395_ = _0000_ & ~(_0394_);
  assign \mchip.vgad.v1.v_clear  = _0395_ | _0392_;
  assign \mchip.vgad.v1.h_clear  = _0392_ | _0000_;
  assign _0473_[1] = \mchip.vgad.v0.vcounter.Q [0] ^ \mchip.vgad.v0.vcounter.Q [1];
  assign _0473_[2] = _0113_ ^ \mchip.vgad.v0.vcounter.Q [2];
  assign _0396_ = _0113_ & \mchip.vgad.v0.vcounter.Q [2];
  assign _0473_[3] = _0396_ ^ \mchip.vgad.v0.vcounter.Q [3];
  assign _0397_ = _0113_ & _0092_;
  assign _0473_[4] = _0397_ ^ \mchip.vgad.v0.vcounter.Q [4];
  assign _0398_ = _0397_ & \mchip.vgad.v0.vcounter.Q [4];
  assign _0473_[5] = _0398_ ^ \mchip.vgad.v0.vcounter.Q [5];
  assign _0399_ = _0397_ & ~(_0250_);
  assign _0473_[6] = _0399_ ^ \mchip.vgad.v0.vcounter.Q [6];
  assign _0400_ = _0399_ & \mchip.vgad.v0.vcounter.Q [6];
  assign _0473_[7] = _0400_ ^ \mchip.vgad.v0.vcounter.Q [7];
  assign _0401_ = _0397_ & ~(_0251_);
  assign _0473_[8] = _0401_ ^ \mchip.vgad.v0.vcounter.Q [8];
  assign _0402_ = _0401_ & \mchip.vgad.v0.vcounter.Q [8];
  assign _0473_[9] = _0402_ ^ \mchip.vgad.v0.vcounter.Q [9];
  assign _0471_[1] = \mchip.livecheck.ledcounter.Q [1] ^ \mchip.livecheck.ledcounter.Q [0];
  assign _0403_ = \mchip.livecheck.ledcounter.Q [1] & \mchip.livecheck.ledcounter.Q [0];
  assign _0471_[2] = _0403_ ^ \mchip.livecheck.ledcounter.Q [2];
  assign _0404_ = _0403_ & \mchip.livecheck.ledcounter.Q [2];
  assign _0471_[3] = _0404_ ^ \mchip.livecheck.ledcounter.Q [3];
  assign _0405_ = ~(\mchip.livecheck.ledcounter.Q [3] & \mchip.livecheck.ledcounter.Q [2]);
  assign _0406_ = _0403_ & ~(_0405_);
  assign _0471_[4] = _0406_ ^ \mchip.livecheck.ledcounter.Q [4];
  assign _0407_ = _0406_ & \mchip.livecheck.ledcounter.Q [4];
  assign _0471_[5] = _0407_ ^ \mchip.livecheck.ledcounter.Q [5];
  assign _0408_ = ~(\mchip.livecheck.ledcounter.Q [5] & \mchip.livecheck.ledcounter.Q [4]);
  assign _0409_ = _0406_ & ~(_0408_);
  assign _0471_[6] = _0409_ ^ \mchip.livecheck.ledcounter.Q [6];
  assign _0410_ = _0409_ & \mchip.livecheck.ledcounter.Q [6];
  assign _0471_[7] = _0410_ ^ \mchip.livecheck.ledcounter.Q [7];
  assign _0411_ = ~(\mchip.livecheck.ledcounter.Q [7] & \mchip.livecheck.ledcounter.Q [6]);
  assign _0412_ = _0411_ | _0408_;
  assign _0413_ = _0406_ & ~(_0412_);
  assign _0471_[8] = _0413_ ^ \mchip.livecheck.ledcounter.Q [8];
  assign _0414_ = _0413_ & \mchip.livecheck.ledcounter.Q [8];
  assign _0471_[9] = _0414_ ^ \mchip.livecheck.ledcounter.Q [9];
  assign _0415_ = ~(\mchip.livecheck.ledcounter.Q [9] & \mchip.livecheck.ledcounter.Q [8]);
  assign _0416_ = _0413_ & ~(_0415_);
  assign _0471_[10] = _0416_ ^ \mchip.livecheck.ledcounter.Q [10];
  assign _0417_ = _0416_ & \mchip.livecheck.ledcounter.Q [10];
  assign _0471_[11] = _0417_ ^ \mchip.livecheck.ledcounter.Q [11];
  assign _0418_ = ~(\mchip.livecheck.ledcounter.Q [11] & \mchip.livecheck.ledcounter.Q [10]);
  assign _0419_ = _0418_ | _0415_;
  assign _0420_ = _0413_ & ~(_0419_);
  assign _0471_[12] = _0420_ ^ \mchip.livecheck.ledcounter.Q [12];
  assign _0421_ = _0420_ & \mchip.livecheck.ledcounter.Q [12];
  assign _0471_[13] = _0421_ ^ \mchip.livecheck.ledcounter.Q [13];
  assign _0422_ = ~(\mchip.livecheck.ledcounter.Q [13] & \mchip.livecheck.ledcounter.Q [12]);
  assign _0423_ = _0420_ & ~(_0422_);
  assign _0471_[14] = _0423_ ^ \mchip.livecheck.ledcounter.Q [14];
  assign _0424_ = _0423_ & \mchip.livecheck.ledcounter.Q [14];
  assign _0471_[15] = _0424_ ^ \mchip.livecheck.ledcounter.Q [15];
  assign _0425_ = ~(\mchip.livecheck.ledcounter.Q [15] & \mchip.livecheck.ledcounter.Q [14]);
  assign _0426_ = _0425_ | _0422_;
  assign _0427_ = _0426_ | _0419_;
  assign _0428_ = _0413_ & ~(_0427_);
  assign _0471_[16] = _0428_ ^ \mchip.livecheck.ledcounter.Q [16];
  assign _0429_ = _0428_ & \mchip.livecheck.ledcounter.Q [16];
  assign _0471_[17] = _0429_ ^ \mchip.livecheck.ledcounter.Q [17];
  assign _0430_ = ~(\mchip.livecheck.ledcounter.Q [17] & \mchip.livecheck.ledcounter.Q [16]);
  assign _0431_ = _0428_ & ~(_0430_);
  assign _0471_[18] = _0431_ ^ \mchip.livecheck.ledcounter.Q [18];
  assign _0432_ = _0431_ & \mchip.livecheck.ledcounter.Q [18];
  assign _0471_[19] = _0432_ ^ \mchip.livecheck.ledcounter.Q [19];
  assign _0433_ = ~(\mchip.livecheck.ledcounter.Q [19] & \mchip.livecheck.ledcounter.Q [18]);
  assign _0434_ = _0433_ | _0430_;
  assign _0435_ = _0428_ & ~(_0434_);
  assign _0471_[20] = _0435_ ^ \mchip.livecheck.ledcounter.Q [20];
  assign _0436_ = _0435_ & \mchip.livecheck.ledcounter.Q [20];
  assign _0471_[21] = _0436_ ^ \mchip.livecheck.ledcounter.Q [21];
  assign _0437_ = ~(\mchip.livecheck.ledcounter.Q [21] & \mchip.livecheck.ledcounter.Q [20]);
  assign _0438_ = _0435_ & ~(_0437_);
  assign _0471_[22] = _0438_ ^ \mchip.livecheck.ledcounter.Q [22];
  assign _0439_ = _0438_ & \mchip.livecheck.ledcounter.Q [22];
  assign _0471_[23] = _0439_ ^ \mchip.livecheck.ledcounter.Q [23];
  assign _0440_ = ~(\mchip.livecheck.ledcounter.Q [23] & \mchip.livecheck.ledcounter.Q [22]);
  assign _0441_ = _0440_ | _0437_;
  assign _0442_ = _0441_ | _0434_;
  assign _0443_ = _0428_ & ~(_0442_);
  assign _0471_[24] = _0443_ ^ \mchip.livecheck.ledcounter.Q [24];
  assign _0444_ = _0443_ & \mchip.livecheck.ledcounter.Q [24];
  assign _0471_[25] = _0444_ ^ \mchip.livecheck.ledcounter.Q [25];
  assign _0445_ = ~(\mchip.livecheck.ledcounter.Q [25] & \mchip.livecheck.ledcounter.Q [24]);
  assign _0446_ = _0443_ & ~(_0445_);
  assign _0471_[26] = _0446_ ^ \mchip.livecheck.ledcounter.Q [26];
  assign _0475_[1] = \mchip.vgad.v1.vcounter.Q [0] ^ \mchip.vgad.v1.vcounter.Q [1];
  assign _0475_[2] = ~(_0072_ ^ \mchip.vgad.v1.vcounter.Q [2]);
  assign _0447_ = \mchip.vgad.v1.vcounter.Q [2] & ~(_0072_);
  assign _0475_[3] = _0447_ ^ \mchip.vgad.v1.vcounter.Q [3];
  assign _0448_ = ~(_0173_ | _0072_);
  assign _0475_[4] = _0448_ ^ \mchip.vgad.v1.vcounter.Q [4];
  assign _0449_ = _0448_ & \mchip.vgad.v1.vcounter.Q [4];
  assign _0475_[5] = _0449_ ^ \mchip.vgad.v1.vcounter.Q [5];
  assign _0450_ = _0448_ & ~(_0142_);
  assign _0475_[6] = _0450_ ^ \mchip.vgad.v1.vcounter.Q [6];
  assign _0451_ = _0450_ & \mchip.vgad.v1.vcounter.Q [6];
  assign _0475_[7] = _0451_ ^ \mchip.vgad.v1.vcounter.Q [7];
  assign _0452_ = _0448_ & ~(_0368_);
  assign _0475_[8] = _0452_ ^ \mchip.vgad.v1.vcounter.Q [8];
  assign _0453_ = _0452_ & ~(_0202_);
  assign _0475_[9] = _0453_ ^ \mchip.vgad.v1.vcounter.Q [9];
  assign _0472_[1] = \mchip.vgad.v0.hcounter.Q [1] ^ \mchip.vgad.v0.hcounter.Q [0];
  assign _0472_[2] = _0012_ ^ \mchip.vgad.v0.hcounter.Q [2];
  assign _0454_ = _0012_ & \mchip.vgad.v0.hcounter.Q [2];
  assign _0472_[3] = _0454_ ^ \mchip.vgad.v0.hcounter.Q [3];
  assign _0472_[4] = _0014_ ^ \mchip.vgad.v0.hcounter.Q [4];
  assign _0455_ = _0014_ & \mchip.vgad.v0.hcounter.Q [4];
  assign _0472_[5] = _0455_ ^ \mchip.vgad.v0.hcounter.Q [5];
  assign _0456_ = _0014_ & ~(_0040_);
  assign _0472_[6] = _0456_ ^ \mchip.vgad.v0.hcounter.Q [6];
  assign _0457_ = _0456_ & \mchip.vgad.v0.hcounter.Q [6];
  assign _0472_[7] = _0457_ ^ \mchip.vgad.v0.hcounter.Q [7];
  assign _0458_ = _0014_ & ~(_0042_);
  assign _0472_[8] = _0458_ ^ \mchip.vgad.v0.hcounter.Q [8];
  assign _0459_ = _0458_ & \mchip.vgad.v0.hcounter.Q [8];
  assign _0472_[9] = _0459_ ^ \mchip.vgad.v0.hcounter.Q [9];
  assign _0474_[1] = \mchip.vgad.v1.hcounter.Q [1] ^ \mchip.vgad.v1.hcounter.Q [0];
  assign _0474_[2] = _0003_ ^ \mchip.vgad.v1.hcounter.Q [2];
  assign _0460_ = _0003_ & \mchip.vgad.v1.hcounter.Q [2];
  assign _0474_[3] = _0460_ ^ \mchip.vgad.v1.hcounter.Q [3];
  assign _0474_[4] = _0005_ ^ \mchip.vgad.v1.hcounter.Q [4];
  assign _0461_ = _0005_ & \mchip.vgad.v1.hcounter.Q [4];
  assign _0474_[5] = _0461_ ^ \mchip.vgad.v1.hcounter.Q [5];
  assign _0462_ = _0005_ & ~(_0022_);
  assign _0474_[6] = _0462_ ^ \mchip.vgad.v1.hcounter.Q [6];
  assign _0463_ = _0462_ & \mchip.vgad.v1.hcounter.Q [6];
  assign _0474_[7] = _0463_ ^ \mchip.vgad.v1.hcounter.Q [7];
  assign _0464_ = _0005_ & ~(_0163_);
  assign _0474_[8] = _0464_ ^ \mchip.vgad.v1.hcounter.Q [8];
  assign _0465_ = _0464_ & \mchip.vgad.v1.hcounter.Q [8];
  assign _0474_[9] = _0465_ ^ \mchip.vgad.v1.hcounter.Q [9];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [0] <= _0470_[0];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [1] <= _0471_[1];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [2] <= _0471_[2];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [3] <= _0471_[3];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [4] <= _0471_[4];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [5] <= _0471_[5];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [6] <= _0471_[6];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [7] <= _0471_[7];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [8] <= _0471_[8];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [9] <= _0471_[9];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [10] <= _0471_[10];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [11] <= _0471_[11];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [12] <= _0471_[12];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [13] <= _0471_[13];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [14] <= _0471_[14];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [15] <= _0471_[15];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [16] <= _0471_[16];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [17] <= _0471_[17];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [18] <= _0471_[18];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [19] <= _0471_[19];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [20] <= _0471_[20];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [21] <= _0471_[21];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [22] <= _0471_[22];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [23] <= _0471_[23];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [24] <= _0471_[24];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [25] <= _0471_[25];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:516.18-523.29|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:32.15-33.44" */
  always @(posedge io_in[12])
    \mchip.livecheck.ledcounter.Q [26] <= _0471_[26];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.v_clear ) \mchip.vgad.v0.vcounter.Q [0] <= 1'h0;
    else if (_0001_) \mchip.vgad.v0.vcounter.Q [0] <= _0467_[0];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.v_clear ) \mchip.vgad.v0.vcounter.Q [1] <= 1'h0;
    else if (_0001_) \mchip.vgad.v0.vcounter.Q [1] <= _0473_[1];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.v_clear ) \mchip.vgad.v0.vcounter.Q [2] <= 1'h0;
    else if (_0001_) \mchip.vgad.v0.vcounter.Q [2] <= _0473_[2];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.v_clear ) \mchip.vgad.v0.vcounter.Q [3] <= 1'h0;
    else if (_0001_) \mchip.vgad.v0.vcounter.Q [3] <= _0473_[3];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.v_clear ) \mchip.vgad.v0.vcounter.Q [4] <= 1'h0;
    else if (_0001_) \mchip.vgad.v0.vcounter.Q [4] <= _0473_[4];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.v_clear ) \mchip.vgad.v0.vcounter.Q [5] <= 1'h0;
    else if (_0001_) \mchip.vgad.v0.vcounter.Q [5] <= _0473_[5];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.v_clear ) \mchip.vgad.v0.vcounter.Q [6] <= 1'h0;
    else if (_0001_) \mchip.vgad.v0.vcounter.Q [6] <= _0473_[6];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.v_clear ) \mchip.vgad.v0.vcounter.Q [7] <= 1'h0;
    else if (_0001_) \mchip.vgad.v0.vcounter.Q [7] <= _0473_[7];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.v_clear ) \mchip.vgad.v0.vcounter.Q [8] <= 1'h0;
    else if (_0001_) \mchip.vgad.v0.vcounter.Q [8] <= _0473_[8];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:169.17-176.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.v_clear ) \mchip.vgad.v0.vcounter.Q [9] <= 1'h0;
    else if (_0001_) \mchip.vgad.v0.vcounter.Q [9] <= _0473_[9];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:190.3-194.24|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (io_in[13]) _0002_ <= 1'h0;
    else _0002_ <= 1'h1;
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.v_clear ) \mchip.vgad.v1.vcounter.Q [0] <= 1'h0;
    else if (_0000_) \mchip.vgad.v1.vcounter.Q [0] <= _0466_[0];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.v_clear ) \mchip.vgad.v1.vcounter.Q [1] <= 1'h0;
    else if (_0000_) \mchip.vgad.v1.vcounter.Q [1] <= _0475_[1];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.v_clear ) \mchip.vgad.v1.vcounter.Q [2] <= 1'h0;
    else if (_0000_) \mchip.vgad.v1.vcounter.Q [2] <= _0475_[2];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.v_clear ) \mchip.vgad.v1.vcounter.Q [3] <= 1'h0;
    else if (_0000_) \mchip.vgad.v1.vcounter.Q [3] <= _0475_[3];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.v_clear ) \mchip.vgad.v1.vcounter.Q [4] <= 1'h0;
    else if (_0000_) \mchip.vgad.v1.vcounter.Q [4] <= _0475_[4];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.v_clear ) \mchip.vgad.v1.vcounter.Q [5] <= 1'h0;
    else if (_0000_) \mchip.vgad.v1.vcounter.Q [5] <= _0475_[5];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.v_clear ) \mchip.vgad.v1.vcounter.Q [6] <= 1'h0;
    else if (_0000_) \mchip.vgad.v1.vcounter.Q [6] <= _0475_[6];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.v_clear ) \mchip.vgad.v1.vcounter.Q [7] <= 1'h0;
    else if (_0000_) \mchip.vgad.v1.vcounter.Q [7] <= _0475_[7];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.v_clear ) \mchip.vgad.v1.vcounter.Q [8] <= 1'h0;
    else if (_0000_) \mchip.vgad.v1.vcounter.Q [8] <= _0475_[8];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:320.17-327.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.v_clear ) \mchip.vgad.v1.vcounter.Q [9] <= 1'h0;
    else if (_0000_) \mchip.vgad.v1.vcounter.Q [9] <= _0475_[9];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.h_clear ) \mchip.vgad.v0.hcounter.Q [0] <= 1'h0;
    else \mchip.vgad.v0.hcounter.Q [0] <= _0469_[0];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.h_clear ) \mchip.vgad.v0.hcounter.Q [1] <= 1'h0;
    else \mchip.vgad.v0.hcounter.Q [1] <= _0472_[1];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.h_clear ) \mchip.vgad.v0.hcounter.Q [2] <= 1'h0;
    else \mchip.vgad.v0.hcounter.Q [2] <= _0472_[2];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.h_clear ) \mchip.vgad.v0.hcounter.Q [3] <= 1'h0;
    else \mchip.vgad.v0.hcounter.Q [3] <= _0472_[3];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.h_clear ) \mchip.vgad.v0.hcounter.Q [4] <= 1'h0;
    else \mchip.vgad.v0.hcounter.Q [4] <= _0472_[4];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.h_clear ) \mchip.vgad.v0.hcounter.Q [5] <= 1'h0;
    else \mchip.vgad.v0.hcounter.Q [5] <= _0472_[5];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.h_clear ) \mchip.vgad.v0.hcounter.Q [6] <= 1'h0;
    else \mchip.vgad.v0.hcounter.Q [6] <= _0472_[6];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.h_clear ) \mchip.vgad.v0.hcounter.Q [7] <= 1'h0;
    else \mchip.vgad.v0.hcounter.Q [7] <= _0472_[7];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.h_clear ) \mchip.vgad.v0.hcounter.Q [8] <= 1'h0;
    else \mchip.vgad.v0.hcounter.Q [8] <= _0472_[8];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:72.15-80.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:139.17-146.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v0.h_clear ) \mchip.vgad.v0.hcounter.Q [9] <= 1'h0;
    else \mchip.vgad.v0.hcounter.Q [9] <= _0472_[9];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.h_clear ) \mchip.vgad.v1.hcounter.Q [0] <= 1'h0;
    else \mchip.vgad.v1.hcounter.Q [0] <= _0468_[0];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.h_clear ) \mchip.vgad.v1.hcounter.Q [1] <= 1'h0;
    else \mchip.vgad.v1.hcounter.Q [1] <= _0474_[1];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.h_clear ) \mchip.vgad.v1.hcounter.Q [2] <= 1'h0;
    else \mchip.vgad.v1.hcounter.Q [2] <= _0474_[2];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.h_clear ) \mchip.vgad.v1.hcounter.Q [3] <= 1'h0;
    else \mchip.vgad.v1.hcounter.Q [3] <= _0474_[3];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.h_clear ) \mchip.vgad.v1.hcounter.Q [4] <= 1'h0;
    else \mchip.vgad.v1.hcounter.Q [4] <= _0474_[4];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.h_clear ) \mchip.vgad.v1.hcounter.Q [5] <= 1'h0;
    else \mchip.vgad.v1.hcounter.Q [5] <= _0474_[5];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.h_clear ) \mchip.vgad.v1.hcounter.Q [6] <= 1'h0;
    else \mchip.vgad.v1.hcounter.Q [6] <= _0474_[6];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.h_clear ) \mchip.vgad.v1.hcounter.Q [7] <= 1'h0;
    else \mchip.vgad.v1.hcounter.Q [7] <= _0474_[7];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.h_clear ) \mchip.vgad.v1.hcounter.Q [8] <= 1'h0;
    else \mchip.vgad.v1.hcounter.Q [8] <= _0474_[8];
  /* \always_ff  = 32'd1 */
  /* src = "d22_wnace_vga_resolution/src/toplevel_chip.v:10.13-15.6|d22_wnace_vga_resolution/src/chip.sv:92.15-100.18|d22_wnace_vga_resolution/src/chip.sv:496.3-505.23|d22_wnace_vga_resolution/src/chip.sv:290.17-297.26|d22_wnace_vga_resolution/src/chip.sv:20.20-29.25" */
  always @(posedge io_in[12])
    if (\mchip.vgad.v1.h_clear ) \mchip.vgad.v1.hcounter.Q [9] <= 1'h0;
    else \mchip.vgad.v1.hcounter.Q [9] <= _0474_[9];
  assign _0466_[9:1] = 9'h000;
  assign _0467_[9:1] = 9'h000;
  assign _0468_[9:1] = 9'h000;
  assign _0469_[9:1] = 9'h000;
  assign _0470_[26:1] = \mchip.livecheck.ledcounter.Q [26:1];
  assign _0471_[0] = _0470_[0];
  assign _0472_[0] = _0469_[0];
  assign _0473_[0] = _0467_[0];
  assign _0474_[0] = _0468_[0];
  assign _0475_[0] = _0466_[0];
  assign { io_out[13:9], io_out[7:6], io_out[4:3], io_out[1:0] } = { 2'h0, \mchip.livecheck.ledcounter.Q [26], \mchip.vgad.VS , \mchip.vgad.HS , io_out[8], io_out[8], io_out[5], io_out[5], io_out[2], io_out[2] };
  assign \mchip.clock  = io_in[12];
  assign \mchip.io_in  = io_in[11:0];
  assign \mchip.io_out  = { \mchip.livecheck.ledcounter.Q [26], \mchip.vgad.VS , \mchip.vgad.HS , io_out[8], io_out[8], io_out[8], io_out[5], io_out[5], io_out[5], io_out[2], io_out[2], io_out[2] };
  assign \mchip.livecheck.CLK_25  = io_in[12];
  assign \mchip.livecheck.led  = \mchip.livecheck.ledcounter.Q [26:19];
  assign \mchip.livecheck.led_count  = \mchip.livecheck.ledcounter.Q ;
  assign \mchip.livecheck.ledcounter.D  = 27'h0000000;
  assign \mchip.livecheck.ledcounter.clear  = 1'h0;
  assign \mchip.livecheck.ledcounter.clock  = io_in[12];
  assign \mchip.livecheck.ledcounter.en  = 1'h1;
  assign \mchip.livecheck.ledcounter.load  = 1'h0;
  assign \mchip.livecheck.ledcounter.up  = 1'h1;
  assign \mchip.reset  = io_in[13];
  assign \mchip.vgad.CLOCK_25  = io_in[12];
  assign \mchip.vgad.CLOCK_29_5  = io_in[12];
  assign \mchip.vgad.VGA_BLUE  = { io_out[8], io_out[8], io_out[8] };
  assign \mchip.vgad.VGA_BLUE_640  = 8'h00;
  assign \mchip.vgad.VGA_BLUE_800  = 8'h00;
  assign \mchip.vgad.VGA_GREEN  = { io_out[5], io_out[5], io_out[5] };
  assign \mchip.vgad.VGA_GREEN_640  = 8'h00;
  assign \mchip.vgad.VGA_GREEN_800  = 8'h00;
  assign \mchip.vgad.VGA_RED  = { io_out[2], io_out[2], io_out[2] };
  assign \mchip.vgad.VGA_RED_640  = 8'h00;
  assign \mchip.vgad.VGA_RED_800  = 8'h00;
  assign \mchip.vgad.choose_vga_mode  = io_in[0];
  assign \mchip.vgad.col_640  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.col_800  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g0.VGA_BLUE  = 8'h00;
  assign \mchip.vgad.g0.VGA_GREEN  = 8'h00;
  assign \mchip.vgad.g0.VGA_RED  = 8'h00;
  assign \mchip.vgad.g0.clock  = io_in[12];
  assign \mchip.vgad.g0.col  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r0.col  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r0.row  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r0.x.delta  = 10'h050;
  assign \mchip.vgad.g0.r0.x.high  = 10'h0a0;
  assign \mchip.vgad.g0.r0.x.low  = 10'h050;
  assign \mchip.vgad.g0.r0.x.rc.high  = 10'h0a0;
  assign \mchip.vgad.g0.r0.x.rc.higher.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r0.x.rc.higher.B  = 10'h0a0;
  assign \mchip.vgad.g0.r0.x.rc.low  = 10'h050;
  assign \mchip.vgad.g0.r0.x.rc.lower.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r0.x.rc.lower.B  = 10'h050;
  assign \mchip.vgad.g0.r0.x.rc.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r0.x.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r0.y.delta  = 9'h0f0;
  assign \mchip.vgad.g0.r0.y.high  = 9'h0f0;
  assign \mchip.vgad.g0.r0.y.low  = 9'h000;
  assign \mchip.vgad.g0.r0.y.rc.high  = 9'h0f0;
  assign \mchip.vgad.g0.r0.y.rc.higher.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r0.y.rc.higher.B  = 9'h0f0;
  assign \mchip.vgad.g0.r0.y.rc.low  = 9'h000;
  assign \mchip.vgad.g0.r0.y.rc.lower.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r0.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g0.r0.y.rc.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r0.y.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r1.col  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r1.row  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r1.x.delta  = 10'h050;
  assign \mchip.vgad.g0.r1.x.high  = 10'h0f0;
  assign \mchip.vgad.g0.r1.x.low  = 10'h0a0;
  assign \mchip.vgad.g0.r1.x.rc.high  = 10'h0f0;
  assign \mchip.vgad.g0.r1.x.rc.higher.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r1.x.rc.higher.B  = 10'h0f0;
  assign \mchip.vgad.g0.r1.x.rc.low  = 10'h0a0;
  assign \mchip.vgad.g0.r1.x.rc.lower.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r1.x.rc.lower.B  = 10'h0a0;
  assign \mchip.vgad.g0.r1.x.rc.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r1.x.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r1.y.delta  = 9'h0f0;
  assign \mchip.vgad.g0.r1.y.high  = 9'h0f0;
  assign \mchip.vgad.g0.r1.y.low  = 9'h000;
  assign \mchip.vgad.g0.r1.y.rc.high  = 9'h0f0;
  assign \mchip.vgad.g0.r1.y.rc.higher.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r1.y.rc.higher.B  = 9'h0f0;
  assign \mchip.vgad.g0.r1.y.rc.low  = 9'h000;
  assign \mchip.vgad.g0.r1.y.rc.lower.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r1.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g0.r1.y.rc.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r1.y.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r2.col  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r2.row  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r2.x.delta  = 10'h050;
  assign \mchip.vgad.g0.r2.x.high  = 10'h140;
  assign \mchip.vgad.g0.r2.x.low  = 10'h0f0;
  assign \mchip.vgad.g0.r2.x.rc.high  = 10'h140;
  assign \mchip.vgad.g0.r2.x.rc.higher.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r2.x.rc.higher.B  = 10'h140;
  assign \mchip.vgad.g0.r2.x.rc.low  = 10'h0f0;
  assign \mchip.vgad.g0.r2.x.rc.lower.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r2.x.rc.lower.B  = 10'h0f0;
  assign \mchip.vgad.g0.r2.x.rc.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r2.x.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r2.y.delta  = 9'h0f0;
  assign \mchip.vgad.g0.r2.y.high  = 9'h0f0;
  assign \mchip.vgad.g0.r2.y.low  = 9'h000;
  assign \mchip.vgad.g0.r2.y.rc.high  = 9'h0f0;
  assign \mchip.vgad.g0.r2.y.rc.higher.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r2.y.rc.higher.B  = 9'h0f0;
  assign \mchip.vgad.g0.r2.y.rc.low  = 9'h000;
  assign \mchip.vgad.g0.r2.y.rc.lower.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r2.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g0.r2.y.rc.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r2.y.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r3.col  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r3.row  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r3.x.delta  = 10'h050;
  assign \mchip.vgad.g0.r3.x.high  = 10'h190;
  assign \mchip.vgad.g0.r3.x.low  = 10'h140;
  assign \mchip.vgad.g0.r3.x.rc.high  = 10'h190;
  assign \mchip.vgad.g0.r3.x.rc.higher.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r3.x.rc.higher.B  = 10'h190;
  assign \mchip.vgad.g0.r3.x.rc.low  = 10'h140;
  assign \mchip.vgad.g0.r3.x.rc.lower.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r3.x.rc.lower.B  = 10'h140;
  assign \mchip.vgad.g0.r3.x.rc.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r3.x.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r3.y.delta  = 9'h0f0;
  assign \mchip.vgad.g0.r3.y.high  = 9'h0f0;
  assign \mchip.vgad.g0.r3.y.low  = 9'h000;
  assign \mchip.vgad.g0.r3.y.rc.high  = 9'h0f0;
  assign \mchip.vgad.g0.r3.y.rc.higher.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r3.y.rc.higher.B  = 9'h0f0;
  assign \mchip.vgad.g0.r3.y.rc.low  = 9'h000;
  assign \mchip.vgad.g0.r3.y.rc.lower.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r3.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g0.r3.y.rc.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r3.y.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r4.col  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r4.row  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r4.x.delta  = 10'h050;
  assign \mchip.vgad.g0.r4.x.high  = 10'h1e0;
  assign \mchip.vgad.g0.r4.x.low  = 10'h190;
  assign \mchip.vgad.g0.r4.x.rc.high  = 10'h1e0;
  assign \mchip.vgad.g0.r4.x.rc.higher.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r4.x.rc.higher.B  = 10'h1e0;
  assign \mchip.vgad.g0.r4.x.rc.low  = 10'h190;
  assign \mchip.vgad.g0.r4.x.rc.lower.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r4.x.rc.lower.B  = 10'h190;
  assign \mchip.vgad.g0.r4.x.rc.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r4.x.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r4.y.delta  = 9'h0f0;
  assign \mchip.vgad.g0.r4.y.high  = 9'h0f0;
  assign \mchip.vgad.g0.r4.y.low  = 9'h000;
  assign \mchip.vgad.g0.r4.y.rc.high  = 9'h0f0;
  assign \mchip.vgad.g0.r4.y.rc.higher.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r4.y.rc.higher.B  = 9'h0f0;
  assign \mchip.vgad.g0.r4.y.rc.low  = 9'h000;
  assign \mchip.vgad.g0.r4.y.rc.lower.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r4.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g0.r4.y.rc.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r4.y.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r5.col  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r5.row  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r5.x.delta  = 10'h050;
  assign \mchip.vgad.g0.r5.x.high  = 10'h230;
  assign \mchip.vgad.g0.r5.x.low  = 10'h1e0;
  assign \mchip.vgad.g0.r5.x.rc.high  = 10'h230;
  assign \mchip.vgad.g0.r5.x.rc.higher.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r5.x.rc.higher.B  = 10'h230;
  assign \mchip.vgad.g0.r5.x.rc.low  = 10'h1e0;
  assign \mchip.vgad.g0.r5.x.rc.lower.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r5.x.rc.lower.B  = 10'h1e0;
  assign \mchip.vgad.g0.r5.x.rc.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r5.x.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r5.y.delta  = 9'h0f0;
  assign \mchip.vgad.g0.r5.y.high  = 9'h0f0;
  assign \mchip.vgad.g0.r5.y.low  = 9'h000;
  assign \mchip.vgad.g0.r5.y.rc.high  = 9'h0f0;
  assign \mchip.vgad.g0.r5.y.rc.higher.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r5.y.rc.higher.B  = 9'h0f0;
  assign \mchip.vgad.g0.r5.y.rc.low  = 9'h000;
  assign \mchip.vgad.g0.r5.y.rc.lower.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r5.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g0.r5.y.rc.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r5.y.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r6.col  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r6.row  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r6.x.delta  = 10'h050;
  assign \mchip.vgad.g0.r6.x.high  = 10'h280;
  assign \mchip.vgad.g0.r6.x.low  = 10'h230;
  assign \mchip.vgad.g0.r6.x.rc.high  = 10'h280;
  assign \mchip.vgad.g0.r6.x.rc.higher.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r6.x.rc.higher.B  = 10'h280;
  assign \mchip.vgad.g0.r6.x.rc.low  = 10'h230;
  assign \mchip.vgad.g0.r6.x.rc.lower.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r6.x.rc.lower.B  = 10'h230;
  assign \mchip.vgad.g0.r6.x.rc.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r6.x.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.g0.r6.y.delta  = 9'h0f0;
  assign \mchip.vgad.g0.r6.y.high  = 9'h0f0;
  assign \mchip.vgad.g0.r6.y.low  = 9'h000;
  assign \mchip.vgad.g0.r6.y.rc.high  = 9'h0f0;
  assign \mchip.vgad.g0.r6.y.rc.higher.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r6.y.rc.higher.B  = 9'h0f0;
  assign \mchip.vgad.g0.r6.y.rc.low  = 9'h000;
  assign \mchip.vgad.g0.r6.y.rc.lower.A  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r6.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g0.r6.y.rc.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.r6.y.val  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g0.reset  = io_in[13];
  assign \mchip.vgad.g0.row  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.g1.VGA_BLUE  = 8'h00;
  assign \mchip.vgad.g1.VGA_GREEN  = 8'h00;
  assign \mchip.vgad.g1.VGA_RED  = 8'h00;
  assign \mchip.vgad.g1.clock  = io_in[12];
  assign \mchip.vgad.g1.col  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r0.col  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r0.row  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r0.x.delta  = 10'h064;
  assign \mchip.vgad.g1.r0.x.high  = 10'h0c8;
  assign \mchip.vgad.g1.r0.x.low  = 10'h064;
  assign \mchip.vgad.g1.r0.x.rc.high  = 10'h0c8;
  assign \mchip.vgad.g1.r0.x.rc.higher.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r0.x.rc.higher.B  = 10'h0c8;
  assign \mchip.vgad.g1.r0.x.rc.low  = 10'h064;
  assign \mchip.vgad.g1.r0.x.rc.lower.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r0.x.rc.lower.B  = 10'h064;
  assign \mchip.vgad.g1.r0.x.rc.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r0.x.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r0.y.delta  = 9'h03c;
  assign \mchip.vgad.g1.r0.y.high  = 9'h03c;
  assign \mchip.vgad.g1.r0.y.low  = 9'h000;
  assign \mchip.vgad.g1.r0.y.rc.high  = 9'h03c;
  assign \mchip.vgad.g1.r0.y.rc.higher.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r0.y.rc.higher.B  = 9'h03c;
  assign \mchip.vgad.g1.r0.y.rc.low  = 9'h000;
  assign \mchip.vgad.g1.r0.y.rc.lower.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r0.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g1.r0.y.rc.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r0.y.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r1.col  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r1.row  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r1.x.delta  = 10'h064;
  assign \mchip.vgad.g1.r1.x.high  = 10'h12c;
  assign \mchip.vgad.g1.r1.x.low  = 10'h0c8;
  assign \mchip.vgad.g1.r1.x.rc.high  = 10'h12c;
  assign \mchip.vgad.g1.r1.x.rc.higher.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r1.x.rc.higher.B  = 10'h12c;
  assign \mchip.vgad.g1.r1.x.rc.low  = 10'h0c8;
  assign \mchip.vgad.g1.r1.x.rc.lower.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r1.x.rc.lower.B  = 10'h0c8;
  assign \mchip.vgad.g1.r1.x.rc.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r1.x.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r1.y.delta  = 9'h078;
  assign \mchip.vgad.g1.r1.y.high  = 9'h078;
  assign \mchip.vgad.g1.r1.y.low  = 9'h000;
  assign \mchip.vgad.g1.r1.y.rc.high  = 9'h078;
  assign \mchip.vgad.g1.r1.y.rc.higher.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r1.y.rc.higher.B  = 9'h078;
  assign \mchip.vgad.g1.r1.y.rc.low  = 9'h000;
  assign \mchip.vgad.g1.r1.y.rc.lower.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r1.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g1.r1.y.rc.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r1.y.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r2.col  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r2.row  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r2.x.delta  = 10'h064;
  assign \mchip.vgad.g1.r2.x.high  = 10'h190;
  assign \mchip.vgad.g1.r2.x.low  = 10'h12c;
  assign \mchip.vgad.g1.r2.x.rc.high  = 10'h190;
  assign \mchip.vgad.g1.r2.x.rc.higher.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r2.x.rc.higher.B  = 10'h190;
  assign \mchip.vgad.g1.r2.x.rc.low  = 10'h12c;
  assign \mchip.vgad.g1.r2.x.rc.lower.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r2.x.rc.lower.B  = 10'h12c;
  assign \mchip.vgad.g1.r2.x.rc.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r2.x.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r2.y.delta  = 9'h0b4;
  assign \mchip.vgad.g1.r2.y.high  = 9'h0b4;
  assign \mchip.vgad.g1.r2.y.low  = 9'h000;
  assign \mchip.vgad.g1.r2.y.rc.high  = 9'h0b4;
  assign \mchip.vgad.g1.r2.y.rc.higher.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r2.y.rc.higher.B  = 9'h0b4;
  assign \mchip.vgad.g1.r2.y.rc.low  = 9'h000;
  assign \mchip.vgad.g1.r2.y.rc.lower.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r2.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g1.r2.y.rc.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r2.y.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r3.col  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r3.row  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r3.x.delta  = 10'h064;
  assign \mchip.vgad.g1.r3.x.high  = 10'h1f4;
  assign \mchip.vgad.g1.r3.x.low  = 10'h190;
  assign \mchip.vgad.g1.r3.x.rc.high  = 10'h1f4;
  assign \mchip.vgad.g1.r3.x.rc.higher.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r3.x.rc.higher.B  = 10'h1f4;
  assign \mchip.vgad.g1.r3.x.rc.low  = 10'h190;
  assign \mchip.vgad.g1.r3.x.rc.lower.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r3.x.rc.lower.B  = 10'h190;
  assign \mchip.vgad.g1.r3.x.rc.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r3.x.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r3.y.delta  = 9'h0f0;
  assign \mchip.vgad.g1.r3.y.high  = 9'h0f0;
  assign \mchip.vgad.g1.r3.y.low  = 9'h000;
  assign \mchip.vgad.g1.r3.y.rc.high  = 9'h0f0;
  assign \mchip.vgad.g1.r3.y.rc.higher.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r3.y.rc.higher.B  = 9'h0f0;
  assign \mchip.vgad.g1.r3.y.rc.low  = 9'h000;
  assign \mchip.vgad.g1.r3.y.rc.lower.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r3.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g1.r3.y.rc.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r3.y.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r4.col  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r4.row  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r4.x.delta  = 10'h064;
  assign \mchip.vgad.g1.r4.x.high  = 10'h258;
  assign \mchip.vgad.g1.r4.x.low  = 10'h1f4;
  assign \mchip.vgad.g1.r4.x.rc.high  = 10'h258;
  assign \mchip.vgad.g1.r4.x.rc.higher.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r4.x.rc.higher.B  = 10'h258;
  assign \mchip.vgad.g1.r4.x.rc.low  = 10'h1f4;
  assign \mchip.vgad.g1.r4.x.rc.lower.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r4.x.rc.lower.B  = 10'h1f4;
  assign \mchip.vgad.g1.r4.x.rc.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r4.x.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r4.y.delta  = 9'h12c;
  assign \mchip.vgad.g1.r4.y.high  = 9'h12c;
  assign \mchip.vgad.g1.r4.y.low  = 9'h000;
  assign \mchip.vgad.g1.r4.y.rc.high  = 9'h12c;
  assign \mchip.vgad.g1.r4.y.rc.higher.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r4.y.rc.higher.B  = 9'h12c;
  assign \mchip.vgad.g1.r4.y.rc.low  = 9'h000;
  assign \mchip.vgad.g1.r4.y.rc.lower.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r4.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g1.r4.y.rc.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r4.y.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r5.col  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r5.row  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r5.x.delta  = 10'h064;
  assign \mchip.vgad.g1.r5.x.high  = 10'h2bc;
  assign \mchip.vgad.g1.r5.x.low  = 10'h258;
  assign \mchip.vgad.g1.r5.x.rc.high  = 10'h2bc;
  assign \mchip.vgad.g1.r5.x.rc.higher.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r5.x.rc.higher.B  = 10'h2bc;
  assign \mchip.vgad.g1.r5.x.rc.low  = 10'h258;
  assign \mchip.vgad.g1.r5.x.rc.lower.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r5.x.rc.lower.B  = 10'h258;
  assign \mchip.vgad.g1.r5.x.rc.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r5.x.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r5.y.delta  = 9'h168;
  assign \mchip.vgad.g1.r5.y.high  = 9'h168;
  assign \mchip.vgad.g1.r5.y.low  = 9'h000;
  assign \mchip.vgad.g1.r5.y.rc.high  = 9'h168;
  assign \mchip.vgad.g1.r5.y.rc.higher.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r5.y.rc.higher.B  = 9'h168;
  assign \mchip.vgad.g1.r5.y.rc.low  = 9'h000;
  assign \mchip.vgad.g1.r5.y.rc.lower.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r5.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g1.r5.y.rc.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r5.y.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r6.col  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r6.row  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r6.x.delta  = 10'h064;
  assign \mchip.vgad.g1.r6.x.high  = 10'h320;
  assign \mchip.vgad.g1.r6.x.low  = 10'h2bc;
  assign \mchip.vgad.g1.r6.x.rc.high  = 10'h320;
  assign \mchip.vgad.g1.r6.x.rc.higher.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r6.x.rc.higher.B  = 10'h320;
  assign \mchip.vgad.g1.r6.x.rc.low  = 10'h2bc;
  assign \mchip.vgad.g1.r6.x.rc.lower.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r6.x.rc.lower.B  = 10'h2bc;
  assign \mchip.vgad.g1.r6.x.rc.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r6.x.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.g1.r6.y.delta  = 9'h1a4;
  assign \mchip.vgad.g1.r6.y.high  = 9'h1a4;
  assign \mchip.vgad.g1.r6.y.low  = 9'h000;
  assign \mchip.vgad.g1.r6.y.rc.high  = 9'h1a4;
  assign \mchip.vgad.g1.r6.y.rc.higher.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r6.y.rc.higher.B  = 9'h1a4;
  assign \mchip.vgad.g1.r6.y.rc.low  = 9'h000;
  assign \mchip.vgad.g1.r6.y.rc.lower.A  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r6.y.rc.lower.B  = 9'h000;
  assign \mchip.vgad.g1.r6.y.rc.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.r6.y.val  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.g1.reset  = io_in[13];
  assign \mchip.vgad.g1.row  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.reset  = io_in[13];
  assign \mchip.vgad.row_640  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.row_800  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.v0.CLOCK_25  = io_in[12];
  assign \mchip.vgad.v0.clock  = io_in[12];
  assign \mchip.vgad.v0.col  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.v0.hcounter.D  = 10'h000;
  assign \mchip.vgad.v0.hcounter.clear  = \mchip.vgad.v0.h_clear ;
  assign \mchip.vgad.v0.hcounter.clock  = io_in[12];
  assign \mchip.vgad.v0.hcounter.en  = 1'h1;
  assign \mchip.vgad.v0.hcounter.load  = 1'h0;
  assign \mchip.vgad.v0.hcounter.up  = 1'h1;
  assign \mchip.vgad.v0.horiz_clock_counter  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.v0.hpulse_oc.delta  = 10'h060;
  assign \mchip.vgad.v0.hpulse_oc.high  = 10'h2f0;
  assign \mchip.vgad.v0.hpulse_oc.low  = 10'h290;
  assign \mchip.vgad.v0.hpulse_oc.rc.high  = 10'h2f0;
  assign \mchip.vgad.v0.hpulse_oc.rc.higher.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.v0.hpulse_oc.rc.higher.B  = 10'h2f0;
  assign \mchip.vgad.v0.hpulse_oc.rc.low  = 10'h290;
  assign \mchip.vgad.v0.hpulse_oc.rc.lower.A  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.v0.hpulse_oc.rc.lower.B  = 10'h290;
  assign \mchip.vgad.v0.hpulse_oc.rc.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.v0.hpulse_oc.val  = \mchip.vgad.v0.hcounter.Q ;
  assign \mchip.vgad.v0.reset  = io_in[13];
  assign \mchip.vgad.v0.row  = \mchip.vgad.v0.vcounter.Q [8:0];
  assign \mchip.vgad.v0.state [31:1] = 31'h00000000;
  assign \mchip.vgad.v0.vcounter.D  = 10'h000;
  assign \mchip.vgad.v0.vcounter.clear  = \mchip.vgad.v0.v_clear ;
  assign \mchip.vgad.v0.vcounter.clock  = io_in[12];
  assign \mchip.vgad.v0.vcounter.load  = 1'h0;
  assign \mchip.vgad.v0.vcounter.up  = 1'h1;
  assign \mchip.vgad.v0.vert_row_counter  = \mchip.vgad.v0.vcounter.Q ;
  assign \mchip.vgad.v0.vpulse_oc.delta  = 10'h002;
  assign \mchip.vgad.v0.vpulse_oc.high  = 10'h1ec;
  assign \mchip.vgad.v0.vpulse_oc.low  = 10'h1ea;
  assign \mchip.vgad.v0.vpulse_oc.rc.high  = 10'h1ec;
  assign \mchip.vgad.v0.vpulse_oc.rc.higher.A  = \mchip.vgad.v0.vcounter.Q ;
  assign \mchip.vgad.v0.vpulse_oc.rc.higher.B  = 10'h1ec;
  assign \mchip.vgad.v0.vpulse_oc.rc.low  = 10'h1ea;
  assign \mchip.vgad.v0.vpulse_oc.rc.lower.A  = \mchip.vgad.v0.vcounter.Q ;
  assign \mchip.vgad.v0.vpulse_oc.rc.lower.B  = 10'h1ea;
  assign \mchip.vgad.v0.vpulse_oc.rc.val  = \mchip.vgad.v0.vcounter.Q ;
  assign \mchip.vgad.v0.vpulse_oc.val  = \mchip.vgad.v0.vcounter.Q ;
  assign \mchip.vgad.v1.CLOCK_29_5  = io_in[12];
  assign \mchip.vgad.v1.clock  = io_in[12];
  assign \mchip.vgad.v1.col  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.v1.hcounter.D  = 10'h000;
  assign \mchip.vgad.v1.hcounter.clear  = \mchip.vgad.v1.h_clear ;
  assign \mchip.vgad.v1.hcounter.clock  = io_in[12];
  assign \mchip.vgad.v1.hcounter.en  = 1'h1;
  assign \mchip.vgad.v1.hcounter.load  = 1'h0;
  assign \mchip.vgad.v1.hcounter.up  = 1'h1;
  assign \mchip.vgad.v1.horiz_clock_counter  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.v1.hpulse_oc.delta  = 10'h048;
  assign \mchip.vgad.v1.hpulse_oc.high  = 10'h380;
  assign \mchip.vgad.v1.hpulse_oc.low  = 10'h338;
  assign \mchip.vgad.v1.hpulse_oc.rc.high  = 10'h380;
  assign \mchip.vgad.v1.hpulse_oc.rc.higher.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.v1.hpulse_oc.rc.higher.B  = 10'h380;
  assign \mchip.vgad.v1.hpulse_oc.rc.low  = 10'h338;
  assign \mchip.vgad.v1.hpulse_oc.rc.lower.A  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.v1.hpulse_oc.rc.lower.B  = 10'h338;
  assign \mchip.vgad.v1.hpulse_oc.rc.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.v1.hpulse_oc.val  = \mchip.vgad.v1.hcounter.Q ;
  assign \mchip.vgad.v1.reset  = io_in[13];
  assign \mchip.vgad.v1.row  = \mchip.vgad.v1.vcounter.Q [8:0];
  assign \mchip.vgad.v1.state  = { 31'h00000000, \mchip.vgad.v0.state [0] };
  assign \mchip.vgad.v1.vcounter.D  = 10'h000;
  assign \mchip.vgad.v1.vcounter.clear  = \mchip.vgad.v1.v_clear ;
  assign \mchip.vgad.v1.vcounter.clock  = io_in[12];
  assign \mchip.vgad.v1.vcounter.load  = 1'h0;
  assign \mchip.vgad.v1.vcounter.up  = 1'h1;
  assign \mchip.vgad.v1.vert_row_counter  = \mchip.vgad.v1.vcounter.Q ;
  assign \mchip.vgad.v1.vpulse_oc.delta  = 10'h007;
  assign \mchip.vgad.v1.vpulse_oc.high  = 10'h1ea;
  assign \mchip.vgad.v1.vpulse_oc.low  = 10'h1e3;
  assign \mchip.vgad.v1.vpulse_oc.rc.high  = 10'h1ea;
  assign \mchip.vgad.v1.vpulse_oc.rc.higher.A  = \mchip.vgad.v1.vcounter.Q ;
  assign \mchip.vgad.v1.vpulse_oc.rc.higher.B  = 10'h1ea;
  assign \mchip.vgad.v1.vpulse_oc.rc.low  = 10'h1e3;
  assign \mchip.vgad.v1.vpulse_oc.rc.lower.A  = \mchip.vgad.v1.vcounter.Q ;
  assign \mchip.vgad.v1.vpulse_oc.rc.lower.B  = 10'h1e3;
  assign \mchip.vgad.v1.vpulse_oc.rc.val  = \mchip.vgad.v1.vcounter.Q ;
  assign \mchip.vgad.v1.vpulse_oc.val  = \mchip.vgad.v1.vcounter.Q ;
  assign \mchip.virtual_leds  = \mchip.livecheck.ledcounter.Q [26:19];
endmodule
