Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 12 11:57:40 2023
| Host         : DESKTOP-L3VUCB2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file audio_testbench_timing_summary_routed.rpt -pb audio_testbench_timing_summary_routed.pb -rpx audio_testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_testbench
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 497 register/latch pins with no clock driven by root clock pin: clk_10mhz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.278        0.000                      0                 9572        0.022        0.000                      0                 9572        3.000        0.000                       0                  4513  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_100              {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                    0.278        0.000                      0                 9101        0.022        0.000                      0                 9101        3.000        0.000                       0                  4273  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       12.668        0.000                      0                  471        0.032        0.000                      0                  471        9.437        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/gain1_to_sum_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100 fall@5.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.456ns (10.753%)  route 3.785ns (89.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 9.962 - 5.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.724     5.486    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X56Y39         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=198, routed)         3.785     9.727    equalizer_left/m_axis_data_tvalid
    SLICE_X40Y60         FDRE                                         r  equalizer_left/gain1_to_sum_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 fall edge)    5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.480     9.962    equalizer_left/CLK
    SLICE_X40Y60         FDRE                                         r  equalizer_left/gain1_to_sum_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.242    
                         clock uncertainty           -0.035    10.207    
    SLICE_X40Y60         FDRE (Setup_fdre_C_CE)      -0.202    10.005    equalizer_left/gain1_to_sum_reg[23]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/gain1_to_sum_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100 fall@5.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 9.961 - 5.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.724     5.486    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X56Y39         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=198, routed)         3.733     9.675    equalizer_left/m_axis_data_tvalid
    SLICE_X41Y61         FDRE                                         r  equalizer_left/gain1_to_sum_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 fall edge)    5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.479     9.961    equalizer_left/CLK
    SLICE_X41Y61         FDRE                                         r  equalizer_left/gain1_to_sum_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.241    
                         clock uncertainty           -0.035    10.206    
    SLICE_X41Y61         FDRE (Setup_fdre_C_CE)      -0.202    10.004    equalizer_left/gain1_to_sum_reg[21]
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/gain1_to_sum_reg[22]/CE
                            (falling edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100 fall@5.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.456ns (10.886%)  route 3.733ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 9.961 - 5.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.724     5.486    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X56Y39         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=198, routed)         3.733     9.675    equalizer_left/m_axis_data_tvalid
    SLICE_X41Y61         FDRE                                         r  equalizer_left/gain1_to_sum_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 fall edge)    5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.479     9.961    equalizer_left/CLK
    SLICE_X41Y61         FDRE                                         r  equalizer_left/gain1_to_sum_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.241    
                         clock uncertainty           -0.035    10.206    
    SLICE_X41Y61         FDRE (Setup_fdre_C_CE)      -0.202    10.004    equalizer_left/gain1_to_sum_reg[22]
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/gain1_to_sum_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100 fall@5.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.456ns (10.987%)  route 3.695ns (89.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 9.963 - 5.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.724     5.486    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X56Y39         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=198, routed)         3.695     9.637    equalizer_left/m_axis_data_tvalid
    SLICE_X45Y55         FDRE                                         r  equalizer_left/gain1_to_sum_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 fall edge)    5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.481     9.963    equalizer_left/CLK
    SLICE_X45Y55         FDRE                                         r  equalizer_left/gain1_to_sum_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.243    
                         clock uncertainty           -0.035    10.208    
    SLICE_X45Y55         FDRE (Setup_fdre_C_CE)      -0.202    10.006    equalizer_left/gain1_to_sum_reg[10]
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/gain1_to_sum_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100 fall@5.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.456ns (11.004%)  route 3.688ns (88.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 9.964 - 5.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.724     5.486    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X56Y39         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=198, routed)         3.688     9.630    equalizer_left/m_axis_data_tvalid
    SLICE_X43Y54         FDRE                                         r  equalizer_left/gain1_to_sum_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 fall edge)    5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.482     9.964    equalizer_left/CLK
    SLICE_X43Y54         FDRE                                         r  equalizer_left/gain1_to_sum_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.244    
                         clock uncertainty           -0.035    10.209    
    SLICE_X43Y54         FDRE (Setup_fdre_C_CE)      -0.202    10.007    equalizer_left/gain1_to_sum_reg[1]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/gain1_to_sum_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100 fall@5.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.456ns (11.056%)  route 3.668ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 9.964 - 5.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.724     5.486    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X56Y39         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=198, routed)         3.668     9.611    equalizer_left/m_axis_data_tvalid
    SLICE_X41Y54         FDRE                                         r  equalizer_left/gain1_to_sum_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 fall edge)    5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.482     9.964    equalizer_left/CLK
    SLICE_X41Y54         FDRE                                         r  equalizer_left/gain1_to_sum_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.244    
                         clock uncertainty           -0.035    10.209    
    SLICE_X41Y54         FDRE (Setup_fdre_C_CE)      -0.202    10.007    equalizer_left/gain1_to_sum_reg[0]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/gain1_to_sum_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100 fall@5.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.456ns (11.091%)  route 3.655ns (88.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 9.963 - 5.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.724     5.486    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X56Y39         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=198, routed)         3.655     9.598    equalizer_left/m_axis_data_tvalid
    SLICE_X46Y56         FDRE                                         r  equalizer_left/gain1_to_sum_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 fall edge)    5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.481     9.963    equalizer_left/CLK
    SLICE_X46Y56         FDRE                                         r  equalizer_left/gain1_to_sum_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.243    
                         clock uncertainty           -0.035    10.208    
    SLICE_X46Y56         FDRE (Setup_fdre_C_CE)      -0.164    10.044    equalizer_left/gain1_to_sum_reg[11]
  -------------------------------------------------------------------
                         required time                         10.044    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/gain5_to_sum_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100 fall@5.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.456ns (11.064%)  route 3.665ns (88.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.724     5.486    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X56Y39         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=198, routed)         3.665     9.608    equalizer_left/m_axis_data_tvalid
    SLICE_X63Y58         FDRE                                         r  equalizer_left/gain5_to_sum_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 fall edge)    5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.542    10.024    equalizer_left/CLK
    SLICE_X63Y58         FDRE                                         r  equalizer_left/gain5_to_sum_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.304    
                         clock uncertainty           -0.035    10.269    
    SLICE_X63Y58         FDRE (Setup_fdre_C_CE)      -0.202    10.067    equalizer_left/gain5_to_sum_reg[15]
  -------------------------------------------------------------------
                         required time                         10.067    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/gain4_to_sum_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100 fall@5.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.456ns (10.900%)  route 3.727ns (89.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 10.091 - 5.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.724     5.486    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X56Y39         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=198, routed)         3.727     9.670    equalizer_left/m_axis_data_tvalid
    SLICE_X95Y59         FDRE                                         r  equalizer_left/gain4_to_sum_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 fall edge)    5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.609    10.091    equalizer_left/CLK
    SLICE_X95Y59         FDRE                                         r  equalizer_left/gain4_to_sum_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.371    
                         clock uncertainty           -0.035    10.336    
    SLICE_X95Y59         FDRE (Setup_fdre_C_CE)      -0.202    10.134    equalizer_left/gain4_to_sum_reg[10]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/gain4_to_sum_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100 fall@5.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.456ns (10.900%)  route 3.727ns (89.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 10.091 - 5.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.724     5.486    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X56Y39         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.456     5.942 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tvalid_int_reg/Q
                         net (fo=198, routed)         3.727     9.670    equalizer_left/m_axis_data_tvalid
    SLICE_X95Y59         FDRE                                         r  equalizer_left/gain4_to_sum_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 fall edge)    5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972     8.392    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 f  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        1.609    10.091    equalizer_left/CLK
    SLICE_X95Y59         FDRE                                         r  equalizer_left/gain4_to_sum_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.280    10.371    
                         clock uncertainty           -0.035    10.336    
    SLICE_X95Y59         FDRE (Setup_fdre_C_CE)      -0.202    10.134    equalizer_left/gain4_to_sum_reg[9]
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  0.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.550     1.497    equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X32Y78         FDRE                                         r  equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.148     1.645 r  equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[3]/Q
                         net (fo=1, routed)           0.171     1.816    equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[3]
    RAMB36_X2Y15         RAMB36E1                                     r  equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.854     2.049    equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB36_X2Y15         RAMB36E1                                     r  equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.550    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.243     1.793    equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.589%)  route 0.221ns (57.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.575     1.522    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X54Y33         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[2]/Q
                         net (fo=1, routed)           0.221     1.907    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[2]
    RAMB36_X3Y6          RAMB36E1                                     r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.883     2.078    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB36_X3Y6          RAMB36E1                                     r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.578    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.874    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.742%)  route 0.121ns (46.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.558     1.505    equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X48Y52         FDRE                                         r  equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/Q
                         net (fo=1, routed)           0.121     1.767    equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[15]
    SLICE_X46Y52         SRL16E                                       r  equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.827     2.021    equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X46Y52         SRL16E                                       r  equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/CLK
                         clock pessimism             -0.481     1.540    
    SLICE_X46Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.723    equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.367ns (81.726%)  route 0.082ns (18.274%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.611     1.558    equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X90Y49         FDRE                                         r  equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[2]/Q
                         net (fo=3, routed)           0.081     1.803    equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[2]
    SLICE_X90Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.953 r  equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.954    equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[4]_i_1_n_0
    SLICE_X90Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.007 r  equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/gen_data_sym_addr[5]
    SLICE_X90Y50         FDRE                                         r  equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.879     2.073    equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X90Y50         FDRE                                         r  equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[5]/C
                         clock pessimism             -0.247     1.826    
    SLICE_X90Y50         FDRE (Hold_fdre_C_D)         0.134     1.960    equalizer_left/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.093%)  route 0.256ns (60.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.559     1.506    equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X42Y51         FDRE                                         r  equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[16]/Q
                         net (fo=1, routed)           0.256     1.925    equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[16]
    RAMB36_X2Y10         RAMB36E1                                     r  equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.869     2.064    equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB36_X2Y10         RAMB36E1                                     r  equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.481     1.582    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     1.878    equalizer_left/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.810%)  route 0.175ns (54.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.555     1.502    equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X46Y62         FDRE                                         r  equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[13]/Q
                         net (fo=1, routed)           0.175     1.825    equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/rd_data[13]
    SLICE_X51Y62         FDRE                                         r  equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.818     2.012    equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X51Y62         FDRE                                         r  equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[13]/C
                         clock pessimism             -0.252     1.760    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.016     1.776    equalizer_right/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.657%)  route 0.221ns (63.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.573     1.520    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X55Y31         FDRE                                         r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.128     1.648 r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.221     1.869    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DB_IN[7]
    RAMB36_X3Y6          RAMB36E1                                     r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.881     2.076    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB36_X3Y6          RAMB36E1                                     r  equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.576    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.243     1.819    equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.021%)  route 0.256ns (60.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.546     1.493    equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X42Y73         FDRE                                         r  equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[3]/Q
                         net (fo=1, routed)           0.256     1.913    equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[3]
    RAMB36_X2Y14         RAMB36E1                                     r  equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.854     2.049    equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB36_X2Y14         RAMB36E1                                     r  equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.481     1.567    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.863    equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.345%)  route 0.224ns (63.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.547     1.494    equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X33Y75         FDRE                                         r  equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.128     1.622 r  equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[22]/Q
                         net (fo=1, routed)           0.224     1.846    equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[22]
    RAMB36_X2Y15         RAMB36E1                                     r  equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.857     2.052    equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB36_X2Y15         RAMB36E1                                     r  equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.553    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.242     1.795    equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.928%)  route 0.257ns (61.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.546     1.493    equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X42Y73         FDRE                                         r  equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.257     1.914    equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[9]
    RAMB36_X2Y14         RAMB36E1                                     r  equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4169, routed)        0.854     2.049    equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB36_X2Y14         RAMB36E1                                     r  equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.481     1.567    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.863    equalizer_right/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15     equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15     equalizer_right/filter1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y11     equalizer_left/filter3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y11     equalizer_left/filter3/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8      equalizer_left/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8      equalizer_left/filter6/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     equalizer_right/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     equalizer_right/filter4/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14     equalizer_right/filter7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14     equalizer_right/filter7/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y39     equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y40     equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y40     equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y40     equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y40     equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y40     equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y40     equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y40     equalizer_left/filter5/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]_srl2/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y53     equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y53     equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y53     equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y53     equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y53     equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y53     equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y53     equalizer_left/filter2/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y33     equalizer_left/filter0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][16]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       12.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.668ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 3.056ns (39.022%)  route 4.775ns (60.978%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 29.479 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=102, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.261    14.154    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.152    14.306 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.874    15.180    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.326    15.506 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=1, routed)           0.980    16.485    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124    16.609 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.661    17.270    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=102, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.654    29.479    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X0Y10          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.767    30.246    
                         clock uncertainty           -0.138    30.108    
    SLICE_X0Y10          FDRE (Setup_fdre_C_CE)      -0.169    29.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                         -17.270    
  -------------------------------------------------------------------
                         slack                                 12.668    

Slack (MET) :             12.799ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 3.056ns (39.871%)  route 4.609ns (60.129%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 29.479 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=102, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.261    14.154    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.152    14.306 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.874    15.180    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.326    15.506 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=1, routed)           0.980    16.485    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124    16.609 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.494    17.104    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=102, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.654    29.479    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y9           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.767    30.246    
                         clock uncertainty           -0.138    30.108    
    SLICE_X1Y9           FDRE (Setup_fdre_C_CE)      -0.205    29.903    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         29.903    
                         arrival time                         -17.104    
  -------------------------------------------------------------------
                         slack                                 12.799    

Slack (MET) :             12.799ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 3.056ns (39.871%)  route 4.609ns (60.129%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 29.479 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=102, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.261    14.154    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.152    14.306 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.874    15.180    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.326    15.506 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=1, routed)           0.980    16.485    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124    16.609 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.494    17.104    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=102, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.654    29.479    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y9           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
                         clock pessimism              0.767    30.246    
                         clock uncertainty           -0.138    30.108    
    SLICE_X1Y9           FDRE (Setup_fdre_C_CE)      -0.205    29.903    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]
  -------------------------------------------------------------------
                         required time                         29.903    
                         arrival time                         -17.104    
  -------------------------------------------------------------------
                         slack                                 12.799    

Slack (MET) :             12.808ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 3.056ns (39.738%)  route 4.634ns (60.262%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 29.478 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=102, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.261    14.154    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.152    14.306 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.874    15.180    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.326    15.506 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=1, routed)           0.980    16.485    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124    16.609 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.520    17.129    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=102, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.653    29.478    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y11          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.767    30.245    
                         clock uncertainty           -0.138    30.107    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    29.938    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         29.938    
                         arrival time                         -17.129    
  -------------------------------------------------------------------
                         slack                                 12.808    

Slack (MET) :             12.808ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 3.056ns (39.738%)  route 4.634ns (60.262%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 29.478 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=102, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.261    14.154    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.152    14.306 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.874    15.180    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.326    15.506 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=1, routed)           0.980    16.485    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124    16.609 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.520    17.129    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=102, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.653    29.478    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y11          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                         clock pessimism              0.767    30.245    
                         clock uncertainty           -0.138    30.107    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    29.938    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         29.938    
                         arrival time                         -17.129    
  -------------------------------------------------------------------
                         slack                                 12.808    

Slack (MET) :             12.808ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 3.056ns (39.738%)  route 4.634ns (60.262%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 29.478 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=102, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.261    14.154    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.152    14.306 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.874    15.180    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.326    15.506 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=1, routed)           0.980    16.485    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124    16.609 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.520    17.129    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=102, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.653    29.478    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y11          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]/C
                         clock pessimism              0.767    30.245    
                         clock uncertainty           -0.138    30.107    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    29.938    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[5]
  -------------------------------------------------------------------
                         required time                         29.938    
                         arrival time                         -17.129    
  -------------------------------------------------------------------
                         slack                                 12.808    

Slack (MET) :             12.808ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 3.056ns (39.738%)  route 4.634ns (60.262%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 29.478 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=102, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.261    14.154    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.152    14.306 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.874    15.180    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.326    15.506 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=1, routed)           0.980    16.485    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124    16.609 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.520    17.129    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=102, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.653    29.478    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y11          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.767    30.245    
                         clock uncertainty           -0.138    30.107    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    29.938    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                         29.938    
                         arrival time                         -17.129    
  -------------------------------------------------------------------
                         slack                                 12.808    

Slack (MET) :             12.827ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 3.056ns (39.830%)  route 4.617ns (60.170%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 29.479 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=102, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.261    14.154    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.152    14.306 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.874    15.180    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.326    15.506 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_4/O
                         net (fo=1, routed)           0.980    16.485    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I1_O)        0.124    16.609 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.502    17.112    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=102, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.654    29.479    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y10          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism              0.767    30.246    
                         clock uncertainty           -0.138    30.108    
    SLICE_X2Y10          FDRE (Setup_fdre_C_CE)      -0.169    29.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                         -17.112    
  -------------------------------------------------------------------
                         slack                                 12.827    

Slack (MET) :             13.235ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 3.286ns (45.460%)  route 3.942ns (54.541%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 29.479 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=102, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.261    14.154    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.152    14.306 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.884    15.190    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.352    15.542 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=1, routed)           0.306    15.848    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]_1
    SLICE_X3Y8           LUT6 (Prop_lut6_I2_O)        0.328    16.176 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.491    16.667    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=102, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.654    29.479    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y8           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.767    30.246    
                         clock uncertainty           -0.138    30.108    
    SLICE_X5Y8           FDRE (Setup_fdre_C_CE)      -0.205    29.903    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.903    
                         arrival time                         -16.667    
  -------------------------------------------------------------------
                         slack                                 13.235    

Slack (MET) :             13.235ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 3.286ns (45.460%)  route 3.942ns (54.541%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 29.479 - 20.833 ) 
    Source Clock Delay      (SCD):    9.439ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=102, routed)         1.803     5.565    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     9.439    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    11.893 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.261    14.154    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.152    14.306 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9/O
                         net (fo=2, routed)           0.884    15.190    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_9_n_0
    SLICE_X4Y8           LUT5 (Prop_lut5_I0_O)        0.352    15.542 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=1, routed)           0.306    15.848    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]_1
    SLICE_X3Y8           LUT6 (Prop_lut6_I2_O)        0.328    16.176 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.491    16.667    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=102, routed)         1.609    25.925    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.654    29.479    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y8           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.767    30.246    
                         clock uncertainty           -0.138    30.108    
    SLICE_X5Y8           FDRE (Setup_fdre_C_CE)      -0.205    29.903    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.903    
                         arrival time                         -16.667    
  -------------------------------------------------------------------
                         slack                                 13.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.001%)  route 0.221ns (60.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=102, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.560     2.706    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X48Y49         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     2.847 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[115]/Q
                         net (fo=2, routed)           0.221     3.068    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[115]
    SLICE_X51Y48         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=102, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.824     3.538    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X51Y48         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[116]/C
                         clock pessimism             -0.572     2.966    
    SLICE_X51Y48         FDRE (Hold_fdre_C_D)         0.070     3.036    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[116]
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.815%)  route 0.270ns (62.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=102, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.553     2.699    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X50Y57         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     2.863 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[107]/Q
                         net (fo=2, routed)           0.270     3.133    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[107]
    SLICE_X49Y49         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=102, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.828     3.542    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X49Y49         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[108]/C
                         clock pessimism             -0.567     2.975    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.070     3.045    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[108]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.869%)  route 0.320ns (66.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=102, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.554     2.700    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y64         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     2.864 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[94]/Q
                         net (fo=2, routed)           0.320     3.185    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[94]
    SLICE_X50Y58         SRL16E                                       r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=102, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.821     3.535    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X50Y58         SRL16E                                       r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
                         clock pessimism             -0.572     2.963    
    SLICE_X50Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.080    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8
  -------------------------------------------------------------------
                         required time                         -3.080    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=102, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.577     2.723    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X65Y65         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     2.864 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[7]/Q
                         net (fo=2, routed)           0.109     2.974    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/p_0_in[0]
    SLICE_X66Y64         SRL16E                                       r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=102, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.845     3.559    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X66Y64         SRL16E                                       r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
                         clock pessimism             -0.821     2.738    
    SLICE_X66Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.855    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.074%)  route 0.344ns (70.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=102, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.560     2.706    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X48Y49         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     2.847 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[115]/Q
                         net (fo=2, routed)           0.344     3.191    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[115]
    SLICE_X51Y54         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=102, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.822     3.536    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X51Y54         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[12]/C
                         clock pessimism             -0.567     2.969    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.070     3.039    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=102, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.595     2.741    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    SLICE_X8Y2           FDCE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.164     2.905 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     3.050    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_sig_1
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=102, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.905     3.620    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.799    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.895    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.366%)  route 0.242ns (59.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=102, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.623     2.769    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y4           FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     2.933 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/Q
                         net (fo=1, routed)           0.242     3.176    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[1]
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=102, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.905     3.620    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y0          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.801     2.819    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     3.002    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=102, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.575     2.721    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X30Y62         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_fdre_C_Q)         0.164     2.885 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[77]/Q
                         net (fo=2, routed)           0.099     2.985    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[77]
    SLICE_X29Y63         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=102, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.841     3.555    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X29Y63         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[6]/C
                         clock pessimism             -0.820     2.735    
    SLICE_X29Y63         FDRE (Hold_fdre_C_D)         0.075     2.810    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.433%)  route 0.123ns (46.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=102, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.553     2.699    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X51Y57         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     2.840 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[106]/Q
                         net (fo=2, routed)           0.123     2.963    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[106]
    SLICE_X51Y56         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=102, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.822     3.536    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X51Y56         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/C
                         clock pessimism             -0.820     2.716    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.072     2.788    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=102, routed)         0.595     1.542    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.554     2.700    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X39Y64         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     2.841 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[92]/Q
                         net (fo=2, routed)           0.128     2.970    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[92]
    SLICE_X42Y64         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=102, routed)         0.862     2.056    i_audio/i_clocking/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.821     3.535    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y64         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[93]/C
                         clock pessimism             -0.802     2.733    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.059     2.792    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[93]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { i_audio/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y0      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y2    i_audio/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y2       i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y9       i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y11      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y11      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y9       i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y9       i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X0Y10      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X66Y64     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X66Y64     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X50Y58     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X50Y58     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y57     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y57     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X38Y57     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X82Y67     i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X82Y67     i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y57     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X66Y64     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X66Y64     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X50Y58     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X50Y58     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y57     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y57     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y57     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y57     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X38Y57     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X38Y57     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK



