library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reg_file is
    port (
        CLK   : in  std_logic;
        Reset : in  std_logic;
        W     : in  std_logic_vector(31 downto 0);
        RA    : in  std_logic_vector(3  downto 0);
        RB    : in  std_logic_vector(3  downto 0);
        RW    : in  std_logic_vector(3  downto 0);
        WE    : in  std_logic;
        A     : out std_logic_vector(31 downto 0);
        B     : out std_logic_vector(31 downto 0)
    );
end entity;

architecture Behavioral of reg_file is
    type table is array (15 downto 0) of std_logic_vector(31 downto 0); 
    
    function init_banc return table is
        variable result : table;
    begin
        for i in 14 downto 0 loop
            result(i) := (others => '0'); 
        end loop;
        result(15) := X"00000030"; 
        return result;
    end function;

    signal Banc : table := init_banc;
begin
    A <= Banc(to_integer(unsigned(RA))); 
    B <= Banc(to_integer(unsigned(RB))); 

    process(CLK, Reset)
    begin
        if Reset = '1' then
            Banc <= init_banc;
        elsif rising_edge(CLK) then 
            if WE = '1' then
                Banc(to_integer(unsigned(RW))) <= W; 
            end if;
        end if;
    end process;
end architecture;