	component SDRAMtest is
		port (
			avalon_reset_reset            : out   std_logic;                                        -- reset
			de10_clk_clk                  : in    std_logic                     := 'X';             -- clk
			master_controller_address     : in    std_logic_vector(25 downto 0) := (others => 'X'); -- address
			master_controller_read        : in    std_logic                     := 'X';             -- read
			master_controller_waitrequest : out   std_logic;                                        -- waitrequest
			master_controller_readdata    : out   std_logic_vector(15 downto 0);                    -- readdata
			master_controller_write       : in    std_logic                     := 'X';             -- write
			master_controller_writedata   : in    std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			reset_reset_n                 : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_clk                 : out   std_logic;                                        -- clk
			sdram_wire_addr               : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                 : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n              : out   std_logic;                                        -- cas_n
			sdram_wire_cke                : out   std_logic;                                        -- cke
			sdram_wire_cs_n               : out   std_logic;                                        -- cs_n
			sdram_wire_dq                 : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n              : out   std_logic;                                        -- ras_n
			sdram_wire_we_n               : out   std_logic                                         -- we_n
		);
	end component SDRAMtest;

