Synthesis report for project T35_ADDR_LINES_W_Z80_2
Generated at: Dec 14, 2022 00:37:53
Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###

Top-level Entity Name : T35_ADDR_LINES_W_Z80_2_top
### ### File List (begin) ### ### ###
C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80s.vhd
C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_ALU.vhd
C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Pack.vhd
C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd
C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_MCode.vhd
C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd
C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2_top.v
### ### File List (end) ### ### ###

"MEM|SYN-0677" : Zero initialization of uninitialized memory block 'RegsH'. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:79)
"MEM|SYN-0677" : Zero initialization of uninitialized memory block 'RegsL'. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:80)
"MEM|SYN-0655" : Mapping into logic memory block 'T1/u0/Regs/RegsH'. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:79)
"MEM|SYN-0655" : Mapping into logic memory block 'T1/u0/Regs/RegsL'. (C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80_Reg.vhd:80)
### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 6
CE signal <ceg_net761>, number of controlling flip flops: 16
CE signal <~ceg_net693>, number of controlling flip flops: 7
CE signal <T1/u0/equal_5/n5>, number of controlling flip flops: 3
CE signal <T1/u0/n2411>, number of controlling flip flops: 3
CE signal <ceg_net75>, number of controlling flip flops: 1
CE signal <ceg_net692>, number of controlling flip flops: 16
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 1
SR signal <sw1_reset_n>, number of controlling flip flops: 74
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" removed instance : T1/u0/dff_481/i1
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" representative instance : T1/u0/dff_480/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" removed instance : T1/u0/dff_481/i2
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" representative instance : T1/u0/dff_480/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" removed instance : T1/u0/dff_481/i3
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" representative instance : T1/u0/dff_480/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" removed instance : T1/u0/dff_481/i4
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" representative instance : T1/u0/dff_480/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" removed instance : T1/u0/dff_481/i5
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" representative instance : T1/u0/dff_480/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" removed instance : T1/u0/dff_481/i6
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" representative instance : T1/u0/dff_480/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" removed instance : T1/u0/dff_481/i7
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" representative instance : T1/u0/dff_480/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" removed instance : T1/u0/dff_480/i8
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (896)" representative instance : T1/u0/dff_481/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (696)" removed instance : T1/u0/dff_345/i4
@ "C:\s100projects\T35_ADDR_LINES_W_Z80_2\T35_ADDR_LINES_W_Z80_2\T80.vhd (696)" representative instance : T1/u0/i347
FF Output: T1/DI_Reg[0](=0)
FF Output: T1/u0/BusReq_s(=0)
FF Output: T1/u0/NMI_s(=0)
FF Output: T1/u0/BusAck(=0)
FF Output: T1/u0/NMICycle(=0)
FF Output: T1/u0/IntCycle(=0)
FF Output: T1/DI_Reg[1](=0)
FF Output: T1/DI_Reg[2](=0)
FF Output: T1/DI_Reg[3](=0)
FF Output: T1/DI_Reg[4](=0)
FF Output: T1/DI_Reg[5](=0)
FF Output: T1/DI_Reg[6](=0)
FF Output: T1/DI_Reg[7](=0)
FF Output: T1/u0/IR[0](=0)
FF Output: T1/u0/IR[1](=0)
FF Output: T1/u0/IR[2](=0)
FF Output: T1/u0/IR[3](=0)
FF Output: T1/u0/IR[4](=0)
FF Output: T1/u0/IR[5](=0)
FF Output: T1/u0/IR[6](=0)
FF Output: T1/u0/IR[7](=0)
FF Output: T1/u0/ISet[1](=0)
FF Output: T1/u0/XY_State[1](=0)
FF Output: T1/u0/XY_State[0](=0)
FF Output: T1/u0/MCycles[2](=0)
FF Output: T1/u0/ALU_Op_r[1](=0)
FF Output: T1/u0/ALU_Op_r[2](=0)
FF Output: T1/u0/IStatus[0](=0)
FF Output: T1/u0/Alternate(=0)
FF Output: T1/u0/Arith16_r(=0)
FF Output: T1/u0/Z16_r(=0)
FF Output: T1/u0/IntE_FF1(=0)
FF Output: T1/u0/Auto_Wait_t1(=0)
FF Output: T1/u0/Auto_Wait_t2(=0)
FF Output: T1/u0/IStatus[1](=0)
FF Output: T1/u0/MCycles[1](=0)
FF Output: T1/u0/R[7](=0)
FF Output: T1/u0/Read_To_Reg_r[1](=0)
FF Output: T1/u0/Read_To_Reg_r[2](=0)
FF Output: T1/u0/Read_To_Reg_r[3](=0)
FF Output: T1/u0/RegAddrB_r[1](=0)
FF Output: T1/u0/RegAddrB_r[2](=0)
FF Output: T1/u0/RegAddrC[2](=0)
FF Output: T1/u0/I[0](=0)
FF Output: T1/u0/Read_To_Reg_r[0](=0)
FF Output: T1/u0/ALU_Op_r[0](=0)
FF Output: T1/u0/BTR_r(=0)
FF Output: T1/u0/RegAddrA_r[0](=0)
FF Output: T1/u0/PreserveC_r(=0)
FF Output: T1/u0/RegAddrB_r[0](=0)
FF Output: T1/u0/IntE_FF2(=0)
FF Output: T1/u0/No_BTR(=0)
FF Output: T1/u0/I[1](=0)
FF Output: T1/u0/I[2](=0)
FF Output: T1/u0/I[3](=0)
FF Output: T1/u0/I[4](=0)
FF Output: T1/u0/I[5](=0)
FF Output: T1/u0/I[6](=0)
FF Output: T1/u0/I[7](=0)
FF Output: T1/u0/RegAddrA_r[1](=0)
FF Output: T1/u0/RegAddrA_r[2](=0)
FF Output: T1/u0/IncDecZ(=0)
FF Output: T1/u0/Pre_XY_F_M[0](=0)
FF Output: T1/u0/Halt_FF(=0)
FF Output: T1/u0/Pre_XY_F_M[1](=0)
FF Output: T1/u0/Pre_XY_F_M[2](=0)
FF Output: i56/T1/u0/Regs/RegsH[4][0](=0)
FF Output: i56/T1/u0/Regs/RegsH[4][1](=0)
FF Output: i56/T1/u0/Regs/RegsH[4][2](=0)
FF Output: i56/T1/u0/Regs/RegsH[4][3](=0)
FF Output: i56/T1/u0/Regs/RegsH[4][4](=0)
FF Output: i56/T1/u0/Regs/RegsH[4][5](=0)
FF Output: i56/T1/u0/Regs/RegsH[4][6](=0)
FF Output: i56/T1/u0/Regs/RegsH[4][7](=0)
FF Output: i56/T1/u0/Regs/RegsH[5][0](=0)
FF Output: i56/T1/u0/Regs/RegsH[5][1](=0)
FF Output: i56/T1/u0/Regs/RegsH[5][2](=0)
FF Output: i56/T1/u0/Regs/RegsH[5][3](=0)
FF Output: i56/T1/u0/Regs/RegsH[5][4](=0)
FF Output: i56/T1/u0/Regs/RegsH[5][5](=0)
FF Output: i56/T1/u0/Regs/RegsH[5][6](=0)
FF Output: i56/T1/u0/Regs/RegsH[5][7](=0)
FF Output: i56/T1/u0/Regs/RegsH[6][0](=0)
FF Output: i56/T1/u0/Regs/RegsH[6][1](=0)
FF Output: i56/T1/u0/Regs/RegsH[6][2](=0)
FF Output: i56/T1/u0/Regs/RegsH[6][3](=0)
FF Output: i56/T1/u0/Regs/RegsH[6][4](=0)
FF Output: i56/T1/u0/Regs/RegsH[6][5](=0)
FF Output: i56/T1/u0/Regs/RegsH[6][6](=0)
FF Output: i56/T1/u0/Regs/RegsH[6][7](=0)
FF Output: i56/T1/u0/Regs/RegsH[7][0](=0)
FF Output: i56/T1/u0/Regs/RegsH[7][1](=0)
FF Output: i56/T1/u0/Regs/RegsH[7][2](=0)
FF Output: i56/T1/u0/Regs/RegsH[7][3](=0)
FF Output: i56/T1/u0/Regs/RegsH[7][4](=0)
FF Output: i56/T1/u0/Regs/RegsH[7][5](=0)
FF Output: i56/T1/u0/Regs/RegsH[7][6](=0)
FF Output: i56/T1/u0/Regs/RegsH[7][7](=0)
FF Output: i57/T1/u0/Regs/RegsL[4][0](=0)
FF Output: i57/T1/u0/Regs/RegsL[4][1](=0)
FF Output: i57/T1/u0/Regs/RegsL[4][2](=0)
FF Output: i57/T1/u0/Regs/RegsL[4][3](=0)
FF Output: i57/T1/u0/Regs/RegsL[4][4](=0)
FF Output: i57/T1/u0/Regs/RegsL[4][5](=0)
FF Output: i57/T1/u0/Regs/RegsL[4][6](=0)
FF Output: i57/T1/u0/Regs/RegsL[4][7](=0)
FF Output: i57/T1/u0/Regs/RegsL[5][0](=0)
FF Output: i57/T1/u0/Regs/RegsL[5][1](=0)
FF Output: i57/T1/u0/Regs/RegsL[5][2](=0)
FF Output: i57/T1/u0/Regs/RegsL[5][3](=0)
FF Output: i57/T1/u0/Regs/RegsL[5][4](=0)
FF Output: i57/T1/u0/Regs/RegsL[5][5](=0)
FF Output: i57/T1/u0/Regs/RegsL[5][6](=0)
FF Output: i57/T1/u0/Regs/RegsL[5][7](=0)
FF Output: i57/T1/u0/Regs/RegsL[6][0](=0)
FF Output: i57/T1/u0/Regs/RegsL[6][1](=0)
FF Output: i57/T1/u0/Regs/RegsL[6][2](=0)
FF Output: i57/T1/u0/Regs/RegsL[6][3](=0)
FF Output: i57/T1/u0/Regs/RegsL[6][4](=0)
FF Output: i57/T1/u0/Regs/RegsL[6][5](=0)
FF Output: i57/T1/u0/Regs/RegsL[6][6](=0)
FF Output: i57/T1/u0/Regs/RegsL[6][7](=0)
FF Output: i57/T1/u0/Regs/RegsL[7][0](=0)
FF Output: i57/T1/u0/Regs/RegsL[7][1](=0)
FF Output: i57/T1/u0/Regs/RegsL[7][2](=0)
FF Output: i57/T1/u0/Regs/RegsL[7][3](=0)
FF Output: i57/T1/u0/Regs/RegsL[7][4](=0)
FF Output: i57/T1/u0/Regs/RegsL[7][5](=0)
FF Output: i57/T1/u0/Regs/RegsL[7][6](=0)
FF Output: i57/T1/u0/Regs/RegsL[7][7](=0)
FF Output: i56/T1/u0/Regs/RegsH[2][1](=0)
FF Output: i56/T1/u0/Regs/RegsH[3][1](=0)
FF Output: i56/T1/u0/Regs/RegsH[3][2](=0)
FF Output: i56/T1/u0/Regs/RegsH[3][3](=0)
FF Output: i56/T1/u0/Regs/RegsH[3][4](=0)
FF Output: i56/T1/u0/Regs/RegsH[3][5](=0)
FF Output: i56/T1/u0/Regs/RegsH[3][6](=0)
FF Output: i56/T1/u0/Regs/RegsH[3][7](=0)
FF Output: i57/T1/u0/Regs/RegsL[0][0](=0)
FF Output: i57/T1/u0/Regs/RegsL[0][1](=0)
FF Output: i57/T1/u0/Regs/RegsL[0][2](=0)
FF Output: i57/T1/u0/Regs/RegsL[0][3](=0)
FF Output: i57/T1/u0/Regs/RegsL[0][4](=0)
FF Output: i57/T1/u0/Regs/RegsL[0][5](=0)
FF Output: i57/T1/u0/Regs/RegsL[0][6](=0)
FF Output: i57/T1/u0/Regs/RegsL[0][7](=0)
FF Output: i57/T1/u0/Regs/RegsL[1][0](=0)
FF Output: i57/T1/u0/Regs/RegsL[1][1](=0)
FF Output: i57/T1/u0/Regs/RegsL[1][2](=0)
FF Output: i57/T1/u0/Regs/RegsL[1][3](=0)
FF Output: i57/T1/u0/Regs/RegsL[1][4](=0)
FF Output: i57/T1/u0/Regs/RegsL[1][5](=0)
FF Output: i57/T1/u0/Regs/RegsL[1][6](=0)
FF Output: i57/T1/u0/Regs/RegsL[1][7](=0)
FF Output: i57/T1/u0/Regs/RegsL[2][0](=0)
FF Output: i57/T1/u0/Regs/RegsL[2][1](=0)
FF Output: i57/T1/u0/Regs/RegsL[2][2](=0)
FF Output: i57/T1/u0/Regs/RegsL[2][3](=0)
FF Output: i57/T1/u0/Regs/RegsL[2][4](=0)
FF Output: i57/T1/u0/Regs/RegsL[2][5](=0)
FF Output: i57/T1/u0/Regs/RegsL[2][6](=0)
FF Output: i57/T1/u0/Regs/RegsL[2][7](=0)
FF Output: i57/T1/u0/Regs/RegsL[3][0](=0)
FF Output: i57/T1/u0/Regs/RegsL[3][1](=0)
FF Output: i57/T1/u0/Regs/RegsL[3][2](=0)
FF Output: i57/T1/u0/Regs/RegsL[3][3](=0)
FF Output: i57/T1/u0/Regs/RegsL[3][4](=0)
FF Output: i57/T1/u0/Regs/RegsL[3][5](=0)
FF Output: i57/T1/u0/Regs/RegsL[3][6](=0)
FF Output: i57/T1/u0/Regs/RegsL[3][7](=0)
FF Output: i56/T1/u0/Regs/RegsH[1][7](=0)
FF Output: i56/T1/u0/Regs/RegsH[1][4](=0)
FF Output: i56/T1/u0/Regs/RegsH[2][0](=0)
FF Output: i56/T1/u0/Regs/RegsH[2][2](=0)
FF Output: i56/T1/u0/Regs/RegsH[2][3](=0)
FF Output: T1/u0/RegBusA_r[0](=0)
FF Output: i56/T1/u0/Regs/RegsH[1][5](=0)
FF Output: i56/T1/u0/Regs/RegsH[1][6](=0)
FF Output: i56/T1/u0/Regs/RegsH[3][0](=0)
FF Output: i56/T1/u0/Regs/RegsH[1][3](=0)
FF Output: i56/T1/u0/Regs/RegsH[1][2](=0)
FF Output: i56/T1/u0/Regs/RegsH[1][0](=0)
FF Output: i56/T1/u0/Regs/RegsH[1][1](=0)
FF Output: i56/T1/u0/Regs/RegsH[2][7](=0)
FF Output: i56/T1/u0/Regs/RegsH[2][6](=0)
FF Output: i56/T1/u0/Regs/RegsH[2][5](=0)
FF Output: i56/T1/u0/Regs/RegsH[2][4](=0)
FF Output: T1/u0/RegBusA_r[1](=0)
FF Output: T1/u0/RegBusA_r[2](=0)
FF Output: T1/u0/RegBusA_r[3](=0)
FF Output: T1/u0/RegBusA_r[4](=0)
FF Output: T1/u0/RegBusA_r[5](=0)
FF Output: T1/u0/RegBusA_r[6](=0)
FF Output: T1/u0/RegBusA_r[7](=0)
FF Output: T1/u0/TmpAddr[1](=0)
FF Output: T1/u0/TmpAddr[2](=0)
FF Output: T1/u0/TmpAddr[3](=0)
FF Output: T1/u0/TmpAddr[4](=0)
FF Output: T1/u0/TmpAddr[5](=0)
FF Output: T1/u0/TmpAddr[6](=0)
FF Output: T1/u0/TmpAddr[7](=0)
FF Output: T1/u0/TmpAddr[0](=0)
FF Output: T1/u0/F[0](=1)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                          FFs        ADDs        LUTs      RAMs DSP/MULTs
-------------------------------------------------------         ---        ----        ----      ---- ---------
T35_ADDR_LINES_W_Z80_2_top:T35_ADDR_LINES_W_Z80_2_top        74(27)      26(26)      83(10)      0(0)      0(0)
 +T1:T80s(mode=1,t2write=1,iowait=0)                          47(0)        0(0)       73(1)      0(0)      0(0)
  +u0:T80(mode=1)                                            47(47)        0(0)      72(72)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###

### ### Clock Load Distribution Report (begin) ### ###

      Clock     Flip-Flops   Memory Ports    Multipliers
      -----     ----------   ------------    -----------
 s100_clock             27              0              0
   s100_PHI             47              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T35F400
project : T35_ADDR_LINES_W_Z80_2
project-xml : C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2.xml
root : T35_ADDR_LINES_W_Z80_2_top
I : C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2
output-dir : C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/outflow
work-dir : C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/work_syn
write-efx-verilog : C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/outflow/T35_ADDR_LINES_W_Z80_2.map.v
binary-db : C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2.vdb
insert-ios : 0
max-carry-cascade : 480
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	5
OUTPUT PORTS    : 	58

EFX_ADD         : 	26
EFX_LUT4        : 	83
   1-2  Inputs  : 	34
   3    Inputs  : 	14
   4    Inputs  : 	35
EFX_FF          : 	74
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 6s
Elapsed synthesis time : 7s
