<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="adder_chipscope.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder_chipscope.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adder_chipscope.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adder_chipscope.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder_chipscope.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adder_chipscope.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder_chipscope.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder_chipscope.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder_chipscope.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adder_chipscope.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder_chipscope.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="adder_chipscope.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="adder_chipscope.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="adder_chipscope.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_chipscope.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="adder_chipscope.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder_chipscope.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder_chipscope.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adder_chipscope.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adder_chipscope.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="adder_chipscope.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder_chipscope.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="adder_chipscope.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder_chipscope.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder_chipscope_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="adder_chipscope_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder_chipscope_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder_chipscope_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder_chipscope_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="adder_chipscope_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_chipscope_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_chipscope_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="adder_chipscope_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="adder_chipscope_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_chipscope_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder_chipscope_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="adder_chipscope_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="adder_chipscope_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_chipscope_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1451986945" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1451986945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1451986945" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4839174028879281954" xil_pn:start_ts="1451986945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1451987679" xil_pn:in_ck="7665782519315081932" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6292041065730077558" xil_pn:start_ts="1451987679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/i_con.ngc"/>
      <outfile xil_pn:name="ipcore_dir/i_con.vhd"/>
      <outfile xil_pn:name="ipcore_dir/vio_addend.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vio_addend.vhd"/>
      <outfile xil_pn:name="ipcore_dir/vio_sum.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vio_sum.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1451986945" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9131255421997888864" xil_pn:start_ts="1451986945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1451986945" xil_pn:in_ck="1136608245998523609" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1451986945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1451986945" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2205651132920298496" xil_pn:start_ts="1451986945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1451987693" xil_pn:in_ck="-2662064083815008364" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2029163888760975481" xil_pn:start_ts="1451987679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adder_chipscope.lso"/>
      <outfile xil_pn:name="adder_chipscope.ngc"/>
      <outfile xil_pn:name="adder_chipscope.ngr"/>
      <outfile xil_pn:name="adder_chipscope.prj"/>
      <outfile xil_pn:name="adder_chipscope.stx"/>
      <outfile xil_pn:name="adder_chipscope.syr"/>
      <outfile xil_pn:name="adder_chipscope.xst"/>
      <outfile xil_pn:name="adder_chipscope_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1451987694" xil_pn:in_ck="922028960292588885" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7927628070113330901" xil_pn:start_ts="1451987693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1451987699" xil_pn:in_ck="3421851079222423246" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8519110142415758077" xil_pn:start_ts="1451987694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="adder_chipscope.bld"/>
      <outfile xil_pn:name="adder_chipscope.ngd"/>
      <outfile xil_pn:name="adder_chipscope_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1451987704" xil_pn:in_ck="-3498936579399741319" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3188416950630775481" xil_pn:start_ts="1451987699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="adder_chipscope.pcf"/>
      <outfile xil_pn:name="adder_chipscope_map.map"/>
      <outfile xil_pn:name="adder_chipscope_map.mrp"/>
      <outfile xil_pn:name="adder_chipscope_map.ncd"/>
      <outfile xil_pn:name="adder_chipscope_map.ngm"/>
      <outfile xil_pn:name="adder_chipscope_map.xrpt"/>
      <outfile xil_pn:name="adder_chipscope_summary.xml"/>
      <outfile xil_pn:name="adder_chipscope_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1451987762" xil_pn:in_ck="3584996213837820946" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6268780068511726196" xil_pn:start_ts="1451987704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="adder_chipscope.ncd"/>
      <outfile xil_pn:name="adder_chipscope.pad"/>
      <outfile xil_pn:name="adder_chipscope.par"/>
      <outfile xil_pn:name="adder_chipscope.ptwx"/>
      <outfile xil_pn:name="adder_chipscope.unroutes"/>
      <outfile xil_pn:name="adder_chipscope.xpi"/>
      <outfile xil_pn:name="adder_chipscope_pad.csv"/>
      <outfile xil_pn:name="adder_chipscope_pad.txt"/>
      <outfile xil_pn:name="adder_chipscope_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1451987769" xil_pn:in_ck="3285764532760214720" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1451987762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="adder_chipscope.bgn"/>
      <outfile xil_pn:name="adder_chipscope.bit"/>
      <outfile xil_pn:name="adder_chipscope.drc"/>
      <outfile xil_pn:name="adder_chipscope.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1451988242" xil_pn:in_ck="3285764532760201866" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-8519110142415758077" xil_pn:start_ts="1451988241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1451987762" xil_pn:in_ck="-3498936579399741451" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1451987756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adder_chipscope.twr"/>
      <outfile xil_pn:name="adder_chipscope.twx"/>
    </transform>
  </transforms>

</generated_project>
