Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab04\signext.v" into library work
Parsing module <signext>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab04\register.v" into library work
Parsing module <register>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab04\ipcore_dir\Clk_gen\example_design\Clk_gen_exdes.v" into library work
Parsing module <Clk_gen_exdes>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab04\ipcore_dir\Clk_gen.v" into library work
Parsing module <Clk_gen>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab04\Instruction_memory.v" into library work
Parsing module <Instruction_memory>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab04\Data_memory.v" into library work
Parsing module <Data_memory>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab04\Ctr.v" into library work
Parsing module <Ctr>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab04\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "N:\Xilinx_ISE\workspace\Lab04\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "N:\Xilinx_ISE\workspace\Lab04\Top.v" Line 96: Port MemRead is not connected to this instance

Elaborating module <Top>.

Elaborating module <Clk_gen>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=25,CLKFX_MULTIPLY=8,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "N:\Xilinx_ISE\workspace\Lab04\ipcore_dir\Clk_gen.v" Line 130: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "N:\Xilinx_ISE\workspace\Lab04\Top.v" Line 69: Assignment to Funct ignored, since the identifier is never used

Elaborating module <ALU>.

Elaborating module <register>.
Reading initialization file \"register\".

Elaborating module <Ctr>.

Elaborating module <Data_memory>.
Reading initialization file \"Data\".

Elaborating module <Instruction_memory>.
Reading initialization file \"Instruction\".
WARNING:HDLCompiler:91 - "N:\Xilinx_ISE\workspace\Lab04\Instruction_memory.v" Line 36: Signal <InstMem> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <signext>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab04\Top.v".
WARNING:Xst:647 - Input <Switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "N:\Xilinx_ISE\workspace\Lab04\Top.v" line 62: Output port <LOCKED> of the instance <Clock> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "N:\Xilinx_ISE\workspace\Lab04\Top.v" line 96: Output port <MemRead> of the instance <Ctr> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PCPlus4> created at line 130.
    Found 32-bit adder for signal <PCBranch> created at line 131.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <Top> synthesized.

Synthesizing Unit <Clk_gen>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab04\ipcore_dir\Clk_gen.v".
    Summary:
	no macro.
Unit <Clk_gen> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab04\ALU.v".
    Found 32-bit subtractor for signal <SrcA[31]_SrcB[31]_sub_5_OUT> created at line 37.
    Found 32-bit adder for signal <SrcA[31]_SrcB[31]_add_3_OUT> created at line 36.
    Found 32-bit comparator greater for signal <SrcA[31]_SrcB[31]_LessThan_6_o> created at line 38
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.

Synthesizing Unit <register>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab04\register.v".
    Found 32x32-bit dual-port RAM <Mram_regFile> for signal <regFile>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Multiplexer(s).
Unit <register> synthesized.

Synthesizing Unit <Ctr>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab04\Ctr.v".
WARNING:Xst:653 - Signal <MemRead> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Ctr> synthesized.

Synthesizing Unit <Data_memory>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab04\Data_memory.v".
WARNING:Xst:647 - Input <DmemAddr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit single-port RAM <Mram_DataMem> for signal <DataMem>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <Data_memory> synthesized.

Synthesizing Unit <Instruction_memory>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab04\Instruction_memory.v".
WARNING:Xst:647 - Input <ImemRdAddr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'InstMem', unconnected in block 'Instruction_memory', is tied to its initial value.
    Found 256x32-bit single-port Read Only RAM <Mram_InstMem> for signal <InstMem>.
    Summary:
	inferred   1 RAM(s).
Unit <Instruction_memory> synthesized.

Synthesizing Unit <signext>.
    Related source file is "N:\Xilinx_ISE\workspace\Lab04\signext.v".
    Summary:
	no macro.
Unit <signext> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x32-bit single-port RAM                            : 1
 256x32-bit single-port Read Only RAM                  : 1
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 8
 32-bit 2-to-1 multiplexer                             : 7
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Data_memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DataMem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <DmemWrite>     | high     |
    |     addrA          | connected to signal <DmemAddr>      |          |
    |     diA            | connected to signal <DmemWrData>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Data_memory> synthesized (advanced).

Synthesizing (advanced) Unit <Instruction_memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_InstMem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ImemRdAddr>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Instruction_memory> synthesized (advanced).

Synthesizing (advanced) Unit <register>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regFile> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <Clk>           | fall     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <RegWrAddr>     |          |
    |     diA            | connected to signal <RegWrData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <RegARdAddr>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regFile1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <Clk>           | fall     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <RegWrAddr>     |          |
    |     diA            | connected to signal <RegWrData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <RegBRdAddr>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <register> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x32-bit single-port distributed RAM                : 1
 256x32-bit single-port distributed Read Only RAM      : 1
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 8
 32-bit 2-to-1 multiplexer                             : 7
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <PC_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_1> of sequential type is unconnected in block <Top>.

Optimizing unit <Clk_gen> ...

Optimizing unit <signext> ...

Optimizing unit <Top> ...

Optimizing unit <register> ...

Optimizing unit <Data_memory> ...

Optimizing unit <ALU> ...

Optimizing unit <Instruction_memory> ...

Optimizing unit <Ctr> ...
WARNING:Xst:2677 - Node <PC_10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <PC_31> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 551
#      GND                         : 6
#      INV                         : 2
#      LUT1                        : 7
#      LUT2                        : 96
#      LUT3                        : 87
#      LUT4                        : 46
#      LUT5                        : 80
#      LUT6                        : 53
#      MUXCY                       : 92
#      VCC                         : 2
#      XORCY                       : 80
# FlipFlops/Latches                : 8
#      FDC_1                       : 8
# RAMS                             : 46
#      RAM256X1S                   : 32
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 10
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  18224     0%  
 Number of Slice LUTs:                  547  out of   9112     6%  
    Number used as Logic:               371  out of   9112     4%  
    Number used as Memory:              176  out of   2176     8%  
       Number used as RAM:              176

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    547
   Number with an unused Flip Flop:     539  out of    547    98%  
   Number with an unused LUT:             0  out of    547     0%  
   Number of fully used LUT-FF pairs:     8  out of    547     1%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                   9  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ClkIn                              | DCM_SP:CLKFX           | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.305ns (Maximum Frequency: 158.610MHz)
   Minimum input arrival time before clock: 2.454ns
   Maximum output required time after clock: 4.131ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkIn'
  Clock period: 6.305ns (frequency: 158.610MHz)
  Total number of paths / destination ports: 2117452 / 446
-------------------------------------------------------------------------
Delay:               9.851ns (Levels of Logic = 20)
  Source:            PC_6 (FF)
  Destination:       DMemory/Mram_DataMem2 (RAM)
  Source Clock:      ClkIn falling 0.3X
  Destination Clock: ClkIn rising 0.3X

  Data Path: PC_6 to DMemory/Mram_DataMem2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           21   0.447   1.458  PC_6 (PC_6)
     begin scope: 'IMemory:ImemRdAddr<4>'
     LUT5:I0->O            1   0.203   0.580  N28_SW0 (N34)
     LUT4:I3->O           18   0.205   1.278  N28 (Instruction<26>)
     end scope: 'IMemory:Instruction<27>'
     begin scope: 'Ctr:OpCode<1>'
     LUT4:I1->O           64   0.205   1.640  MemToReg<5>11 (MemToReg)
     end scope: 'Ctr:ALUSrc'
     LUT3:I2->O            5   0.205   0.715  Mmux_SrcB11 (SrcB<0>)
     begin scope: 'ALU:SrcB<0>'
     LUT2:I1->O            1   0.205   0.000  Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<0> (Msub_SrcA[31]_SrcB[31]_sub_5_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<0> (Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<1> (Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<2> (Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<3> (Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<4> (Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<5> (Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<6> (Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7> (Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<8> (Msub_SrcA[31]_SrcB[31]_sub_5_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.684  Msub_SrcA[31]_SrcB[31]_sub_5_OUT_xor<9> (SrcA[31]_SrcB[31]_sub_5_OUT<9>)
     LUT6:I4->O           34   0.203   1.320  _n0107<9> (ALURes<9>)
     end scope: 'ALU:ALURes<9>'
     begin scope: 'DMemory:DmemAddr<7>'
     RAM256X1S:A7              0.000          Mram_DataMem2
    ----------------------------------------
    Total                      9.851ns (2.177ns logic, 7.674ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkIn'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.454ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       PC_2 (FF)
  Destination Clock: ClkIn falling 0.3X

  Data Path: Rst to PC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  Rst_IBUF (Rst_IBUF)
     FDC_1:CLR                 0.430          PC_2
    ----------------------------------------
    Total                      2.454ns (1.652ns logic, 0.802ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkIn'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.131ns (Levels of Logic = 1)
  Source:            PC_9 (FF)
  Destination:       Led<7> (PAD)
  Source Clock:      ClkIn falling 0.3X

  Data Path: PC_9 to Led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           21   0.447   1.113  PC_9 (PC_9)
     OBUF:I->O                 2.571          Led_7_OBUF (Led<7>)
    ----------------------------------------
    Total                      4.131ns (3.018ns logic, 1.113ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkIn          |         |    9.851|   12.606|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.63 secs
 
--> 

Total memory usage is 4523196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    6 (   0 filtered)

