

================================================================
== Vivado HLS Report for 'Conv_Accel_conv_hw_24_3_10_5_20_s'
================================================================
* Date:           Sat Jun 17 17:05:35 2017

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        Lab7_HLS_Stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3453702|  3453702|  3453702|  3453702|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |     8420|     8420|       842|          -|          -|    10|    no    |
        | + Loop 1.1                  |      840|      840|        42|          -|          -|    20|    no    |
        |  ++ Loop 1.1.1              |       40|       40|         2|          -|          -|    20|    no    |
        |- Loop 2                     |  3445280|  3445280|    344528|          -|          -|    10|    no    |
        | + Loop 2.1                  |   344526|   344526|    114842|          -|          -|     3|    no    |
        |  ++ Loop 2.1.1              |   114840|   114840|      5742|          -|          -|    20|    no    |
        |   +++ Loop 2.1.1.1          |     5740|     5740|       287|          -|          -|    20|    no    |
        |    ++++ Loop 2.1.1.1.1      |      285|      285|        57|          -|          -|     5|    no    |
        |     +++++ Loop 2.1.1.1.1.1  |       55|       55|        11|          -|          -|     5|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    357|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     98|
|Register         |        -|      -|     352|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     700|   1166|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |Conv_Accel_fadd_32ns_32ns_32_5_full_dsp_U0  |Conv_Accel_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |Conv_Accel_fmul_32ns_32ns_32_4_max_dsp_U1   |Conv_Accel_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |Total                                       |                                         |        0|      5|  348|  711|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |ch_3_fu_413_p2       |     +    |      0|  0|   2|           2|           1|
    |filt_4_fu_234_p2     |     +    |      0|  0|   4|           4|           1|
    |filt_5_fu_353_p2     |     +    |      0|  0|   4|           4|           1|
    |i_4_fu_281_p2        |     +    |      0|  0|   5|           5|           1|
    |i_5_fu_490_p2        |     +    |      0|  0|   5|           5|           1|
    |j_4_fu_328_p2        |     +    |      0|  0|   5|           5|           1|
    |j_5_fu_537_p2        |     +    |      0|  0|   5|           5|           1|
    |lt_i_1_fu_567_p2     |     +    |      0|  0|   3|           3|           1|
    |lt_j_1_fu_655_p2     |     +    |      0|  0|   3|           3|           1|
    |tmp_22_fu_573_p2     |     +    |      0|  0|   5|           5|           5|
    |tmp_26_fu_675_p2     |     +    |      0|  0|   5|           5|           5|
    |tmp_38_fu_269_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_42_fu_401_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_43_fu_291_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_44_fu_316_p2     |     +    |      0|  0|  13|          13|          13|
    |tmp_48_fu_457_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_49_fu_478_p2     |     +    |      0|  0|  64|          64|          64|
    |tmp_50_fu_338_p2     |     +    |      0|  0|  13|          13|          13|
    |tmp_51_fu_500_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_53_fu_525_p2     |     +    |      0|  0|  13|          13|          13|
    |tmp_54_fu_547_p2     |     +    |      0|  0|  13|          13|          13|
    |tmp_55_fu_583_p2     |     +    |      0|  0|  64|          64|          64|
    |tmp_58_fu_604_p2     |     +    |      0|  0|  11|          11|          11|
    |tmp_59_fu_614_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_62_fu_665_p2     |     +    |      0|  0|  11|          11|          11|
    |tmp_63_fu_685_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_40_fu_379_p2     |     -    |      0|  0|   7|           7|           7|
    |tmp_47_fu_447_p2     |     -    |      0|  0|   8|           8|           8|
    |tmp_61_fu_639_p2     |     -    |      0|  0|  12|          12|          12|
    |exitcond1_fu_561_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_531_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond3_fu_484_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond4_fu_407_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond5_fu_347_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond6_fu_322_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond7_fu_275_p2  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond8_fu_228_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_649_p2   |   icmp   |      0|  0|   2|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 357|         376|         349|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  18|         22|    1|         22|
    |ch_reg_161            |   2|          2|    2|          4|
    |feature_map_address0  |  12|          3|   12|         36|
    |feature_map_d0        |  32|          3|   32|         96|
    |filt1_reg_150         |   4|          2|    4|          8|
    |filt_reg_117          |   4|          2|    4|          8|
    |i2_reg_172            |   5|          2|    5|         10|
    |i_reg_128             |   5|          2|    5|         10|
    |j3_reg_184            |   5|          2|    5|         10|
    |j_reg_139             |   5|          2|    5|         10|
    |lt_i_reg_196          |   3|          2|    3|          6|
    |lt_j_reg_207          |   3|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  98|         46|   81|        226|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  21|   0|   21|          0|
    |bias_addr_reg_708           |   4|   0|    4|          0|
    |ch_3_reg_760                |   2|   0|    2|          0|
    |ch_reg_161                  |   2|   0|    2|          0|
    |feature_map_addr_1_reg_796  |  12|   0|   12|          0|
    |feature_map_load_reg_852    |  32|   0|   32|          0|
    |filt1_reg_150               |   4|   0|    4|          0|
    |filt_4_reg_698              |   4|   0|    4|          0|
    |filt_5_reg_742              |   4|   0|    4|          0|
    |filt_reg_117                |   4|   0|    4|          0|
    |i2_reg_172                  |   5|   0|    5|          0|
    |i_4_reg_716                 |   5|   0|    5|          0|
    |i_5_reg_778                 |   5|   0|    5|          0|
    |i_reg_128                   |   5|   0|    5|          0|
    |j3_reg_184                  |   5|   0|    5|          0|
    |j_4_reg_729                 |   5|   0|    5|          0|
    |j_5_reg_791                 |   5|   0|    5|          0|
    |j_reg_139                   |   5|   0|    5|          0|
    |lt_i_1_reg_804              |   3|   0|    3|          0|
    |lt_i_reg_196                |   3|   0|    3|          0|
    |lt_j_1_reg_822              |   3|   0|    3|          0|
    |lt_j_reg_207                |   3|   0|    3|          0|
    |tmp_28_reg_847              |  32|   0|   32|          0|
    |tmp_29_reg_857              |  32|   0|   32|          0|
    |tmp_38_reg_703              |   7|   0|    9|          2|
    |tmp_42_reg_752              |   7|   0|    9|          2|
    |tmp_44_reg_721              |  11|   0|   13|          2|
    |tmp_49_cast_reg_747         |   8|   0|    8|          0|
    |tmp_49_reg_770              |  64|   0|   64|          0|
    |tmp_50_reg_734              |  13|   0|   13|          0|
    |tmp_53_reg_783              |  11|   0|   13|          2|
    |tmp_58_reg_809              |  11|   0|   11|          0|
    |tmp_59_cast_reg_765         |   6|   0|    9|          3|
    |tmp_61_reg_814              |   9|   0|   12|          3|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 352|   0|  366|         14|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|ap_done               | out |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Conv_Accel_conv_hw<24, 3, 10, 5, 20> | return value |
|image_r_address0      | out |   11|  ap_memory |                image_r               |     array    |
|image_r_ce0           | out |    1|  ap_memory |                image_r               |     array    |
|image_r_q0            |  in |   32|  ap_memory |                image_r               |     array    |
|filter_address0       | out |   10|  ap_memory |                filter                |     array    |
|filter_ce0            | out |    1|  ap_memory |                filter                |     array    |
|filter_q0             |  in |   32|  ap_memory |                filter                |     array    |
|bias_address0         | out |    4|  ap_memory |                 bias                 |     array    |
|bias_ce0              | out |    1|  ap_memory |                 bias                 |     array    |
|bias_q0               |  in |   32|  ap_memory |                 bias                 |     array    |
|feature_map_address0  | out |   12|  ap_memory |              feature_map             |     array    |
|feature_map_ce0       | out |    1|  ap_memory |              feature_map             |     array    |
|feature_map_we0       | out |    1|  ap_memory |              feature_map             |     array    |
|feature_map_d0        | out |   32|  ap_memory |              feature_map             |     array    |
|feature_map_q0        |  in |   32|  ap_memory |              feature_map             |     array    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond8)
	3  / (!exitcond8)
3 --> 
	2  / (exitcond7)
	4  / (!exitcond7)
4 --> 
	3  / (exitcond6)
	5  / (!exitcond6)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond5)
7 --> 
	6  / (exitcond4)
	8  / (!exitcond4)
8 --> 
	7  / (exitcond3)
	9  / (!exitcond3)
9 --> 
	8  / (exitcond2)
	10  / (!exitcond2)
10 --> 
	9  / (exitcond1)
	11  / (!exitcond1)
11 --> 
	10  / (exitcond)
	12  / (!exitcond)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	11  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_22 [1/1] 1.57ns
:0  br label %.loopexit


 <State 2>: 3.45ns
ST_2: filt [1/1] 0.00ns
.loopexit:0  %filt = phi i4 [ 0, %0 ], [ %filt_4, %.preheader15 ]

ST_2: exitcond8 [1/1] 1.88ns
.loopexit:1  %exitcond8 = icmp eq i4 %filt, -6

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: filt_4 [1/1] 0.80ns
.loopexit:3  %filt_4 = add i4 %filt, 1

ST_2: stg_27 [1/1] 1.57ns
.loopexit:4  br i1 %exitcond8, label %.preheader13, label %.preheader15.preheader

ST_2: tmp [1/1] 0.00ns
.preheader15.preheader:0  %tmp = zext i4 %filt to i64

ST_2: tmp_s [1/1] 0.00ns
.preheader15.preheader:1  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %filt, i4 0)

ST_2: p_shl_cast [1/1] 0.00ns
.preheader15.preheader:2  %p_shl_cast = zext i8 %tmp_s to i9

ST_2: tmp_37 [1/1] 0.00ns
.preheader15.preheader:3  %tmp_37 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %filt, i2 0)

ST_2: p_shl1_cast [1/1] 0.00ns
.preheader15.preheader:4  %p_shl1_cast = zext i6 %tmp_37 to i9

ST_2: tmp_38 [1/1] 1.72ns
.preheader15.preheader:5  %tmp_38 = add i9 %p_shl1_cast, %p_shl_cast

ST_2: bias_addr [1/1] 0.00ns
.preheader15.preheader:6  %bias_addr = getelementptr [10 x float]* %bias, i64 0, i64 %tmp

ST_2: stg_35 [1/1] 1.57ns
.preheader15.preheader:7  br label %.preheader15


 <State 3>: 3.80ns
ST_3: i [1/1] 0.00ns
.preheader15:0  %i = phi i5 [ 0, %.preheader15.preheader ], [ %i_4, %.preheader14 ]

ST_3: exitcond7 [1/1] 1.91ns
.preheader15:1  %exitcond7 = icmp eq i5 %i, -12

ST_3: empty_13 [1/1] 0.00ns
.preheader15:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

ST_3: i_4 [1/1] 1.72ns
.preheader15:3  %i_4 = add i5 %i, 1

ST_3: stg_40 [1/1] 0.00ns
.preheader15:4  br i1 %exitcond7, label %.loopexit, label %.preheader14.preheader

ST_3: tmp_17_cast [1/1] 0.00ns
.preheader14.preheader:0  %tmp_17_cast = zext i5 %i to i9

ST_3: tmp_43 [1/1] 1.84ns
.preheader14.preheader:1  %tmp_43 = add i9 %tmp_17_cast, %tmp_38

ST_3: p_shl2_cast [1/1] 0.00ns
.preheader14.preheader:2  %p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp_43, i4 0)

ST_3: tmp_35 [1/1] 0.00ns
.preheader14.preheader:3  %tmp_35 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_43, i2 0)

ST_3: p_shl3_cast [1/1] 0.00ns
.preheader14.preheader:4  %p_shl3_cast = zext i11 %tmp_35 to i13

ST_3: tmp_44 [1/1] 1.96ns
.preheader14.preheader:5  %tmp_44 = add i13 %p_shl2_cast, %p_shl3_cast

ST_3: stg_47 [1/1] 1.57ns
.preheader14.preheader:6  br label %.preheader14


 <State 4>: 2.39ns
ST_4: j [1/1] 0.00ns
.preheader14:0  %j = phi i5 [ %j_4, %1 ], [ 0, %.preheader14.preheader ]

ST_4: exitcond6 [1/1] 1.91ns
.preheader14:1  %exitcond6 = icmp eq i5 %j, -12

ST_4: empty_14 [1/1] 0.00ns
.preheader14:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

ST_4: j_4 [1/1] 1.72ns
.preheader14:3  %j_4 = add i5 %j, 1

ST_4: stg_52 [1/1] 0.00ns
.preheader14:4  br i1 %exitcond6, label %.preheader15, label %1

ST_4: bias_load [2/2] 2.39ns
:0  %bias_load = load float* %bias_addr, align 4

ST_4: tmp_19_cast [1/1] 0.00ns
:1  %tmp_19_cast = zext i5 %j to i13

ST_4: tmp_50 [1/1] 1.96ns
:2  %tmp_50 = add i13 %tmp_44, %tmp_19_cast


 <State 5>: 5.10ns
ST_5: bias_load [1/2] 2.39ns
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_63_cast [1/1] 0.00ns
:3  %tmp_63_cast = zext i13 %tmp_50 to i64

ST_5: feature_map_addr [1/1] 0.00ns
:4  %feature_map_addr = getelementptr [4000 x float]* %feature_map, i64 0, i64 %tmp_63_cast

ST_5: stg_59 [1/1] 2.71ns
:5  store float %bias_load, float* %feature_map_addr, align 4

ST_5: stg_60 [1/1] 0.00ns
:6  br label %.preheader14


 <State 6>: 1.88ns
ST_6: filt1 [1/1] 0.00ns
.preheader13:0  %filt1 = phi i4 [ 0, %.loopexit ], [ %filt_5, %.preheader12 ]

ST_6: exitcond5 [1/1] 1.88ns
.preheader13:1  %exitcond5 = icmp eq i4 %filt1, -6

ST_6: empty_15 [1/1] 0.00ns
.preheader13:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_6: filt_5 [1/1] 0.80ns
.preheader13:3  %filt_5 = add i4 %filt1, 1

ST_6: stg_65 [1/1] 0.00ns
.preheader13:4  br i1 %exitcond5, label %2, label %.preheader12.preheader

ST_6: tmp_cast [1/1] 0.00ns
.preheader12.preheader:0  %tmp_cast = zext i4 %filt1 to i7

ST_6: tmp_39 [1/1] 0.00ns
.preheader12.preheader:1  %tmp_39 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %filt1, i2 0)

ST_6: p_shl6_cast1 [1/1] 0.00ns
.preheader12.preheader:2  %p_shl6_cast1 = zext i6 %tmp_39 to i9

ST_6: p_shl6_cast [1/1] 0.00ns
.preheader12.preheader:3  %p_shl6_cast = zext i6 %tmp_39 to i7

ST_6: tmp_40 [1/1] 1.72ns
.preheader12.preheader:4  %tmp_40 = sub i7 %p_shl6_cast, %tmp_cast

ST_6: tmp_49_cast [1/1] 0.00ns
.preheader12.preheader:5  %tmp_49_cast = sext i7 %tmp_40 to i8

ST_6: tmp_41 [1/1] 0.00ns
.preheader12.preheader:6  %tmp_41 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %filt1, i4 0)

ST_6: p_shl4_cast [1/1] 0.00ns
.preheader12.preheader:7  %p_shl4_cast = zext i8 %tmp_41 to i9

ST_6: tmp_42 [1/1] 1.72ns
.preheader12.preheader:8  %tmp_42 = add i9 %p_shl6_cast1, %p_shl4_cast

ST_6: stg_75 [1/1] 1.57ns
.preheader12.preheader:9  br label %.preheader12

ST_6: stg_76 [1/1] 0.00ns
:0  ret void


 <State 7>: 3.56ns
ST_7: ch [1/1] 0.00ns
.preheader12:0  %ch = phi i2 [ 0, %.preheader12.preheader ], [ %ch_3, %.preheader11 ]

ST_7: exitcond4 [1/1] 1.36ns
.preheader12:1  %exitcond4 = icmp eq i2 %ch, -1

ST_7: empty_16 [1/1] 0.00ns
.preheader12:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: ch_3 [1/1] 0.80ns
.preheader12:3  %ch_3 = add i2 %ch, 1

ST_7: stg_81 [1/1] 0.00ns
.preheader12:4  br i1 %exitcond4, label %.preheader13, label %.preheader11.preheader

ST_7: tmp_18_cast [1/1] 0.00ns
.preheader11.preheader:0  %tmp_18_cast = zext i2 %ch to i8

ST_7: tmp_45 [1/1] 0.00ns
.preheader11.preheader:1  %tmp_45 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %ch, i5 0)

ST_7: p_shl8_cast [1/1] 0.00ns
.preheader11.preheader:2  %p_shl8_cast = zext i7 %tmp_45 to i8

ST_7: tmp_46 [1/1] 0.00ns
.preheader11.preheader:3  %tmp_46 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %ch, i3 0)

ST_7: p_shl9_cast [1/1] 0.00ns
.preheader11.preheader:4  %p_shl9_cast = zext i5 %tmp_46 to i8

ST_7: tmp_47 [1/1] 1.72ns
.preheader11.preheader:5  %tmp_47 = sub i8 %p_shl8_cast, %p_shl9_cast

ST_7: tmp_59_cast [1/1] 0.00ns
.preheader11.preheader:6  %tmp_59_cast = sext i8 %tmp_47 to i9

ST_7: tmp_48 [1/1] 1.72ns
.preheader11.preheader:7  %tmp_48 = add i8 %tmp_49_cast, %tmp_18_cast

ST_7: tmp_60_cast [1/1] 0.00ns
.preheader11.preheader:8  %tmp_60_cast = sext i8 %tmp_48 to i64

ST_7: tmp_36 [1/1] 0.00ns
.preheader11.preheader:9  %tmp_36 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_48, i2 0)

ST_7: p_shl7 [1/1] 0.00ns
.preheader11.preheader:10  %p_shl7 = sext i10 %tmp_36 to i64

ST_7: tmp_49 [1/1] 1.84ns
.preheader11.preheader:11  %tmp_49 = add i64 %tmp_60_cast, %p_shl7

ST_7: stg_94 [1/1] 1.57ns
.preheader11.preheader:12  br label %.preheader11


 <State 8>: 3.80ns
ST_8: i2 [1/1] 0.00ns
.preheader11:0  %i2 = phi i5 [ 0, %.preheader11.preheader ], [ %i_5, %.preheader10 ]

ST_8: exitcond3 [1/1] 1.91ns
.preheader11:1  %exitcond3 = icmp eq i5 %i2, -12

ST_8: empty_17 [1/1] 0.00ns
.preheader11:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

ST_8: i_5 [1/1] 1.72ns
.preheader11:3  %i_5 = add i5 %i2, 1

ST_8: stg_99 [1/1] 0.00ns
.preheader11:4  br i1 %exitcond3, label %.preheader12, label %.preheader10.preheader

ST_8: tmp_20_cast [1/1] 0.00ns
.preheader10.preheader:0  %tmp_20_cast = zext i5 %i2 to i9

ST_8: tmp_51 [1/1] 1.84ns
.preheader10.preheader:1  %tmp_51 = add i9 %tmp_20_cast, %tmp_42

ST_8: p_shl10_cast [1/1] 0.00ns
.preheader10.preheader:2  %p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp_51, i4 0)

ST_8: tmp_52 [1/1] 0.00ns
.preheader10.preheader:3  %tmp_52 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_51, i2 0)

ST_8: p_shl11_cast [1/1] 0.00ns
.preheader10.preheader:4  %p_shl11_cast = zext i11 %tmp_52 to i13

ST_8: tmp_53 [1/1] 1.96ns
.preheader10.preheader:5  %tmp_53 = add i13 %p_shl10_cast, %p_shl11_cast

ST_8: stg_106 [1/1] 1.57ns
.preheader10.preheader:6  br label %.preheader10


 <State 9>: 1.96ns
ST_9: j3 [1/1] 0.00ns
.preheader10:0  %j3 = phi i5 [ 0, %.preheader10.preheader ], [ %j_5, %.preheader9 ]

ST_9: exitcond2 [1/1] 1.91ns
.preheader10:1  %exitcond2 = icmp eq i5 %j3, -12

ST_9: empty_18 [1/1] 0.00ns
.preheader10:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

ST_9: j_5 [1/1] 1.72ns
.preheader10:3  %j_5 = add i5 %j3, 1

ST_9: stg_111 [1/1] 0.00ns
.preheader10:4  br i1 %exitcond2, label %.preheader11, label %.preheader9.preheader

ST_9: tmp_21_cast [1/1] 0.00ns
.preheader9.preheader:0  %tmp_21_cast = zext i5 %j3 to i13

ST_9: tmp_54 [1/1] 1.96ns
.preheader9.preheader:1  %tmp_54 = add i13 %tmp_53, %tmp_21_cast

ST_9: tmp_68_cast [1/1] 0.00ns
.preheader9.preheader:2  %tmp_68_cast = zext i13 %tmp_54 to i64

ST_9: feature_map_addr_1 [1/1] 0.00ns
.preheader9.preheader:3  %feature_map_addr_1 = getelementptr [4000 x float]* %feature_map, i64 0, i64 %tmp_68_cast

ST_9: stg_116 [1/1] 1.57ns
.preheader9.preheader:4  br label %.preheader9


 <State 10>: 5.28ns
ST_10: lt_i [1/1] 0.00ns
.preheader9:0  %lt_i = phi i3 [ 0, %.preheader9.preheader ], [ %lt_i_1, %.preheader ]

ST_10: lt_i_cast4 [1/1] 0.00ns
.preheader9:1  %lt_i_cast4 = zext i3 %lt_i to i5

ST_10: exitcond1 [1/1] 1.62ns
.preheader9:2  %exitcond1 = icmp eq i3 %lt_i, -3

ST_10: empty_19 [1/1] 0.00ns
.preheader9:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_10: lt_i_1 [1/1] 0.80ns
.preheader9:4  %lt_i_1 = add i3 %lt_i, 1

ST_10: stg_122 [1/1] 0.00ns
.preheader9:5  br i1 %exitcond1, label %.preheader10, label %.preheader.preheader

ST_10: tmp_22 [1/1] 1.72ns
.preheader.preheader:0  %tmp_22 = add i5 %i2, %lt_i_cast4

ST_10: tmp_23 [1/1] 0.00ns
.preheader.preheader:1  %tmp_23 = zext i3 %lt_i to i64

ST_10: tmp_55 [1/1] 1.84ns
.preheader.preheader:2  %tmp_55 = add i64 %tmp_23, %tmp_49

ST_10: tmp_56 [1/1] 0.00ns
.preheader.preheader:3  %tmp_56 = trunc i64 %tmp_55 to i11

ST_10: tmp_57 [1/1] 0.00ns
.preheader.preheader:4  %tmp_57 = trunc i64 %tmp_55 to i9

ST_10: p_shl14_cast [1/1] 0.00ns
.preheader.preheader:5  %p_shl14_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_57, i2 0)

ST_10: tmp_58 [1/1] 1.84ns
.preheader.preheader:6  %tmp_58 = add i11 %p_shl14_cast, %tmp_56

ST_10: tmp_24_cast [1/1] 0.00ns
.preheader.preheader:7  %tmp_24_cast = zext i5 %tmp_22 to i9

ST_10: tmp_59 [1/1] 1.72ns
.preheader.preheader:8  %tmp_59 = add i9 %tmp_24_cast, %tmp_59_cast

ST_10: tmp_60 [1/1] 0.00ns
.preheader.preheader:9  %tmp_60 = trunc i9 %tmp_59 to i7

ST_10: p_shl12_cast [1/1] 0.00ns
.preheader.preheader:10  %p_shl12_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_60, i5 0)

ST_10: p_shl13_cast [1/1] 0.00ns
.preheader.preheader:11  %p_shl13_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_59, i3 0)

ST_10: tmp_61 [1/1] 1.84ns
.preheader.preheader:12  %tmp_61 = sub i12 %p_shl12_cast, %p_shl13_cast

ST_10: stg_136 [1/1] 1.57ns
.preheader.preheader:13  br label %.preheader


 <State 11>: 6.27ns
ST_11: lt_j [1/1] 0.00ns
.preheader:0  %lt_j = phi i3 [ %lt_j_1, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_11: lt_j_cast2 [1/1] 0.00ns
.preheader:1  %lt_j_cast2 = zext i3 %lt_j to i5

ST_11: exitcond [1/1] 1.62ns
.preheader:2  %exitcond = icmp eq i3 %lt_j, -3

ST_11: empty_20 [1/1] 0.00ns
.preheader:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_11: lt_j_1 [1/1] 0.80ns
.preheader:4  %lt_j_1 = add i3 %lt_j, 1

ST_11: stg_142 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.preheader9, label %._crit_edge

ST_11: tmp_25_cast [1/1] 0.00ns
._crit_edge:0  %tmp_25_cast = zext i3 %lt_j to i11

ST_11: tmp_62 [1/1] 1.84ns
._crit_edge:1  %tmp_62 = add i11 %tmp_58, %tmp_25_cast

ST_11: tmp_76_cast [1/1] 0.00ns
._crit_edge:2  %tmp_76_cast = zext i11 %tmp_62 to i64

ST_11: filter_addr [1/1] 0.00ns
._crit_edge:3  %filter_addr = getelementptr [750 x float]* %filter, i64 0, i64 %tmp_76_cast

ST_11: filter_load [2/2] 2.71ns
._crit_edge:4  %filter_load = load float* %filter_addr, align 4

ST_11: tmp_26 [1/1] 1.72ns
._crit_edge:5  %tmp_26 = add i5 %lt_j_cast2, %j3

ST_11: tmp_27_cast [1/1] 0.00ns
._crit_edge:6  %tmp_27_cast = zext i5 %tmp_26 to i12

ST_11: tmp_63 [1/1] 1.84ns
._crit_edge:7  %tmp_63 = add i12 %tmp_61, %tmp_27_cast

ST_11: tmp_77_cast [1/1] 0.00ns
._crit_edge:8  %tmp_77_cast = zext i12 %tmp_63 to i64

ST_11: image_addr [1/1] 0.00ns
._crit_edge:9  %image_addr = getelementptr [1728 x float]* %image_r, i64 0, i64 %tmp_77_cast

ST_11: image_load [2/2] 2.71ns
._crit_edge:10  %image_load = load float* %image_addr, align 4


 <State 12>: 8.41ns
ST_12: filter_load [1/2] 2.71ns
._crit_edge:4  %filter_load = load float* %filter_addr, align 4

ST_12: image_load [1/2] 2.71ns
._crit_edge:10  %image_load = load float* %image_addr, align 4

ST_12: tmp_28 [4/4] 5.70ns
._crit_edge:11  %tmp_28 = fmul float %filter_load, %image_load


 <State 13>: 5.70ns
ST_13: tmp_28 [3/4] 5.70ns
._crit_edge:11  %tmp_28 = fmul float %filter_load, %image_load


 <State 14>: 5.70ns
ST_14: tmp_28 [2/4] 5.70ns
._crit_edge:11  %tmp_28 = fmul float %filter_load, %image_load

ST_14: feature_map_load [2/2] 2.71ns
._crit_edge:12  %feature_map_load = load float* %feature_map_addr_1, align 4


 <State 15>: 5.70ns
ST_15: tmp_28 [1/4] 5.70ns
._crit_edge:11  %tmp_28 = fmul float %filter_load, %image_load

ST_15: feature_map_load [1/2] 2.71ns
._crit_edge:12  %feature_map_load = load float* %feature_map_addr_1, align 4


 <State 16>: 7.26ns
ST_16: tmp_29 [5/5] 7.26ns
._crit_edge:13  %tmp_29 = fadd float %feature_map_load, %tmp_28


 <State 17>: 7.26ns
ST_17: tmp_29 [4/5] 7.26ns
._crit_edge:13  %tmp_29 = fadd float %feature_map_load, %tmp_28


 <State 18>: 7.26ns
ST_18: tmp_29 [3/5] 7.26ns
._crit_edge:13  %tmp_29 = fadd float %feature_map_load, %tmp_28


 <State 19>: 7.26ns
ST_19: tmp_29 [2/5] 7.26ns
._crit_edge:13  %tmp_29 = fadd float %feature_map_load, %tmp_28


 <State 20>: 7.26ns
ST_20: tmp_29 [1/5] 7.26ns
._crit_edge:13  %tmp_29 = fadd float %feature_map_load, %tmp_28


 <State 21>: 2.71ns
ST_21: stg_167 [1/1] 2.71ns
._crit_edge:14  store float %tmp_29, float* %feature_map_addr_1, align 4

ST_21: stg_168 [1/1] 0.00ns
._crit_edge:15  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x2320b38df0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filter]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x2320b39a50; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x2320b38850; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_map]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x2320b38e80; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_22             (br               ) [ 0111110000000000000000]
filt               (phi              ) [ 0010000000000000000000]
exitcond8          (icmp             ) [ 0011110000000000000000]
empty              (speclooptripcount) [ 0000000000000000000000]
filt_4             (add              ) [ 0111110000000000000000]
stg_27             (br               ) [ 0011111111111111111111]
tmp                (zext             ) [ 0000000000000000000000]
tmp_s              (bitconcatenate   ) [ 0000000000000000000000]
p_shl_cast         (zext             ) [ 0000000000000000000000]
tmp_37             (bitconcatenate   ) [ 0000000000000000000000]
p_shl1_cast        (zext             ) [ 0000000000000000000000]
tmp_38             (add              ) [ 0001110000000000000000]
bias_addr          (getelementptr    ) [ 0001110000000000000000]
stg_35             (br               ) [ 0011110000000000000000]
i                  (phi              ) [ 0001000000000000000000]
exitcond7          (icmp             ) [ 0011110000000000000000]
empty_13           (speclooptripcount) [ 0000000000000000000000]
i_4                (add              ) [ 0011110000000000000000]
stg_40             (br               ) [ 0111110000000000000000]
tmp_17_cast        (zext             ) [ 0000000000000000000000]
tmp_43             (add              ) [ 0000000000000000000000]
p_shl2_cast        (bitconcatenate   ) [ 0000000000000000000000]
tmp_35             (bitconcatenate   ) [ 0000000000000000000000]
p_shl3_cast        (zext             ) [ 0000000000000000000000]
tmp_44             (add              ) [ 0000110000000000000000]
stg_47             (br               ) [ 0011110000000000000000]
j                  (phi              ) [ 0000100000000000000000]
exitcond6          (icmp             ) [ 0011110000000000000000]
empty_14           (speclooptripcount) [ 0000000000000000000000]
j_4                (add              ) [ 0011110000000000000000]
stg_52             (br               ) [ 0011110000000000000000]
tmp_19_cast        (zext             ) [ 0000000000000000000000]
tmp_50             (add              ) [ 0000010000000000000000]
bias_load          (load             ) [ 0000000000000000000000]
tmp_63_cast        (zext             ) [ 0000000000000000000000]
feature_map_addr   (getelementptr    ) [ 0000000000000000000000]
stg_59             (store            ) [ 0000000000000000000000]
stg_60             (br               ) [ 0011110000000000000000]
filt1              (phi              ) [ 0000001000000000000000]
exitcond5          (icmp             ) [ 0000001111111111111111]
empty_15           (speclooptripcount) [ 0000000000000000000000]
filt_5             (add              ) [ 0010001111111111111111]
stg_65             (br               ) [ 0000000000000000000000]
tmp_cast           (zext             ) [ 0000000000000000000000]
tmp_39             (bitconcatenate   ) [ 0000000000000000000000]
p_shl6_cast1       (zext             ) [ 0000000000000000000000]
p_shl6_cast        (zext             ) [ 0000000000000000000000]
tmp_40             (sub              ) [ 0000000000000000000000]
tmp_49_cast        (sext             ) [ 0000000111111111111111]
tmp_41             (bitconcatenate   ) [ 0000000000000000000000]
p_shl4_cast        (zext             ) [ 0000000000000000000000]
tmp_42             (add              ) [ 0000000111111111111111]
stg_75             (br               ) [ 0000001111111111111111]
stg_76             (ret              ) [ 0000000000000000000000]
ch                 (phi              ) [ 0000000100000000000000]
exitcond4          (icmp             ) [ 0000001111111111111111]
empty_16           (speclooptripcount) [ 0000000000000000000000]
ch_3               (add              ) [ 0000001111111111111111]
stg_81             (br               ) [ 0010001111111111111111]
tmp_18_cast        (zext             ) [ 0000000000000000000000]
tmp_45             (bitconcatenate   ) [ 0000000000000000000000]
p_shl8_cast        (zext             ) [ 0000000000000000000000]
tmp_46             (bitconcatenate   ) [ 0000000000000000000000]
p_shl9_cast        (zext             ) [ 0000000000000000000000]
tmp_47             (sub              ) [ 0000000000000000000000]
tmp_59_cast        (sext             ) [ 0000000011111111111111]
tmp_48             (add              ) [ 0000000000000000000000]
tmp_60_cast        (sext             ) [ 0000000000000000000000]
tmp_36             (bitconcatenate   ) [ 0000000000000000000000]
p_shl7             (sext             ) [ 0000000000000000000000]
tmp_49             (add              ) [ 0000000011111111111111]
stg_94             (br               ) [ 0000001111111111111111]
i2                 (phi              ) [ 0000000010111111111111]
exitcond3          (icmp             ) [ 0000001111111111111111]
empty_17           (speclooptripcount) [ 0000000000000000000000]
i_5                (add              ) [ 0000001111111111111111]
stg_99             (br               ) [ 0000001111111111111111]
tmp_20_cast        (zext             ) [ 0000000000000000000000]
tmp_51             (add              ) [ 0000000000000000000000]
p_shl10_cast       (bitconcatenate   ) [ 0000000000000000000000]
tmp_52             (bitconcatenate   ) [ 0000000000000000000000]
p_shl11_cast       (zext             ) [ 0000000000000000000000]
tmp_53             (add              ) [ 0000000001111111111111]
stg_106            (br               ) [ 0000001111111111111111]
j3                 (phi              ) [ 0000000001011111111111]
exitcond2          (icmp             ) [ 0000001111111111111111]
empty_18           (speclooptripcount) [ 0000000000000000000000]
j_5                (add              ) [ 0000001111111111111111]
stg_111            (br               ) [ 0000001111111111111111]
tmp_21_cast        (zext             ) [ 0000000000000000000000]
tmp_54             (add              ) [ 0000000000000000000000]
tmp_68_cast        (zext             ) [ 0000000000000000000000]
feature_map_addr_1 (getelementptr    ) [ 0000000000111111111111]
stg_116            (br               ) [ 0000001111111111111111]
lt_i               (phi              ) [ 0000000000100000000000]
lt_i_cast4         (zext             ) [ 0000000000000000000000]
exitcond1          (icmp             ) [ 0000001111111111111111]
empty_19           (speclooptripcount) [ 0000000000000000000000]
lt_i_1             (add              ) [ 0000001111111111111111]
stg_122            (br               ) [ 0000001111111111111111]
tmp_22             (add              ) [ 0000000000000000000000]
tmp_23             (zext             ) [ 0000000000000000000000]
tmp_55             (add              ) [ 0000000000000000000000]
tmp_56             (trunc            ) [ 0000000000000000000000]
tmp_57             (trunc            ) [ 0000000000000000000000]
p_shl14_cast       (bitconcatenate   ) [ 0000000000000000000000]
tmp_58             (add              ) [ 0000000000011111111111]
tmp_24_cast        (zext             ) [ 0000000000000000000000]
tmp_59             (add              ) [ 0000000000000000000000]
tmp_60             (trunc            ) [ 0000000000000000000000]
p_shl12_cast       (bitconcatenate   ) [ 0000000000000000000000]
p_shl13_cast       (bitconcatenate   ) [ 0000000000000000000000]
tmp_61             (sub              ) [ 0000000000011111111111]
stg_136            (br               ) [ 0000001111111111111111]
lt_j               (phi              ) [ 0000000000010000000000]
lt_j_cast2         (zext             ) [ 0000000000000000000000]
exitcond           (icmp             ) [ 0000001111111111111111]
empty_20           (speclooptripcount) [ 0000000000000000000000]
lt_j_1             (add              ) [ 0000001111111111111111]
stg_142            (br               ) [ 0000001111111111111111]
tmp_25_cast        (zext             ) [ 0000000000000000000000]
tmp_62             (add              ) [ 0000000000000000000000]
tmp_76_cast        (zext             ) [ 0000000000000000000000]
filter_addr        (getelementptr    ) [ 0000000000001000000000]
tmp_26             (add              ) [ 0000000000000000000000]
tmp_27_cast        (zext             ) [ 0000000000000000000000]
tmp_63             (add              ) [ 0000000000000000000000]
tmp_77_cast        (zext             ) [ 0000000000000000000000]
image_addr         (getelementptr    ) [ 0000000000001000000000]
filter_load        (load             ) [ 0000000000000111000000]
image_load         (load             ) [ 0000000000000111000000]
tmp_28             (fmul             ) [ 0000000000000000111110]
feature_map_load   (load             ) [ 0000000000000000111110]
tmp_29             (fadd             ) [ 0000000000000000000001]
stg_167            (store            ) [ 0000000000000000000000]
stg_168            (br               ) [ 0000001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filter">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="feature_map">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_map"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="bias_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="2"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="feature_map_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="13" slack="0"/>
<pin id="77" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_map_addr/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_59/5 feature_map_load/14 stg_167/21 "/>
</bind>
</comp>

<comp id="86" class="1004" name="feature_map_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="13" slack="0"/>
<pin id="90" dir="1" index="3" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_map_addr_1/9 "/>
</bind>
</comp>

<comp id="93" class="1004" name="filter_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr/11 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filter_load/11 "/>
</bind>
</comp>

<comp id="105" class="1004" name="image_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="12" slack="0"/>
<pin id="109" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr/11 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_load/11 "/>
</bind>
</comp>

<comp id="117" class="1005" name="filt_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="1"/>
<pin id="119" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filt (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="filt_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filt/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="1"/>
<pin id="130" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="1"/>
<pin id="141" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="filt1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filt1 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="filt1_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filt1/6 "/>
</bind>
</comp>

<comp id="161" class="1005" name="ch_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="1"/>
<pin id="163" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="ch_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch/7 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i2_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="1"/>
<pin id="174" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="i2_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/8 "/>
</bind>
</comp>

<comp id="184" class="1005" name="j3_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="1"/>
<pin id="186" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j3 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="j3_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3/9 "/>
</bind>
</comp>

<comp id="196" class="1005" name="lt_i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="1"/>
<pin id="198" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lt_i (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="lt_i_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lt_i/10 "/>
</bind>
</comp>

<comp id="207" class="1005" name="lt_j_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lt_j (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="lt_j_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lt_j/11 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_29/16 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_28/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="exitcond8_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="filt_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filt_4/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_shl_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_37_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl1_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_38_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="exitcond7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_17_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_43_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="1"/>
<pin id="294" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_shl2_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="13" slack="0"/>
<pin id="298" dir="0" index="1" bw="9" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_35_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="9" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_shl3_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_44_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="0"/>
<pin id="318" dir="0" index="1" bw="11" slack="0"/>
<pin id="319" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="exitcond6_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="j_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_19_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_50_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="13" slack="1"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_63_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="13" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="exitcond5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="filt_5_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filt_5/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_39_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_shl6_cast1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast1/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_shl6_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_40_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="0" index="1" bw="4" slack="0"/>
<pin id="382" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_49_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_49_cast/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_41_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_shl4_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_42_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="exitcond4_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="0" index="1" bw="2" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="ch_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_3/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_18_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_45_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="2" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_shl8_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_46_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="0" index="1" bw="2" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_shl9_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_47_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="0"/>
<pin id="450" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_59_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_59_cast/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_48_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="1"/>
<pin id="459" dir="0" index="1" bw="2" slack="0"/>
<pin id="460" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_60_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_60_cast/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_36_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_shl7_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl7/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_49_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="10" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="exitcond3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="5" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="i_5_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_20_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_51_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="9" slack="2"/>
<pin id="503" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_shl10_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="0" index="1" bw="9" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_52_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="0"/>
<pin id="515" dir="0" index="1" bw="9" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_shl11_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="0"/>
<pin id="523" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_53_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="13" slack="0"/>
<pin id="527" dir="0" index="1" bw="11" slack="0"/>
<pin id="528" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="exitcond2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="5" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="j_5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_21_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_54_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="13" slack="1"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_68_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="13" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_68_cast/9 "/>
</bind>
</comp>

<comp id="557" class="1004" name="lt_i_cast4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lt_i_cast4/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="exitcond1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="0" index="1" bw="3" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="lt_i_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lt_i_1/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_22_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="2"/>
<pin id="575" dir="0" index="1" bw="3" slack="0"/>
<pin id="576" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_23_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_55_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="3" slack="0"/>
<pin id="585" dir="0" index="1" bw="11" slack="3"/>
<pin id="586" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_56_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="13" slack="0"/>
<pin id="590" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_56/10 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_57_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="13" slack="0"/>
<pin id="594" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_shl14_cast_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="11" slack="0"/>
<pin id="598" dir="0" index="1" bw="9" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl14_cast/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_58_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="0"/>
<pin id="606" dir="0" index="1" bw="11" slack="0"/>
<pin id="607" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_24_cast_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_59_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="3"/>
<pin id="617" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_60_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="9" slack="0"/>
<pin id="621" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_shl12_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="12" slack="0"/>
<pin id="625" dir="0" index="1" bw="7" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl12_cast/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="p_shl13_cast_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="12" slack="0"/>
<pin id="633" dir="0" index="1" bw="9" slack="0"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl13_cast/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_61_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="12" slack="0"/>
<pin id="641" dir="0" index="1" bw="12" slack="0"/>
<pin id="642" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_61/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="lt_j_cast2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="0"/>
<pin id="647" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lt_j_cast2/11 "/>
</bind>
</comp>

<comp id="649" class="1004" name="exitcond_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="3" slack="0"/>
<pin id="651" dir="0" index="1" bw="3" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="655" class="1004" name="lt_j_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lt_j_1/11 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_25_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="0"/>
<pin id="663" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/11 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_62_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="1"/>
<pin id="667" dir="0" index="1" bw="3" slack="0"/>
<pin id="668" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_76_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_cast/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_26_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="0"/>
<pin id="677" dir="0" index="1" bw="5" slack="2"/>
<pin id="678" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/11 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_27_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="0"/>
<pin id="683" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_63_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="1"/>
<pin id="687" dir="0" index="1" bw="5" slack="0"/>
<pin id="688" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_63/11 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_77_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77_cast/11 "/>
</bind>
</comp>

<comp id="698" class="1005" name="filt_4_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="0"/>
<pin id="700" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="filt_4 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_38_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="1"/>
<pin id="705" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="708" class="1005" name="bias_addr_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="2"/>
<pin id="710" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="i_4_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="0"/>
<pin id="718" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp_44_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="13" slack="1"/>
<pin id="723" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="729" class="1005" name="j_4_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="0"/>
<pin id="731" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_50_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="13" slack="1"/>
<pin id="736" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="742" class="1005" name="filt_5_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="filt_5 "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_49_cast_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="1"/>
<pin id="749" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49_cast "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_42_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="9" slack="2"/>
<pin id="754" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="760" class="1005" name="ch_3_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="2" slack="0"/>
<pin id="762" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ch_3 "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_59_cast_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="3"/>
<pin id="767" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_59_cast "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_49_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="3"/>
<pin id="772" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="778" class="1005" name="i_5_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="0"/>
<pin id="780" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_53_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="13" slack="1"/>
<pin id="785" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="791" class="1005" name="j_5_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="5" slack="0"/>
<pin id="793" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="796" class="1005" name="feature_map_addr_1_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="12" slack="5"/>
<pin id="798" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="feature_map_addr_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="lt_i_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="3" slack="0"/>
<pin id="806" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="lt_i_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_58_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="11" slack="1"/>
<pin id="811" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_61_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="12" slack="1"/>
<pin id="816" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="822" class="1005" name="lt_j_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="3" slack="0"/>
<pin id="824" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="lt_j_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="filter_addr_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="10" slack="1"/>
<pin id="829" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr "/>
</bind>
</comp>

<comp id="832" class="1005" name="image_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="11" slack="1"/>
<pin id="834" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="image_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="filter_load_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load "/>
</bind>
</comp>

<comp id="842" class="1005" name="image_load_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_load "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_28_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="852" class="1005" name="feature_map_load_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feature_map_load "/>
</bind>
</comp>

<comp id="857" class="1005" name="tmp_29_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="69" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="226"><net_src comp="100" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="112" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="121" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="121" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="121" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="121" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="8" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="121" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="253" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="132" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="132" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="132" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="8" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="291" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="296" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="143" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="143" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="143" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="343" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="351"><net_src comp="154" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="10" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="154" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="154" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="20" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="154" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="22" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="363" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="359" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="18" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="154" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="8" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="371" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="165" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="38" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="165" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="42" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="165" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="165" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="26" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="46" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="165" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="48" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="431" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="419" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="457" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="50" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="457" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="462" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="176" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="28" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="176" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="32" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="176" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="34" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="8" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="36" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="500" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="22" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="505" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="188" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="28" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="188" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="32" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="188" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="547" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="560"><net_src comp="200" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="200" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="52" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="200" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="56" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="172" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="557" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="200" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="583" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="36" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="592" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="22" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="588" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="573" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="58" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="26" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="60" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="614" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="48" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="623" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="631" pin="3"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="211" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="211" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="52" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="211" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="56" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="211" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="665" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="679"><net_src comp="645" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="184" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="685" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="701"><net_src comp="234" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="706"><net_src comp="269" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="711"><net_src comp="62" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="719"><net_src comp="281" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="724"><net_src comp="316" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="732"><net_src comp="328" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="737"><net_src comp="338" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="745"><net_src comp="353" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="750"><net_src comp="385" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="755"><net_src comp="401" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="763"><net_src comp="413" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="768"><net_src comp="453" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="773"><net_src comp="478" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="781"><net_src comp="490" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="786"><net_src comp="525" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="794"><net_src comp="537" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="799"><net_src comp="86" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="807"><net_src comp="567" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="812"><net_src comp="604" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="817"><net_src comp="639" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="825"><net_src comp="655" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="830"><net_src comp="93" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="835"><net_src comp="105" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="840"><net_src comp="100" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="845"><net_src comp="112" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="850"><net_src comp="222" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="855"><net_src comp="80" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="860"><net_src comp="218" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond8 : 1
		filt_4 : 1
		stg_27 : 2
		tmp : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_37 : 1
		p_shl1_cast : 2
		tmp_38 : 3
		bias_addr : 2
	State 3
		exitcond7 : 1
		i_4 : 1
		stg_40 : 2
		tmp_17_cast : 1
		tmp_43 : 2
		p_shl2_cast : 3
		tmp_35 : 3
		p_shl3_cast : 4
		tmp_44 : 5
	State 4
		exitcond6 : 1
		j_4 : 1
		stg_52 : 2
		tmp_19_cast : 1
		tmp_50 : 2
	State 5
		feature_map_addr : 1
		stg_59 : 2
	State 6
		exitcond5 : 1
		filt_5 : 1
		stg_65 : 2
		tmp_cast : 1
		tmp_39 : 1
		p_shl6_cast1 : 2
		p_shl6_cast : 2
		tmp_40 : 3
		tmp_49_cast : 4
		tmp_41 : 1
		p_shl4_cast : 2
		tmp_42 : 3
	State 7
		exitcond4 : 1
		ch_3 : 1
		stg_81 : 2
		tmp_18_cast : 1
		tmp_45 : 1
		p_shl8_cast : 2
		tmp_46 : 1
		p_shl9_cast : 2
		tmp_47 : 3
		tmp_59_cast : 4
		tmp_48 : 2
		tmp_60_cast : 3
		tmp_36 : 3
		p_shl7 : 4
		tmp_49 : 5
	State 8
		exitcond3 : 1
		i_5 : 1
		stg_99 : 2
		tmp_20_cast : 1
		tmp_51 : 2
		p_shl10_cast : 3
		tmp_52 : 3
		p_shl11_cast : 4
		tmp_53 : 5
	State 9
		exitcond2 : 1
		j_5 : 1
		stg_111 : 2
		tmp_21_cast : 1
		tmp_54 : 2
		tmp_68_cast : 3
		feature_map_addr_1 : 4
	State 10
		lt_i_cast4 : 1
		exitcond1 : 1
		lt_i_1 : 1
		stg_122 : 2
		tmp_22 : 2
		tmp_23 : 1
		tmp_55 : 2
		tmp_56 : 3
		tmp_57 : 3
		p_shl14_cast : 4
		tmp_58 : 5
		tmp_24_cast : 3
		tmp_59 : 4
		tmp_60 : 5
		p_shl12_cast : 6
		p_shl13_cast : 5
		tmp_61 : 7
	State 11
		lt_j_cast2 : 1
		exitcond : 1
		lt_j_1 : 1
		stg_142 : 2
		tmp_25_cast : 1
		tmp_62 : 2
		tmp_76_cast : 3
		filter_addr : 4
		filter_load : 5
		tmp_26 : 2
		tmp_27_cast : 3
		tmp_63 : 4
		tmp_77_cast : 5
		image_addr : 6
		image_load : 7
	State 12
		tmp_28 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_218     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_222     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |    filt_4_fu_234    |    0    |    0    |    4    |
|          |    tmp_38_fu_269    |    0    |    0    |    8    |
|          |      i_4_fu_281     |    0    |    0    |    5    |
|          |    tmp_43_fu_291    |    0    |    0    |    9    |
|          |    tmp_44_fu_316    |    0    |    0    |    13   |
|          |      j_4_fu_328     |    0    |    0    |    5    |
|          |    tmp_50_fu_338    |    0    |    0    |    13   |
|          |    filt_5_fu_353    |    0    |    0    |    4    |
|          |    tmp_42_fu_401    |    0    |    0    |    8    |
|          |     ch_3_fu_413     |    0    |    0    |    2    |
|          |    tmp_48_fu_457    |    0    |    0    |    7    |
|          |    tmp_49_fu_478    |    0    |    0    |    10   |
|    add   |      i_5_fu_490     |    0    |    0    |    5    |
|          |    tmp_51_fu_500    |    0    |    0    |    9    |
|          |    tmp_53_fu_525    |    0    |    0    |    13   |
|          |      j_5_fu_537     |    0    |    0    |    5    |
|          |    tmp_54_fu_547    |    0    |    0    |    13   |
|          |    lt_i_1_fu_567    |    0    |    0    |    3    |
|          |    tmp_22_fu_573    |    0    |    0    |    5    |
|          |    tmp_55_fu_583    |    0    |    0    |    11   |
|          |    tmp_58_fu_604    |    0    |    0    |    11   |
|          |    tmp_59_fu_614    |    0    |    0    |    8    |
|          |    lt_j_1_fu_655    |    0    |    0    |    3    |
|          |    tmp_62_fu_665    |    0    |    0    |    11   |
|          |    tmp_26_fu_675    |    0    |    0    |    5    |
|          |    tmp_63_fu_685    |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|          |    tmp_40_fu_379    |    0    |    0    |    6    |
|    sub   |    tmp_47_fu_447    |    0    |    0    |    7    |
|          |    tmp_61_fu_639    |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond8_fu_228  |    0    |    0    |    2    |
|          |   exitcond7_fu_275  |    0    |    0    |    2    |
|          |   exitcond6_fu_322  |    0    |    0    |    2    |
|          |   exitcond5_fu_347  |    0    |    0    |    2    |
|   icmp   |   exitcond4_fu_407  |    0    |    0    |    1    |
|          |   exitcond3_fu_484  |    0    |    0    |    2    |
|          |   exitcond2_fu_531  |    0    |    0    |    2    |
|          |   exitcond1_fu_561  |    0    |    0    |    2    |
|          |   exitcond_fu_649   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_240     |    0    |    0    |    0    |
|          |  p_shl_cast_fu_253  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_265 |    0    |    0    |    0    |
|          |  tmp_17_cast_fu_287 |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_312 |    0    |    0    |    0    |
|          |  tmp_19_cast_fu_334 |    0    |    0    |    0    |
|          |  tmp_63_cast_fu_343 |    0    |    0    |    0    |
|          |   tmp_cast_fu_359   |    0    |    0    |    0    |
|          | p_shl6_cast1_fu_371 |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_375 |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_397 |    0    |    0    |    0    |
|          |  tmp_18_cast_fu_419 |    0    |    0    |    0    |
|   zext   |  p_shl8_cast_fu_431 |    0    |    0    |    0    |
|          |  p_shl9_cast_fu_443 |    0    |    0    |    0    |
|          |  tmp_20_cast_fu_496 |    0    |    0    |    0    |
|          | p_shl11_cast_fu_521 |    0    |    0    |    0    |
|          |  tmp_21_cast_fu_543 |    0    |    0    |    0    |
|          |  tmp_68_cast_fu_552 |    0    |    0    |    0    |
|          |  lt_i_cast4_fu_557  |    0    |    0    |    0    |
|          |    tmp_23_fu_579    |    0    |    0    |    0    |
|          |  tmp_24_cast_fu_610 |    0    |    0    |    0    |
|          |  lt_j_cast2_fu_645  |    0    |    0    |    0    |
|          |  tmp_25_cast_fu_661 |    0    |    0    |    0    |
|          |  tmp_76_cast_fu_670 |    0    |    0    |    0    |
|          |  tmp_27_cast_fu_681 |    0    |    0    |    0    |
|          |  tmp_77_cast_fu_690 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_245    |    0    |    0    |    0    |
|          |    tmp_37_fu_257    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_296 |    0    |    0    |    0    |
|          |    tmp_35_fu_304    |    0    |    0    |    0    |
|          |    tmp_39_fu_363    |    0    |    0    |    0    |
|          |    tmp_41_fu_389    |    0    |    0    |    0    |
|bitconcatenate|    tmp_45_fu_423    |    0    |    0    |    0    |
|          |    tmp_46_fu_435    |    0    |    0    |    0    |
|          |    tmp_36_fu_466    |    0    |    0    |    0    |
|          | p_shl10_cast_fu_505 |    0    |    0    |    0    |
|          |    tmp_52_fu_513    |    0    |    0    |    0    |
|          | p_shl14_cast_fu_596 |    0    |    0    |    0    |
|          | p_shl12_cast_fu_623 |    0    |    0    |    0    |
|          | p_shl13_cast_fu_631 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_49_cast_fu_385 |    0    |    0    |    0    |
|   sext   |  tmp_59_cast_fu_453 |    0    |    0    |    0    |
|          |  tmp_60_cast_fu_462 |    0    |    0    |    0    |
|          |    p_shl7_fu_474    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_56_fu_588    |    0    |    0    |    0    |
|   trunc  |    tmp_57_fu_592    |    0    |    0    |    0    |
|          |    tmp_60_fu_619    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   348   |   955   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     bias_addr_reg_708    |    4   |
|       ch_3_reg_760       |    2   |
|        ch_reg_161        |    2   |
|feature_map_addr_1_reg_796|   12   |
| feature_map_load_reg_852 |   32   |
|       filt1_reg_150      |    4   |
|      filt_4_reg_698      |    4   |
|      filt_5_reg_742      |    4   |
|       filt_reg_117       |    4   |
|    filter_addr_reg_827   |   10   |
|    filter_load_reg_837   |   32   |
|        i2_reg_172        |    5   |
|        i_4_reg_716       |    5   |
|        i_5_reg_778       |    5   |
|         i_reg_128        |    5   |
|    image_addr_reg_832    |   11   |
|    image_load_reg_842    |   32   |
|        j3_reg_184        |    5   |
|        j_4_reg_729       |    5   |
|        j_5_reg_791       |    5   |
|         j_reg_139        |    5   |
|      lt_i_1_reg_804      |    3   |
|       lt_i_reg_196       |    3   |
|      lt_j_1_reg_822      |    3   |
|       lt_j_reg_207       |    3   |
|      tmp_28_reg_847      |   32   |
|      tmp_29_reg_857      |   32   |
|      tmp_38_reg_703      |    9   |
|      tmp_42_reg_752      |    9   |
|      tmp_44_reg_721      |   13   |
|    tmp_49_cast_reg_747   |    8   |
|      tmp_49_reg_770      |   64   |
|      tmp_50_reg_734      |   13   |
|      tmp_53_reg_783      |   13   |
|      tmp_58_reg_809      |   11   |
|    tmp_59_cast_reg_765   |    9   |
|      tmp_61_reg_814      |   12   |
+--------------------------+--------+
|           Total          |   430  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_80 |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_80 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_100 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_112 |  p0  |   2  |  11  |   22   ||    11   |
|     i2_reg_172    |  p0  |   2  |   5  |   10   ||    5    |
|     j3_reg_184    |  p0  |   2  |   5  |   10   ||    5    |
|     grp_fu_222    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_222    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  12.568 ||   139   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   955  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   139  |
|  Register |    -   |    -   |   430  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   778  |  1094  |
+-----------+--------+--------+--------+--------+
