/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.8.2. DO NOT MODIFY.
*/
`default_nettype none
`timescale 100fs/100fs
module topEntity
    ( // Inputs
      input wire  clk // clock
    , input wire  rst // reset
    , input wire  en // enable
    , input wire signed [63:0] inputs_0
    , input wire  inputs_1

      // Outputs
    , output wire signed [63:0] result_0_0_0
    , output wire  result_0_0_1
    , output wire signed [63:0] result_0_1_0
    , output wire  result_0_1_1
    , output wire signed [63:0] result_0_2_0
    , output wire  result_0_2_1
    , output wire signed [63:0] result_0_3_0
    , output wire  result_0_3_1
    , output wire  result_1_0
    , output wire  result_1_1
    , output wire  result_1_2
    , output wire  result_1_3
    , output wire  result_1_4_0
    , output wire  result_1_4_1
    , output wire  result_1_4_2
    , output wire  result_1_4_3
    , output wire  result_1_4_4
    );
  wire [70:0] result_2;
  // spec.hs:207:1-82
  wire  hasInput0;
  // spec.hs:207:1-82
  wire  pIn0;
  wire [265:0] result_3;
  // spec.hs:82:34-42
  wire  x;
  // spec.hs:81:34-42
  wire  x_0;
  // spec.hs:80:34-42
  wire  x_1;
  // spec.hs:79:34-42
  wire  x_2;
  wire [5:0] c$app_arg;
  wire  result_4;
  wire [71:0] result_5;
  // spec.hs:82:34-42
  wire  x_3;
  // spec.hs:408:1-147
  reg [71:0] result_6 = {8'd5,   64'sd0};
  // spec.hs:408:1-147
  wire [71:0] t;
  wire signed [63:0] x_4;
  wire signed [63:0] y;
  // spec.hs:244:1-63
  wire [147:0] c$ws_app_arg;
  // spec.hs:244:1-63
  wire [3:0] c$ws_app_arg_0;
  wire [71:0] c$case_scrut;
  wire [1:0] c$case_scrut_0;
  wire signed [63:0] result_7;
  // spec.hs:244:1-63
  wire [0:0] i;
  // spec.hs:244:1-63
  wire [5:0] ws;
  // spec.hs:244:1-63
  wire [224:0] c$ws_app_arg_1;
  // spec.hs:244:1-63
  wire [8:0] c$ws_app_arg_2;
  wire [71:0] c$case_scrut_1;
  wire [2:0] c$case_scrut_2;
  wire signed [63:0] result_8;
  // spec.hs:244:1-63
  wire [1:0] i_0;
  // spec.hs:244:1-63
  wire [11:0] ws_0;
  // spec.hs:244:1-63
  wire [147:0] c$ws_app_arg_3;
  // spec.hs:244:1-63
  wire [3:0] c$ws_app_arg_4;
  wire [71:0] c$case_scrut_3;
  wire [1:0] c$case_scrut_4;
  wire signed [63:0] result_9;
  // spec.hs:244:1-63
  wire [0:0] i_1;
  // spec.hs:244:1-63
  wire [5:0] ws_1;
  wire [5:0] c$app_arg_0;
  wire  result_10;
  // spec.hs:244:1-63
  wire [224:0] c$ws_app_arg_5;
  // spec.hs:244:1-63
  wire [8:0] c$ws_app_arg_6;
  wire [71:0] c$case_scrut_5;
  wire [2:0] c$case_scrut_6;
  wire signed [63:0] result_11;
  // spec.hs:244:1-63
  wire [1:0] i_2;
  // spec.hs:244:1-63
  wire [11:0] ws_2;
  wire [5:0] c$app_arg_1;
  wire  result_12;
  // spec.hs:244:1-63
  wire [224:0] c$ws_app_arg_7;
  // spec.hs:244:1-63
  wire [8:0] c$ws_app_arg_8;
  wire [71:0] c$case_scrut_7;
  wire [2:0] c$case_scrut_8;
  wire signed [63:0] result_13;
  // spec.hs:244:1-63
  wire [1:0] i_3;
  // spec.hs:244:1-63
  wire [11:0] ws_3;
  wire [5:0] c$app_arg_2;
  wire  result_14;
  wire [215:0] result_15;
  // spec.hs:80:34-42
  wire  x_5;
  // spec.hs:390:1-137
  reg [215:0] result_16 = {{8'd5,   64'sd0},   {8'd5,   64'sd0},   {8'd5,   64'sd0}};
  // spec.hs:390:1-137
  wire [215:0] t_0;
  wire signed [63:0] x_6;
  wire [143:0] result_17;
  // spec.hs:81:34-42
  wire  x_7;
  // spec.hs:399:1-137
  reg [143:0] result_18 = {{8'd5,   64'sd0},   {8'd5,   64'sd0}};
  // spec.hs:399:1-137
  wire [143:0] t_1;
  wire signed [63:0] x_8;
  // spec.hs:244:1-63
  wire [224:0] c$ws_app_arg_9;
  // spec.hs:244:1-63
  wire [8:0] c$ws_app_arg_10;
  wire [71:0] c$case_scrut_9;
  wire [2:0] c$case_scrut_10;
  wire signed [63:0] result_19;
  // spec.hs:244:1-63
  wire [1:0] i_4;
  // spec.hs:244:1-63
  wire [11:0] ws_4;
  wire [215:0] result_20;
  // spec.hs:79:34-42
  wire  x_9;
  // spec.hs:381:1-137
  reg [215:0] result_21 = {{8'd5,   64'sd0},   {8'd5,   64'sd0},   {8'd5,   64'sd0}};
  // spec.hs:381:1-137
  wire [215:0] t_2;
  wire signed [63:0] x_10;
  // spec.hs:278:1-109
  wire signed [63:0] c$out0_case_alt;
  // spec.hs:257:1-53
  wire signed [63:0] dta;
  // spec.hs:257:1-53
  wire [7:0] tagToMatch;
  // spec.hs:257:1-53
  wire [7:0] tag;
  wire [71:0] result_22;
  // spec.hs:375:1-127
  reg [71:0] result_23 = {8'd5,   64'sd0};
  // spec.hs:375:1-127
  wire  b;
  // spec.hs:278:1-109
  reg signed [63:0] c$input0Win_app_arg = (64'sd0);
  wire [4:0] c$app_arg_3;
  wire  result_24;
  wire [199:0] c$app_arg_4;
  wire [39:0] result_25;
  wire [159:0] c$app_arg_5;
  wire [39:0] result_26;
  wire [119:0] c$app_arg_6;
  wire [39:0] result_27;
  wire [79:0] c$app_arg_7;
  wire [39:0] result_28;
  // spec.hs:365:9-81
  reg [7:0] t_3 = 8'd1;
  wire [7:0] result_29;
  // spec.hs:365:9-81
  wire  b_0;
  // spec.hs:365:9-81
  wire [7:0] f1;
  wire [7:0] result_30;
  // spec.hs:82:34-42
  wire  x_11;
  // spec.hs:278:1-109
  wire  pOut3;
  // spec.hs:365:9-81
  reg [7:0] t_4 = 8'd1;
  wire [7:0] result_31;
  // spec.hs:365:9-81
  wire  b_1;
  // spec.hs:365:9-81
  wire [7:0] f1_0;
  wire [7:0] result_32;
  // spec.hs:81:34-42
  wire  x_12;
  // spec.hs:365:9-81
  reg [7:0] t_5 = 8'd1;
  wire [7:0] result_33;
  // spec.hs:365:9-81
  wire  b_2;
  // spec.hs:365:9-81
  wire [7:0] f1_1;
  wire [7:0] result_34;
  // spec.hs:80:34-42
  wire  x_13;
  // spec.hs:365:9-81
  reg [7:0] t_6 = 8'd1;
  wire [7:0] result_35;
  // spec.hs:365:9-81
  wire  b_3;
  // spec.hs:365:9-81
  wire [7:0] f1_2;
  wire [7:0] result_36;
  // spec.hs:79:34-42
  wire  x_14;
  wire [3:0] c$app_arg_8;
  wire  result_37;
  // spec.hs:278:1-109
  wire  pOut2;
  wire [2:0] c$app_arg_9;
  wire  result_38;
  // spec.hs:278:1-109
  wire  pOut1;
  wire [2:0] c$app_arg_10;
  wire  result_39;
  // spec.hs:278:1-109
  wire  pOut0;
  wire [1:0] c$app_arg_11;
  wire  result_40;
  // spec.hs:365:9-81
  reg [7:0] t_7 = 8'd1;
  wire [7:0] result_41;
  // spec.hs:365:9-81
  wire  b_4;
  // spec.hs:365:9-81
  wire [7:0] f1_3;
  wire [7:0] result_42;
  // spec.hs:278:1-109
  wire  pIn0_0;
  // spec.hs:278:1-109
  wire [4:0] pacings;
  wire [71:0] result_43;
  reg [69:0] c$app_arg_12 = {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,   1'b0}};
  wire [69:0] c$case_alt;
  wire [69:0] c$case_alt_0;
  wire [69:0] c$case_alt_1;
  reg [69:0] c$case_alt_2;
  reg [69:0] c$case_alt_3;
  wire [69:0] c$case_alt_4;
  reg  c$app_arg_13 = 1'b0;
  wire  c$case_alt_5;
  wire  c$case_alt_6;
  wire  c$case_alt_7;
  wire  c$case_alt_8;
  reg  c$case_alt_9;
  reg  c$app_arg_14 = 1'b0;
  wire  c$case_alt_10;
  wire  c$case_alt_11;
  wire  c$case_alt_12;
  // spec.hs:140:1-78
  reg [139:0] buffer = {{{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,   1'b0}},   {{64'sd0,
                                                                   1'b0},
                                                                  {1'b0,
                                                                   1'b0,
                                                                   1'b0,
                                                                   1'b0,
                                                                   1'b0}}};
  // spec.hs:140:1-78
  wire [139:0] c$buffer_case_alt;
  // spec.hs:140:1-78
  wire [139:0] c$buffer_case_alt_0;
  // spec.hs:140:1-78
  wire [139:0] c$buffer_case_alt_1;
  // spec.hs:140:1-78
  wire [69:0] qData;
  // spec.hs:140:1-78
  wire signed [63:0] x_15;
  // spec.hs:140:1-78
  reg signed [63:0] cursor = (64'sd0);
  // spec.hs:140:1-78
  wire signed [63:0] c$cursor_case_alt;
  // spec.hs:140:1-78
  wire signed [63:0] c$cursor_case_alt_0;
  // spec.hs:140:1-78
  wire signed [63:0] c$cursor_case_alt_1;
  // spec.hs:140:1-78
  wire  c$cursor_case_scrut;
  // spec.hs:140:1-78
  wire signed [63:0] c$cursor_case_alt_2;
  // spec.hs:140:1-78
  reg signed [63:0] c$cursor_case_alt_3;
  // spec.hs:140:1-78
  wire signed [63:0] c$cursor_case_alt_4;
  // spec.hs:423:1-134
  wire  qPopValid;
  // spec.hs:423:1-134
  wire  qPush;
  // spec.hs:423:1-134
  wire  qPop;
  wire [64:0] inputs;
  wire [3:0] c$vec2;
  wire [8:0] c$vec2_0;
  wire [3:0] c$vec2_1;
  wire [8:0] c$vec2_2;
  wire [8:0] c$vec2_3;
  wire [287:0] t_projection_4;
  wire [215:0] t_projection_5;
  wire [8:0] c$vec2_4;
  wire [287:0] t_projection_7;
  wire signed [63:0] c$tte_rhs;
  wire [209:0] c$buffer_case_alt_sel_alt_t_1;
  wire [209:0] c$buffer_case_alt_sel_alt_f_2;
  wire signed [63:0] c$tte_rhs_0;
  wire [268:0] result;
  wire [259:0] result_0;
  wire [64:0] result_0_0;
  wire [64:0] result_0_1;
  wire [64:0] result_0_2;
  wire [64:0] result_0_3;
  wire [8:0] result_1;
  wire [4:0] result_1_4_13;

  assign inputs = {inputs_0,   inputs_1};

  assign result_2 = {hasInput0,   {inputs,
                                   {pIn0,   pIn0,   pIn0,   pIn0,   pIn0}}};

  assign hasInput0 = inputs[0:0];

  assign pIn0 = hasInput0;

  assign result_3 = {{1'b1,   {{result_13,
                                result_14},   {result_11,   result_12},
                               {result_9,   result_10},
                               {$signed(result_6[63:0]),   result_4}}},
                     {result_40,   x_2,   x_1,   x_0,   x}};

  assign x = result_24;

  assign x_0 = result_37;

  assign x_1 = result_38;

  assign x_2 = result_39;

  wire  iterateI_ho1_0_arg0;
  wire  iterateI_ho1_0_res;
  wire  iterateI_ho1_1_res;
  wire  iterateI_ho1_2_res;
  wire  iterateI_ho1_3_res;
  wire  iterateI_ho1_4_res;
  assign iterateI_ho1_0_arg0 = x_11;

  reg  c$bb_res_res = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_delay
    if (en) begin
      c$bb_res_res <= iterateI_ho1_0_arg0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res = c$bb_res_res;



  reg  c$bb_res_res_0 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_0_delay
    if (en) begin
      c$bb_res_res_0 <= iterateI_ho1_0_res;
    end
  end
  // delay end

  assign iterateI_ho1_1_res = c$bb_res_res_0;



  reg  c$bb_res_res_1 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_1_delay
    if (en) begin
      c$bb_res_res_1 <= iterateI_ho1_1_res;
    end
  end
  // delay end

  assign iterateI_ho1_2_res = c$bb_res_res_1;



  reg  c$bb_res_res_2 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_2_delay
    if (en) begin
      c$bb_res_res_2 <= iterateI_ho1_2_res;
    end
  end
  // delay end

  assign iterateI_ho1_3_res = c$bb_res_res_2;



  reg  c$bb_res_res_3 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_3_delay
    if (en) begin
      c$bb_res_res_3 <= iterateI_ho1_3_res;
    end
  end
  // delay end

  assign iterateI_ho1_4_res = c$bb_res_res_3;



  assign c$app_arg = {x_11,   iterateI_ho1_0_res,
                      iterateI_ho1_1_res,   iterateI_ho1_2_res,
                      iterateI_ho1_3_res,   iterateI_ho1_4_res};



  assign result_4 = c$app_arg[1-1:0];

  assign result_5 = x_3 ? t : result_6;

  assign x_3 = result_24;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_6_register
    if ( rst) begin
      result_6 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_6 <= result_5;
    end
  end
  // register end

  assign t = {result_26[7:0],   (x_4 + y)};

  assign x_4 = result_8;

  assign y = result_7;

  assign c$vec2 = (ws[4-1 : 0]);

  // zipWith start
  genvar i_5;
  generate
  for (i_5 = 0; i_5 < 2; i_5 = i_5 + 1) begin : zipWith
    wire [71:0] zipWith_in1;
    assign zipWith_in1 = result_18[i_5*72+:72];
    wire [1:0] zipWith_in2;
    assign zipWith_in2 = c$vec2[i_5*2+:2];
    wire [73:0] c$n;
    assign c$n = {zipWith_in1,   zipWith_in2};


    assign c$ws_app_arg[i_5*74+:74] = c$n;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_6;
  generate
  for (i_6=0; i_6 < 2; i_6 = i_6 + 1) begin : imap
    wire [1-1:0] map_index;
    wire [73:0] map_in;
    assign map_in = c$ws_app_arg[i_6*74+:74];
    wire [1:0] map_out;

    assign map_index = 1'd1 - i_6[0+:1];
    wire [1:0] c$case_alt_13;
    // spec.hs:244:1-63
    wire [7:0] t_9;
    // spec.hs:244:1-63
    wire [71:0] x_17;
    assign map_out = c$case_alt_13;

    assign c$case_alt_13 = (t_9 == result_26[15:8]) ? {1'b1,map_index} : map_in[1:0];

    assign t_9 = x_17[71:64];

    assign x_17 = map_in[73:2];


    assign c$ws_app_arg_0[i_6*2+:2] = map_out;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray [0:2-1];
  genvar i_7;
  generate
  for (i_7=0; i_7 < 2; i_7=i_7+1) begin : mk_array
    assign vecArray[(2-1)-i_7] = result_18[i_7*72+:72];
  end
  endgenerate
  assign c$case_scrut = vecArray[($unsigned({{(64-1) {1'b0}},i}))];
  // index end

  assign c$case_scrut_0 = ws[6-1 -: 2];

  assign result_7 = c$case_scrut_0[1:1] ? $signed(c$case_scrut[63:0]) : (64'sd0);

  assign i = c$case_scrut_0[0:0];

  assign ws = {c$ws_app_arg_0,{1'b0,1'bx}};

  assign c$vec2_0 = (ws_0[9-1 : 0]);

  // zipWith start
  genvar i_9;
  generate
  for (i_9 = 0; i_9 < 3; i_9 = i_9 + 1) begin : zipWith_0
    wire [71:0] zipWith_in1_0;
    assign zipWith_in1_0 = result_16[i_9*72+:72];
    wire [2:0] zipWith_in2_0;
    assign zipWith_in2_0 = c$vec2_0[i_9*3+:3];
    wire [74:0] c$n_0;
    assign c$n_0 = {zipWith_in1_0,   zipWith_in2_0};


    assign c$ws_app_arg_1[i_9*75+:75] = c$n_0;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_10;
  generate
  for (i_10=0; i_10 < 3; i_10 = i_10 + 1) begin : imap_0
    wire [2-1:0] map_index_0;
    wire [74:0] map_in_0;
    assign map_in_0 = c$ws_app_arg_1[i_10*75+:75];
    wire [2:0] map_out_0;

    assign map_index_0 = 2'd2 - i_10[0+:2];
    wire [2:0] c$case_alt_14;
    // spec.hs:244:1-63
    wire [7:0] t_10;
    // spec.hs:244:1-63
    wire [71:0] x_18;
    assign map_out_0 = c$case_alt_14;

    assign c$case_alt_14 = (t_10 == result_26[23:16]) ? {1'b1,map_index_0} : map_in_0[2:0];

    assign t_10 = x_18[71:64];

    assign x_18 = map_in_0[74:3];


    assign c$ws_app_arg_2[i_10*3+:3] = map_out_0;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_0 [0:3-1];
  genvar i_11;
  generate
  for (i_11=0; i_11 < 3; i_11=i_11+1) begin : mk_array_0
    assign vecArray_0[(3-1)-i_11] = result_16[i_11*72+:72];
  end
  endgenerate
  assign c$case_scrut_1 = vecArray_0[($unsigned({{(64-2) {1'b0}},i_0}))];
  // index end

  assign c$case_scrut_2 = ws_0[12-1 -: 3];

  assign result_8 = c$case_scrut_2[2:2] ? $signed(c$case_scrut_1[63:0]) : (64'sd0);

  assign i_0 = c$case_scrut_2[1:0];

  assign ws_0 = {c$ws_app_arg_2,{1'b0,2'bxx}};

  assign c$vec2_1 = (ws_1[4-1 : 0]);

  // zipWith start
  genvar i_12;
  generate
  for (i_12 = 0; i_12 < 2; i_12 = i_12 + 1) begin : zipWith_1
    wire [71:0] zipWith_in1_1;
    assign zipWith_in1_1 = result_18[i_12*72+:72];
    wire [1:0] zipWith_in2_1;
    assign zipWith_in2_1 = c$vec2_1[i_12*2+:2];
    wire [73:0] c$n_1;
    assign c$n_1 = {zipWith_in1_1,   zipWith_in2_1};


    assign c$ws_app_arg_3[i_12*74+:74] = c$n_1;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_13;
  generate
  for (i_13=0; i_13 < 2; i_13 = i_13 + 1) begin : imap_1
    wire [1-1:0] map_index_1;
    wire [73:0] map_in_1;
    assign map_in_1 = c$ws_app_arg_3[i_13*74+:74];
    wire [1:0] map_out_1;

    assign map_index_1 = 1'd1 - i_13[0+:1];
    wire [1:0] c$case_alt_15;
    // spec.hs:244:1-63
    wire [7:0] t_11;
    // spec.hs:244:1-63
    wire [71:0] x_19;
    assign map_out_1 = c$case_alt_15;

    assign c$case_alt_15 = (t_11 == result_25[15:8]) ? {1'b1,map_index_1} : map_in_1[1:0];

    assign t_11 = x_19[71:64];

    assign x_19 = map_in_1[73:2];


    assign c$ws_app_arg_4[i_13*2+:2] = map_out_1;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_1 [0:2-1];
  genvar i_14;
  generate
  for (i_14=0; i_14 < 2; i_14=i_14+1) begin : mk_array_1
    assign vecArray_1[(2-1)-i_14] = result_18[i_14*72+:72];
  end
  endgenerate
  assign c$case_scrut_3 = vecArray_1[($unsigned({{(64-1) {1'b0}},i_1}))];
  // index end

  assign c$case_scrut_4 = ws_1[6-1 -: 2];

  assign result_9 = c$case_scrut_4[1:1] ? $signed(c$case_scrut_3[63:0]) : (64'sd0);

  assign i_1 = c$case_scrut_4[0:0];

  assign ws_1 = {c$ws_app_arg_4,{1'b0,1'bx}};

  wire  iterateI_ho1_0_arg0_0;
  wire  iterateI_ho1_0_res_0;
  wire  iterateI_ho1_1_res_0;
  wire  iterateI_ho1_2_res_0;
  wire  iterateI_ho1_3_res_0;
  wire  iterateI_ho1_4_res_0;
  assign iterateI_ho1_0_arg0_0 = x_12;

  reg  c$bb_res_res_4 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_4_delay
    if (en) begin
      c$bb_res_res_4 <= iterateI_ho1_0_arg0_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_0 = c$bb_res_res_4;



  reg  c$bb_res_res_5 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_5_delay
    if (en) begin
      c$bb_res_res_5 <= iterateI_ho1_0_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_0 = c$bb_res_res_5;



  reg  c$bb_res_res_6 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_6_delay
    if (en) begin
      c$bb_res_res_6 <= iterateI_ho1_1_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_0 = c$bb_res_res_6;



  reg  c$bb_res_res_7 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_7_delay
    if (en) begin
      c$bb_res_res_7 <= iterateI_ho1_2_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_0 = c$bb_res_res_7;



  reg  c$bb_res_res_8 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_8_delay
    if (en) begin
      c$bb_res_res_8 <= iterateI_ho1_3_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_0 = c$bb_res_res_8;



  assign c$app_arg_0 = {x_12,
                        iterateI_ho1_0_res_0,   iterateI_ho1_1_res_0,
                        iterateI_ho1_2_res_0,   iterateI_ho1_3_res_0,
                        iterateI_ho1_4_res_0};



  assign result_10 = c$app_arg_0[1-1:0];

  assign c$vec2_2 = (ws_2[9-1 : 0]);

  // zipWith start
  genvar i_15;
  generate
  for (i_15 = 0; i_15 < 3; i_15 = i_15 + 1) begin : zipWith_2
    wire [71:0] zipWith_in1_2;
    assign zipWith_in1_2 = result_16[i_15*72+:72];
    wire [2:0] zipWith_in2_2;
    assign zipWith_in2_2 = c$vec2_2[i_15*3+:3];
    wire [74:0] c$n_2;
    assign c$n_2 = {zipWith_in1_2,   zipWith_in2_2};


    assign c$ws_app_arg_5[i_15*75+:75] = c$n_2;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_16;
  generate
  for (i_16=0; i_16 < 3; i_16 = i_16 + 1) begin : imap_2
    wire [2-1:0] map_index_2;
    wire [74:0] map_in_2;
    assign map_in_2 = c$ws_app_arg_5[i_16*75+:75];
    wire [2:0] map_out_2;

    assign map_index_2 = 2'd2 - i_16[0+:2];
    wire [2:0] c$case_alt_16;
    // spec.hs:244:1-63
    wire [7:0] t_12;
    // spec.hs:244:1-63
    wire [71:0] x_20;
    assign map_out_2 = c$case_alt_16;

    assign c$case_alt_16 = (t_12 == result_25[23:16]) ? {1'b1,map_index_2} : map_in_2[2:0];

    assign t_12 = x_20[71:64];

    assign x_20 = map_in_2[74:3];


    assign c$ws_app_arg_6[i_16*3+:3] = map_out_2;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_2 [0:3-1];
  genvar i_17;
  generate
  for (i_17=0; i_17 < 3; i_17=i_17+1) begin : mk_array_2
    assign vecArray_2[(3-1)-i_17] = result_16[i_17*72+:72];
  end
  endgenerate
  assign c$case_scrut_5 = vecArray_2[($unsigned({{(64-2) {1'b0}},i_2}))];
  // index end

  assign c$case_scrut_6 = ws_2[12-1 -: 3];

  assign result_11 = c$case_scrut_6[2:2] ? $signed(c$case_scrut_5[63:0]) : (64'sd0);

  assign i_2 = c$case_scrut_6[1:0];

  assign ws_2 = {c$ws_app_arg_6,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_arg0_1;
  wire  iterateI_ho1_0_res_1;
  wire  iterateI_ho1_1_res_1;
  wire  iterateI_ho1_2_res_1;
  wire  iterateI_ho1_3_res_1;
  wire  iterateI_ho1_4_res_1;
  assign iterateI_ho1_0_arg0_1 = x_13;

  reg  c$bb_res_res_9 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_9_delay
    if (en) begin
      c$bb_res_res_9 <= iterateI_ho1_0_arg0_1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_1 = c$bb_res_res_9;



  reg  c$bb_res_res_10 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_10_delay
    if (en) begin
      c$bb_res_res_10 <= iterateI_ho1_0_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_1 = c$bb_res_res_10;



  reg  c$bb_res_res_11 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_11_delay
    if (en) begin
      c$bb_res_res_11 <= iterateI_ho1_1_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_1 = c$bb_res_res_11;



  reg  c$bb_res_res_12 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_12_delay
    if (en) begin
      c$bb_res_res_12 <= iterateI_ho1_2_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_1 = c$bb_res_res_12;



  reg  c$bb_res_res_13 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_13_delay
    if (en) begin
      c$bb_res_res_13 <= iterateI_ho1_3_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_1 = c$bb_res_res_13;



  assign c$app_arg_1 = {x_13,
                        iterateI_ho1_0_res_1,   iterateI_ho1_1_res_1,
                        iterateI_ho1_2_res_1,   iterateI_ho1_3_res_1,
                        iterateI_ho1_4_res_1};



  assign result_12 = c$app_arg_1[1-1:0];

  assign c$vec2_3 = (ws_3[9-1 : 0]);

  // zipWith start
  genvar i_18;
  generate
  for (i_18 = 0; i_18 < 3; i_18 = i_18 + 1) begin : zipWith_3
    wire [71:0] zipWith_in1_3;
    assign zipWith_in1_3 = result_21[i_18*72+:72];
    wire [2:0] zipWith_in2_3;
    assign zipWith_in2_3 = c$vec2_3[i_18*3+:3];
    wire [74:0] c$n_3;
    assign c$n_3 = {zipWith_in1_3,   zipWith_in2_3};


    assign c$ws_app_arg_7[i_18*75+:75] = c$n_3;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_19;
  generate
  for (i_19=0; i_19 < 3; i_19 = i_19 + 1) begin : imap_3
    wire [2-1:0] map_index_3;
    wire [74:0] map_in_3;
    assign map_in_3 = c$ws_app_arg_7[i_19*75+:75];
    wire [2:0] map_out_3;

    assign map_index_3 = 2'd2 - i_19[0+:2];
    wire [2:0] c$case_alt_17;
    // spec.hs:244:1-63
    wire [7:0] t_13;
    // spec.hs:244:1-63
    wire [71:0] x_21;
    assign map_out_3 = c$case_alt_17;

    assign c$case_alt_17 = (t_13 == result_25[31:24]) ? {1'b1,map_index_3} : map_in_3[2:0];

    assign t_13 = x_21[71:64];

    assign x_21 = map_in_3[74:3];


    assign c$ws_app_arg_8[i_19*3+:3] = map_out_3;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_3 [0:3-1];
  genvar i_20;
  generate
  for (i_20=0; i_20 < 3; i_20=i_20+1) begin : mk_array_3
    assign vecArray_3[(3-1)-i_20] = result_21[i_20*72+:72];
  end
  endgenerate
  assign c$case_scrut_7 = vecArray_3[($unsigned({{(64-2) {1'b0}},i_3}))];
  // index end

  assign c$case_scrut_8 = ws_3[12-1 -: 3];

  assign result_13 = c$case_scrut_8[2:2] ? $signed(c$case_scrut_7[63:0]) : (64'sd0);

  assign i_3 = c$case_scrut_8[1:0];

  assign ws_3 = {c$ws_app_arg_8,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_arg0_2;
  wire  iterateI_ho1_0_res_2;
  wire  iterateI_ho1_1_res_2;
  wire  iterateI_ho1_2_res_2;
  wire  iterateI_ho1_3_res_2;
  wire  iterateI_ho1_4_res_2;
  assign iterateI_ho1_0_arg0_2 = x_14;

  reg  c$bb_res_res_14 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_14_delay
    if (en) begin
      c$bb_res_res_14 <= iterateI_ho1_0_arg0_2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_2 = c$bb_res_res_14;



  reg  c$bb_res_res_15 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_15_delay
    if (en) begin
      c$bb_res_res_15 <= iterateI_ho1_0_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_2 = c$bb_res_res_15;



  reg  c$bb_res_res_16 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_16_delay
    if (en) begin
      c$bb_res_res_16 <= iterateI_ho1_1_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_2 = c$bb_res_res_16;



  reg  c$bb_res_res_17 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_17_delay
    if (en) begin
      c$bb_res_res_17 <= iterateI_ho1_2_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_2 = c$bb_res_res_17;



  reg  c$bb_res_res_18 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_18_delay
    if (en) begin
      c$bb_res_res_18 <= iterateI_ho1_3_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_2 = c$bb_res_res_18;



  assign c$app_arg_2 = {x_14,
                        iterateI_ho1_0_res_2,   iterateI_ho1_1_res_2,
                        iterateI_ho1_2_res_2,   iterateI_ho1_3_res_2,
                        iterateI_ho1_4_res_2};



  assign result_14 = c$app_arg_2[1-1:0];

  assign result_15 = x_5 ? t_0 : result_16;

  assign x_5 = result_38;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_16_register
    if ( rst) begin
      result_16 <= {{8'd5,   64'sd0},   {8'd5,   64'sd0},   {8'd5,   64'sd0}};
    end else if (en) begin
      result_16 <= result_15;
    end
  end
  // register end

  assign t_projection_4 = ({result_16,{result_28[23:16],   (x_6 + 64'sd10)}});

  assign t_0 = t_projection_4[215:0];

  assign x_6 = c$out0_case_alt;

  assign result_17 = x_7 ? t_1 : result_18;

  assign x_7 = result_37;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_18_register
    if ( rst) begin
      result_18 <= {{8'd5,   64'sd0},   {8'd5,   64'sd0}};
    end else if (en) begin
      result_18 <= result_17;
    end
  end
  // register end

  assign t_projection_5 = ({result_18,{result_27[15:8],   (x_8 + 64'sd1)}});

  assign t_1 = t_projection_5[143:0];

  assign x_8 = result_19;

  assign c$vec2_4 = (ws_4[9-1 : 0]);

  // zipWith start
  genvar i_21;
  generate
  for (i_21 = 0; i_21 < 3; i_21 = i_21 + 1) begin : zipWith_4
    wire [71:0] zipWith_in1_4;
    assign zipWith_in1_4 = result_21[i_21*72+:72];
    wire [2:0] zipWith_in2_4;
    assign zipWith_in2_4 = c$vec2_4[i_21*3+:3];
    wire [74:0] c$n_4;
    assign c$n_4 = {zipWith_in1_4,   zipWith_in2_4};


    assign c$ws_app_arg_9[i_21*75+:75] = c$n_4;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_22;
  generate
  for (i_22=0; i_22 < 3; i_22 = i_22 + 1) begin : imap_4
    wire [2-1:0] map_index_4;
    wire [74:0] map_in_4;
    assign map_in_4 = c$ws_app_arg_9[i_22*75+:75];
    wire [2:0] map_out_4;

    assign map_index_4 = 2'd2 - i_22[0+:2];
    wire [2:0] c$case_alt_18;
    // spec.hs:244:1-63
    wire [7:0] t_14;
    // spec.hs:244:1-63
    wire [71:0] x_22;
    assign map_out_4 = c$case_alt_18;

    assign c$case_alt_18 = (t_14 == result_27[31:24]) ? {1'b1,map_index_4} : map_in_4[2:0];

    assign t_14 = x_22[71:64];

    assign x_22 = map_in_4[74:3];


    assign c$ws_app_arg_10[i_22*3+:3] = map_out_4;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_4 [0:3-1];
  genvar i_23;
  generate
  for (i_23=0; i_23 < 3; i_23=i_23+1) begin : mk_array_4
    assign vecArray_4[(3-1)-i_23] = result_21[i_23*72+:72];
  end
  endgenerate
  assign c$case_scrut_9 = vecArray_4[($unsigned({{(64-2) {1'b0}},i_4}))];
  // index end

  assign c$case_scrut_10 = ws_4[12-1 -: 3];

  assign result_19 = c$case_scrut_10[2:2] ? $signed(c$case_scrut_9[63:0]) : (64'sd0);

  assign i_4 = c$case_scrut_10[1:0];

  assign ws_4 = {c$ws_app_arg_10,{1'b0,2'bxx}};

  assign result_20 = x_9 ? t_2 : result_21;

  assign x_9 = result_39;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_21_register
    if ( rst) begin
      result_21 <= {{8'd5,   64'sd0},   {8'd5,   64'sd0},   {8'd5,   64'sd0}};
    end else if (en) begin
      result_21 <= result_20;
    end
  end
  // register end

  assign t_projection_7 = ({result_21,{result_28[31:24],   (x_10 + 64'sd1)}});

  assign t_2 = t_projection_7[215:0];

  assign x_10 = c$out0_case_alt;

  assign c$out0_case_alt = (tag == tagToMatch) ? dta : (64'sd0);

  assign dta = $signed(result_23[63:0]);

  assign tagToMatch = result_28[39:32];

  assign tag = result_23[71:64];

  assign result_22 = b ? {t_7,
                          c$input0Win_app_arg} : result_23;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_23_register
    if ( rst) begin
      result_23 <= {8'd5,   64'sd0};
    end else if (en) begin
      result_23 <= result_22;
    end
  end
  // register end

  assign b = result_40;

  // delay begin
  always @(posedge clk) begin : c$input0Win_app_arg_delay
    if (en) begin
      c$input0Win_app_arg <= $signed(result_43[69:6]);
    end
  end
  // delay end

  wire  iterateI_ho1_0_res_3;
  wire  iterateI_ho1_1_res_3;
  wire  iterateI_ho1_2_res_3;
  wire  iterateI_ho1_3_res_3;
  reg  c$bb_res_res_19 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_19_delay
    if (en) begin
      c$bb_res_res_19 <= pOut3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_3 = c$bb_res_res_19;



  reg  c$bb_res_res_20 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_20_delay
    if (en) begin
      c$bb_res_res_20 <= iterateI_ho1_0_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_3 = c$bb_res_res_20;



  reg  c$bb_res_res_21 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_21_delay
    if (en) begin
      c$bb_res_res_21 <= iterateI_ho1_1_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_3 = c$bb_res_res_21;



  reg  c$bb_res_res_22 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_22_delay
    if (en) begin
      c$bb_res_res_22 <= iterateI_ho1_2_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_3 = c$bb_res_res_22;



  assign c$app_arg_3 = {pOut3,
                        iterateI_ho1_0_res_3,   iterateI_ho1_1_res_3,
                        iterateI_ho1_2_res_3,   iterateI_ho1_3_res_3};



  assign result_24 = c$app_arg_3[1-1:0];

  wire [39:0] iterateI_ho1_0_arg0_3;
  wire [39:0] iterateI_ho1_0_res_4;
  wire [39:0] iterateI_ho1_1_res_4;
  wire [39:0] iterateI_ho1_2_res_4;
  wire [39:0] iterateI_ho1_3_res_4;
  assign iterateI_ho1_0_arg0_3 = {t_7,   t_6,
                                  t_5,   t_4,   t_3};

  reg [39:0] c$bb_res_res_23 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_23_delay
    if (en) begin
      c$bb_res_res_23 <= iterateI_ho1_0_arg0_3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_4 = c$bb_res_res_23;



  reg [39:0] c$bb_res_res_24 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_24_delay
    if (en) begin
      c$bb_res_res_24 <= iterateI_ho1_0_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_4 = c$bb_res_res_24;



  reg [39:0] c$bb_res_res_25 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_25_delay
    if (en) begin
      c$bb_res_res_25 <= iterateI_ho1_1_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_4 = c$bb_res_res_25;



  reg [39:0] c$bb_res_res_26 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_26_delay
    if (en) begin
      c$bb_res_res_26 <= iterateI_ho1_2_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_4 = c$bb_res_res_26;



  assign c$app_arg_4 = {{t_7,   t_6,   t_5,
                         t_4,   t_3},   iterateI_ho1_0_res_4,
                        iterateI_ho1_1_res_4,   iterateI_ho1_2_res_4,
                        iterateI_ho1_3_res_4};



  assign result_25 = c$app_arg_4[40-1:0];

  wire [39:0] iterateI_ho1_0_arg0_4;
  wire [39:0] iterateI_ho1_0_res_5;
  wire [39:0] iterateI_ho1_1_res_5;
  wire [39:0] iterateI_ho1_2_res_5;
  assign iterateI_ho1_0_arg0_4 = {t_7,   t_6,
                                  t_5,   t_4,   t_3};

  reg [39:0] c$bb_res_res_27 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_27_delay
    if (en) begin
      c$bb_res_res_27 <= iterateI_ho1_0_arg0_4;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_5 = c$bb_res_res_27;



  reg [39:0] c$bb_res_res_28 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_28_delay
    if (en) begin
      c$bb_res_res_28 <= iterateI_ho1_0_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_5 = c$bb_res_res_28;



  reg [39:0] c$bb_res_res_29 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_29_delay
    if (en) begin
      c$bb_res_res_29 <= iterateI_ho1_1_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_5 = c$bb_res_res_29;



  assign c$app_arg_5 = {{t_7,   t_6,   t_5,
                         t_4,   t_3},   iterateI_ho1_0_res_5,
                        iterateI_ho1_1_res_5,   iterateI_ho1_2_res_5};



  assign result_26 = c$app_arg_5[40-1:0];

  wire [39:0] iterateI_ho1_0_arg0_5;
  wire [39:0] iterateI_ho1_0_res_6;
  wire [39:0] iterateI_ho1_1_res_6;
  assign iterateI_ho1_0_arg0_5 = {t_7,   t_6,
                                  t_5,   t_4,   t_3};

  reg [39:0] c$bb_res_res_30 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_30_delay
    if (en) begin
      c$bb_res_res_30 <= iterateI_ho1_0_arg0_5;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_6 = c$bb_res_res_30;



  reg [39:0] c$bb_res_res_31 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_31_delay
    if (en) begin
      c$bb_res_res_31 <= iterateI_ho1_0_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_6 = c$bb_res_res_31;



  assign c$app_arg_6 = {{t_7,   t_6,   t_5,
                         t_4,   t_3},   iterateI_ho1_0_res_6,
                        iterateI_ho1_1_res_6};



  assign result_27 = c$app_arg_6[40-1:0];

  wire [39:0] iterateI_ho1_0_arg0_6;
  wire [39:0] iterateI_ho1_0_res_7;
  assign iterateI_ho1_0_arg0_6 = {t_7,   t_6,
                                  t_5,   t_4,   t_3};

  reg [39:0] c$bb_res_res_32 = {8'd5,   8'd5,   8'd5,   8'd5,   8'd5};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_32_delay
    if (en) begin
      c$bb_res_res_32 <= iterateI_ho1_0_arg0_6;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_7 = c$bb_res_res_32;



  assign c$app_arg_7 = {{t_7,   t_6,   t_5,
                         t_4,   t_3},   iterateI_ho1_0_res_7};



  assign result_28 = c$app_arg_7[40-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_3_register
    if ( rst) begin
      t_3 <= 8'd1;
    end else if (en) begin
      t_3 <= result_29;
    end
  end
  // register end

  assign result_29 = x_11 ? result_30 : t_3;

  assign b_0 = t_3 == 8'd4;

  assign f1 = t_3 + 8'd1;

  assign result_30 = b_0 ? 8'd1 : f1;

  assign x_11 = pOut3;

  assign pOut3 = pacings[0:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_4_register
    if ( rst) begin
      t_4 <= 8'd1;
    end else if (en) begin
      t_4 <= result_31;
    end
  end
  // register end

  assign result_31 = x_12 ? result_32 : t_4;

  assign b_1 = t_4 == 8'd4;

  assign f1_0 = t_4 + 8'd1;

  assign result_32 = b_1 ? 8'd1 : f1_0;

  assign x_12 = pOut2;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_5_register
    if ( rst) begin
      t_5 <= 8'd1;
    end else if (en) begin
      t_5 <= result_33;
    end
  end
  // register end

  assign result_33 = x_13 ? result_34 : t_5;

  assign b_2 = t_5 == 8'd4;

  assign f1_1 = t_5 + 8'd1;

  assign result_34 = b_2 ? 8'd1 : f1_1;

  assign x_13 = pOut1;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_6_register
    if ( rst) begin
      t_6 <= 8'd1;
    end else if (en) begin
      t_6 <= result_35;
    end
  end
  // register end

  assign result_35 = x_14 ? result_36 : t_6;

  assign b_3 = t_6 == 8'd4;

  assign f1_2 = t_6 + 8'd1;

  assign result_36 = b_3 ? 8'd1 : f1_2;

  assign x_14 = pOut0;

  wire  iterateI_ho1_0_res_8;
  wire  iterateI_ho1_1_res_7;
  wire  iterateI_ho1_2_res_6;
  reg  c$bb_res_res_33 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_33_delay
    if (en) begin
      c$bb_res_res_33 <= pOut2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_8 = c$bb_res_res_33;



  reg  c$bb_res_res_34 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_34_delay
    if (en) begin
      c$bb_res_res_34 <= iterateI_ho1_0_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_7 = c$bb_res_res_34;



  reg  c$bb_res_res_35 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_35_delay
    if (en) begin
      c$bb_res_res_35 <= iterateI_ho1_1_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_6 = c$bb_res_res_35;



  assign c$app_arg_8 = {pOut2,
                        iterateI_ho1_0_res_8,   iterateI_ho1_1_res_7,
                        iterateI_ho1_2_res_6};



  assign result_37 = c$app_arg_8[1-1:0];

  assign pOut2 = pacings[1:1];

  wire  iterateI_ho1_0_res_9;
  wire  iterateI_ho1_1_res_8;
  reg  c$bb_res_res_36 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_36_delay
    if (en) begin
      c$bb_res_res_36 <= pOut1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_9 = c$bb_res_res_36;



  reg  c$bb_res_res_37 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_37_delay
    if (en) begin
      c$bb_res_res_37 <= iterateI_ho1_0_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_8 = c$bb_res_res_37;



  assign c$app_arg_9 = {pOut1,
                        iterateI_ho1_0_res_9,   iterateI_ho1_1_res_8};



  assign result_38 = c$app_arg_9[1-1:0];

  assign pOut1 = pacings[2:2];

  wire  iterateI_ho1_0_res_10;
  wire  iterateI_ho1_1_res_9;
  reg  c$bb_res_res_38 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_38_delay
    if (en) begin
      c$bb_res_res_38 <= pOut0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_10 = c$bb_res_res_38;



  reg  c$bb_res_res_39 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_39_delay
    if (en) begin
      c$bb_res_res_39 <= iterateI_ho1_0_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_9 = c$bb_res_res_39;



  assign c$app_arg_10 = {pOut0,
                         iterateI_ho1_0_res_10,   iterateI_ho1_1_res_9};



  assign result_39 = c$app_arg_10[1-1:0];

  assign pOut0 = pacings[3:3];

  wire  iterateI_ho1_0_res_11;
  reg  c$bb_res_res_40 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_40_delay
    if (en) begin
      c$bb_res_res_40 <= pIn0_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_11 = c$bb_res_res_40;



  assign c$app_arg_11 = {pIn0_0,
                         iterateI_ho1_0_res_11};



  assign result_40 = c$app_arg_11[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_7_register
    if ( rst) begin
      t_7 <= 8'd1;
    end else if (en) begin
      t_7 <= result_41;
    end
  end
  // register end

  assign result_41 = pIn0_0 ? result_42 : t_7;

  assign b_4 = t_7 == 8'd4;

  assign f1_3 = t_7 + 8'd1;

  assign result_42 = b_4 ? 8'd1 : f1_3;

  assign pIn0_0 = pacings[4:4];

  assign pacings = result_43[4:0];

  assign result_43 = {c$app_arg_14,
                      c$app_arg_13,   c$app_arg_12};

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_12_register
    if ( rst) begin
      c$app_arg_12 <= {{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,   1'b0}};
    end else if (en) begin
      c$app_arg_12 <= c$case_alt;
    end
  end
  // register end

  assign c$case_alt = qPush ? c$case_alt_0 : c$case_alt_1;

  assign c$case_alt_0 = qPop ? c$case_alt_2 : {{64'sd0,
                                                1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,
                                                          1'b0}};

  assign c$case_alt_1 = qPop ? c$case_alt_3 : {{64'sd0,
                                                1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,
                                                          1'b0}};

  always @(*) begin
    case(x_15)
      64'sd0 : c$case_alt_2 = qData;
      default : c$case_alt_2 = c$case_alt_4;
    endcase
  end

  always @(*) begin
    case(x_15)
      64'sd0 : c$case_alt_3 = {{64'sd0,   1'b0},
                               {1'b0,   1'b0,   1'b0,   1'b0,   1'b0}};
      default : c$case_alt_3 = c$case_alt_4;
    endcase
  end

  // index begin
  wire [69:0] vecArray_5 [0:2-1];
  genvar i_24;
  generate
  for (i_24=0; i_24 < 2; i_24=i_24+1) begin : mk_array_5
    assign vecArray_5[(2-1)-i_24] = buffer[i_24*70+:70];
  end
  endgenerate
  assign c$case_alt_4 = vecArray_5[c$cursor_case_alt_4];
  // index end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_13_register
    if ( rst) begin
      c$app_arg_13 <= 1'b0;
    end else if (en) begin
      c$app_arg_13 <= c$case_alt_5;
    end
  end
  // register end

  assign c$case_alt_5 = qPush ? c$case_alt_6 : c$case_alt_7;

  assign c$case_alt_6 = qPop ? 1'b1 : c$case_alt_8;

  assign c$case_alt_7 = qPop ? c$case_alt_9 : c$case_alt_8;

  assign c$case_alt_8 = qPop ? ({1 {1'bx}}) : 1'b0;

  always @(*) begin
    case(x_15)
      64'sd0 : c$case_alt_9 = 1'b0;
      default : c$case_alt_9 = 1'b1;
    endcase
  end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_14_register
    if ( rst) begin
      c$app_arg_14 <= 1'b0;
    end else if (en) begin
      c$app_arg_14 <= c$case_alt_10;
    end
  end
  // register end

  assign c$case_alt_10 = qPush ? c$case_alt_11 : 1'b0;

  assign c$case_alt_11 = qPop ? 1'b1 : c$case_alt_12;

  assign c$tte_rhs = (x_15 != 64'sd2) ? 64'sd1 : 64'sd0;

  assign c$case_alt_12 = c$tte_rhs[0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : buffer_register
    if ( rst) begin
      buffer <= {{{64'sd0,   1'b0},   {1'b0,   1'b0,   1'b0,   1'b0,   1'b0}},   {{64'sd0,
                                                                     1'b0},
                                                                    {1'b0,
                                                                     1'b0,
                                                                     1'b0,
                                                                     1'b0,
                                                                     1'b0}}};
    end else if (en) begin
      buffer <= c$buffer_case_alt;
    end
  end
  // register end

  assign c$buffer_case_alt = qPush ? c$buffer_case_alt_0 : buffer;

  assign c$buffer_case_alt_sel_alt_t_1 = ({qData,buffer});

  assign c$buffer_case_alt_0 = qPop ? c$buffer_case_alt_sel_alt_t_1[209:70] : c$buffer_case_alt_1;

  assign c$buffer_case_alt_sel_alt_f_2 = ({qData,buffer});

  assign c$buffer_case_alt_1 = c$cursor_case_scrut ? buffer : c$buffer_case_alt_sel_alt_f_2[209:70];

  assign qData = result_2[69:0];

  assign x_15 = cursor;

  // register begin
  always @(posedge clk or  posedge  rst) begin : cursor_register
    if ( rst) begin
      cursor <= (64'sd0);
    end else if (en) begin
      cursor <= c$cursor_case_alt;
    end
  end
  // register end

  assign c$cursor_case_alt = qPush ? c$cursor_case_alt_0 : c$cursor_case_alt_2;

  assign c$cursor_case_alt_0 = qPop ? cursor : c$cursor_case_alt_1;

  assign c$cursor_case_alt_1 = c$cursor_case_scrut ? cursor : ((x_15 + 64'sd1));

  assign c$tte_rhs_0 = (x_15 == 64'sd2) ? 64'sd1 : 64'sd0;

  assign c$cursor_case_scrut = c$tte_rhs_0[0];

  assign c$cursor_case_alt_2 = qPop ? c$cursor_case_alt_3 : cursor;

  always @(*) begin
    case(x_15)
      64'sd0 : c$cursor_case_alt_3 = 64'sd0;
      default : c$cursor_case_alt_3 = c$cursor_case_alt_4;
    endcase
  end

  assign c$cursor_case_alt_4 = (x_15 - 64'sd1);

  assign result = {result_3[264:5],   {qPush,
                                       qPop,   result_43[71:71],   qPopValid,
                                       result_3[4:0]}};

  assign qPopValid = result_43[70:70];

  assign qPush = result_2[70:70];

  assign qPop = result_3[265:265];

  assign result_0 = result[268:9];

  assign result_1 = result[8:0];

  assign result_0_0 = result_0[259:195];

  assign result_0_1 = result_0[194:130];

  assign result_0_2 = result_0[129:65];

  assign result_0_3 = result_0[64:0];

  assign result_0_0_0 = $signed(result_0_0[64:1]);

  assign result_0_0_1 = result_0_0[0:0];

  assign result_0_1_0 = $signed(result_0_1[64:1]);

  assign result_0_1_1 = result_0_1[0:0];

  assign result_0_2_0 = $signed(result_0_2[64:1]);

  assign result_0_2_1 = result_0_2[0:0];

  assign result_0_3_0 = $signed(result_0_3[64:1]);

  assign result_0_3_1 = result_0_3[0:0];

  assign result_1_0 = result_1[8:8];

  assign result_1_1 = result_1[7:7];

  assign result_1_2 = result_1[6:6];

  assign result_1_3 = result_1[5:5];

  assign result_1_4_13 = result_1[4:0];

  assign result_1_4_0 = result_1_4_13[4:4];

  assign result_1_4_1 = result_1_4_13[3:3];

  assign result_1_4_2 = result_1_4_13[2:2];

  assign result_1_4_3 = result_1_4_13[1:1];

  assign result_1_4_4 = result_1_4_13[0:0];


endmodule

