
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000ac1c  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000ce00  8000ce00  0000d200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000006b0  8000d000  8000d000  0000d400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000508  00000004  8000d6b0  0000dc04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .balign       00000004  0000050c  8000dbb8  0000e10c  2**0
                  ALLOC
  7 .bss          00000278  00000510  8000dbb8  0000e110  2**2
                  ALLOC
  8 .comment      00000030  00000000  00000000  0000e10c  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00001518  00000000  00000000  0000e140  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubnames 00002ce9  00000000  00000000  0000f658  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00035a87  00000000  00000000  00012341  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00006a73  00000000  00000000  00047dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00016378  00000000  00000000  0004e83b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003c88  00000000  00000000  00064bb4  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00008a33  00000000  00000000  0006883c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    0000bd02  00000000  00000000  0007126f  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macinfo 0144e36f  00000000  00000000  0007cf71  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 19 .debug_ranges 00001568  00000000  00000000  014cb2e0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf b0 54 	sub	pc,pc,-20396

Disassembly of section .text:

80002004 <ast_is_busy>:
80002004:	eb cd 40 80 	pushm	r7,lr
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST is busy, false otherwise.
 */
static bool ast_is_busy(volatile avr32_ast_t *ast)
{
80002008:	1a 97       	mov	r7,sp
8000200a:	20 1d       	sub	sp,4
8000200c:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_BUSY_MASK) != 0;
80002010:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002014:	70 28       	ld.w	r8,r8[0x8]
80002016:	e6 18 01 00 	andh	r8,0x100,COH
8000201a:	5f 18       	srne	r8
8000201c:	5c 58       	castu.b	r8
}
8000201e:	10 9c       	mov	r12,r8
80002020:	2f fd       	sub	sp,-4
80002022:	e3 cd 80 80 	ldm	sp++,r7,pc

80002026 <ast_is_clkbusy>:
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST clock is busy, false otherwise.
 */
static bool ast_is_clkbusy(volatile avr32_ast_t *ast)
{
80002026:	eb cd 40 80 	pushm	r7,lr
8000202a:	1a 97       	mov	r7,sp
8000202c:	20 1d       	sub	sp,4
8000202e:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_CLKBUSY_MASK) != 0;
80002032:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002036:	70 28       	ld.w	r8,r8[0x8]
80002038:	e6 18 10 00 	andh	r8,0x1000,COH
8000203c:	5f 18       	srne	r8
8000203e:	5c 58       	castu.b	r8
}
80002040:	10 9c       	mov	r12,r8
80002042:	2f fd       	sub	sp,-4
80002044:	e3 cd 80 80 	ldm	sp++,r7,pc

80002048 <ast_enable>:
 * \brief Enable the AST.
 *
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 */
void ast_enable(volatile avr32_ast_t *ast)
{
80002048:	eb cd 40 80 	pushm	r7,lr
8000204c:	1a 97       	mov	r7,sp
8000204e:	20 1d       	sub	sp,4
80002050:	ef 4c ff fc 	st.w	r7[-4],r12
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002054:	ee fc ff fc 	ld.w	r12,r7[-4]
80002058:	f0 1f 00 0c 	mcall	80002088 <ast_enable+0x40>
8000205c:	18 98       	mov	r8,r12
8000205e:	58 08       	cp.w	r8,0
80002060:	cf a1       	brne	80002054 <ast_enable+0xc>
	}

	/* Enable the AST */
	ast->cr |= AVR32_AST_CR_EN_MASK;
80002062:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002066:	70 08       	ld.w	r8,r8[0x0]
80002068:	10 99       	mov	r9,r8
8000206a:	a1 a9       	sbr	r9,0x0
8000206c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002070:	91 09       	st.w	r8[0x0],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
80002072:	ee fc ff fc 	ld.w	r12,r7[-4]
80002076:	f0 1f 00 05 	mcall	80002088 <ast_enable+0x40>
8000207a:	18 98       	mov	r8,r12
8000207c:	58 08       	cp.w	r8,0
8000207e:	cf a1       	brne	80002072 <ast_enable+0x2a>
	}
}
80002080:	2f fd       	sub	sp,-4
80002082:	e3 cd 80 80 	ldm	sp++,r7,pc
80002086:	00 00       	add	r0,r0
80002088:	80 00       	ld.sh	r0,r0[0x0]
8000208a:	20 04       	sub	r4,0

8000208c <ast_init_counter>:
 *
 * \return Boolean true if the initialization succeeds, false otherwise.
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
8000208c:	eb cd 40 80 	pushm	r7,lr
80002090:	1a 97       	mov	r7,sp
80002092:	20 5d       	sub	sp,20
80002094:	ef 4c ff f8 	st.w	r7[-8],r12
80002098:	14 98       	mov	r8,r10
8000209a:	ef 49 ff ec 	st.w	r7[-20],r9
8000209e:	16 99       	mov	r9,r11
800020a0:	ef 69 ff f4 	st.b	r7[-12],r9
800020a4:	ef 68 ff f0 	st.b	r7[-16],r8
	uint32_t time_out = AST_POLL_TIMEOUT;
800020a8:	e0 68 03 e8 	mov	r8,1000
800020ac:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020b0:	c0 c8       	rjmp	800020c8 <ast_init_counter+0x3c>
		if (--time_out == 0) {
800020b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020b6:	20 18       	sub	r8,1
800020b8:	ef 48 ff fc 	st.w	r7[-4],r8
800020bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020c0:	58 08       	cp.w	r8,0
800020c2:	c0 31       	brne	800020c8 <ast_init_counter+0x3c>
			return false;
800020c4:	30 08       	mov	r8,0
800020c6:	c5 c8       	rjmp	8000217e <ast_init_counter+0xf2>
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
	uint32_t time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
800020c8:	ee fc ff f8 	ld.w	r12,r7[-8]
800020cc:	f0 1f 00 2f 	mcall	80002188 <ast_init_counter+0xfc>
800020d0:	18 98       	mov	r8,r12
800020d2:	58 08       	cp.w	r8,0
800020d4:	ce f1       	brne	800020b2 <ast_init_counter+0x26>
		if (--time_out == 0) {
			return false;
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
800020d6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800020da:	a9 68       	lsl	r8,0x8
800020dc:	10 99       	mov	r9,r8
800020de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800020e2:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
800020e6:	e0 68 03 e8 	mov	r8,1000
800020ea:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020ee:	c0 c8       	rjmp	80002106 <ast_init_counter+0x7a>
		if (--time_out == 0) {
800020f0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020f4:	20 18       	sub	r8,1
800020f6:	ef 48 ff fc 	st.w	r7[-4],r8
800020fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020fe:	58 08       	cp.w	r8,0
80002100:	c0 31       	brne	80002106 <ast_init_counter+0x7a>
			return false;
80002102:	30 08       	mov	r8,0
80002104:	c3 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002106:	ee fc ff f8 	ld.w	r12,r7[-8]
8000210a:	f0 1f 00 20 	mcall	80002188 <ast_init_counter+0xfc>
8000210e:	18 98       	mov	r8,r12
80002110:	58 08       	cp.w	r8,0
80002112:	ce f1       	brne	800020f0 <ast_init_counter+0x64>
		if (--time_out == 0) {
			return false;
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
80002114:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002118:	71 08       	ld.w	r8,r8[0x40]
8000211a:	10 99       	mov	r9,r8
8000211c:	a1 a9       	sbr	r9,0x0
8000211e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002122:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
80002126:	e0 68 03 e8 	mov	r8,1000
8000212a:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
8000212e:	c0 c8       	rjmp	80002146 <ast_init_counter+0xba>
		if (--time_out == 0) {
80002130:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002134:	20 18       	sub	r8,1
80002136:	ef 48 ff fc 	st.w	r7[-4],r8
8000213a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000213e:	58 08       	cp.w	r8,0
80002140:	c0 31       	brne	80002146 <ast_init_counter+0xba>
			return false;
80002142:	30 08       	mov	r8,0
80002144:	c1 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002146:	ee fc ff f8 	ld.w	r12,r7[-8]
8000214a:	f0 1f 00 10 	mcall	80002188 <ast_init_counter+0xfc>
8000214e:	18 98       	mov	r8,r12
80002150:	58 08       	cp.w	r8,0
80002152:	ce f1       	brne	80002130 <ast_init_counter+0xa4>
			return false;
		}
	}

	/* Set the new AST configuration */
	ast->cr = (AST_MODE_COUNTER << AVR32_AST_CR_CAL_OFFSET) |
80002154:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002158:	b1 68       	lsl	r8,0x10
8000215a:	10 99       	mov	r9,r8
8000215c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002160:	91 09       	st.w	r8[0x0],r9
			(psel << AVR32_AST_CR_PSEL_OFFSET);

	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002162:	ee fc ff f8 	ld.w	r12,r7[-8]
80002166:	f0 1f 00 0a 	mcall	8000218c <ast_init_counter+0x100>
8000216a:	18 98       	mov	r8,r12
8000216c:	58 08       	cp.w	r8,0
8000216e:	cf a1       	brne	80002162 <ast_init_counter+0xd6>
	}

	/* Set the calendar */
	ast_set_counter_value(ast, ast_counter);
80002170:	ee fb ff ec 	ld.w	r11,r7[-20]
80002174:	ee fc ff f8 	ld.w	r12,r7[-8]
80002178:	f0 1f 00 06 	mcall	80002190 <ast_init_counter+0x104>

	return true;
8000217c:	30 18       	mov	r8,1
}
8000217e:	10 9c       	mov	r12,r8
80002180:	2f bd       	sub	sp,-20
80002182:	e3 cd 80 80 	ldm	sp++,r7,pc
80002186:	00 00       	add	r0,r0
80002188:	80 00       	ld.sh	r0,r0[0x0]
8000218a:	20 26       	sub	r6,2
8000218c:	80 00       	ld.sh	r0,r0[0x0]
8000218e:	20 04       	sub	r4,0
80002190:	80 00       	ld.sh	r0,r0[0x0]
80002192:	21 94       	sub	r4,25

80002194 <ast_set_counter_value>:
 * \param ast         Base address of the AST (i.e. &AVR32_AST).
 * \param ast_counter Startup counter value
 */
void ast_set_counter_value(volatile avr32_ast_t *ast,
		uint32_t ast_counter)
{
80002194:	eb cd 40 80 	pushm	r7,lr
80002198:	1a 97       	mov	r7,sp
8000219a:	20 2d       	sub	sp,8
8000219c:	ef 4c ff fc 	st.w	r7[-4],r12
800021a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until we can write into the VAL register */
	while (ast_is_busy(ast)) {
800021a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021a8:	f0 1f 00 0a 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021ac:	18 98       	mov	r8,r12
800021ae:	58 08       	cp.w	r8,0
800021b0:	cf a1       	brne	800021a4 <ast_set_counter_value+0x10>
	}

	/* Set the new val value */
	ast->cv = ast_counter;
800021b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021b6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021ba:	91 19       	st.w	r8[0x4],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021bc:	ee fc ff fc 	ld.w	r12,r7[-4]
800021c0:	f0 1f 00 04 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021c4:	18 98       	mov	r8,r12
800021c6:	58 08       	cp.w	r8,0
800021c8:	cf a1       	brne	800021bc <ast_set_counter_value+0x28>
	}
}
800021ca:	2f ed       	sub	sp,-8
800021cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	20 04       	sub	r4,0

800021d4 <ast_set_periodic0_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic0.
 */
void ast_set_periodic0_value(volatile avr32_ast_t *ast, avr32_ast_pir0_t pir)
{
800021d4:	eb cd 40 80 	pushm	r7,lr
800021d8:	1a 97       	mov	r7,sp
800021da:	20 2d       	sub	sp,8
800021dc:	ef 4c ff fc 	st.w	r7[-4],r12
800021e0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800021e4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021e8:	f0 1f 00 0a 	mcall	80002210 <ast_set_periodic0_value+0x3c>
800021ec:	18 98       	mov	r8,r12
800021ee:	58 08       	cp.w	r8,0
800021f0:	cf a1       	brne	800021e4 <ast_set_periodic0_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR0 = pir;
800021f2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021f6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021fa:	91 c9       	st.w	r8[0x30],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021fc:	ee fc ff fc 	ld.w	r12,r7[-4]
80002200:	f0 1f 00 04 	mcall	80002210 <ast_set_periodic0_value+0x3c>
80002204:	18 98       	mov	r8,r12
80002206:	58 08       	cp.w	r8,0
80002208:	cf a1       	brne	800021fc <ast_set_periodic0_value+0x28>
	}
}
8000220a:	2f ed       	sub	sp,-8
8000220c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	20 04       	sub	r4,0

80002214 <ast_set_periodic1_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic1.
 */
void ast_set_periodic1_value(volatile avr32_ast_t *ast, avr32_ast_pir1_t pir)
{
80002214:	eb cd 40 80 	pushm	r7,lr
80002218:	1a 97       	mov	r7,sp
8000221a:	20 2d       	sub	sp,8
8000221c:	ef 4c ff fc 	st.w	r7[-4],r12
80002220:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002224:	ee fc ff fc 	ld.w	r12,r7[-4]
80002228:	f0 1f 00 0a 	mcall	80002250 <ast_set_periodic1_value+0x3c>
8000222c:	18 98       	mov	r8,r12
8000222e:	58 08       	cp.w	r8,0
80002230:	cf a1       	brne	80002224 <ast_set_periodic1_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR1 = pir;
80002232:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002236:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000223a:	91 d9       	st.w	r8[0x34],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000223c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002240:	f0 1f 00 04 	mcall	80002250 <ast_set_periodic1_value+0x3c>
80002244:	18 98       	mov	r8,r12
80002246:	58 08       	cp.w	r8,0
80002248:	cf a1       	brne	8000223c <ast_set_periodic1_value+0x28>
	}
}
8000224a:	2f ed       	sub	sp,-8
8000224c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002250:	80 00       	ld.sh	r0,r0[0x0]
80002252:	20 04       	sub	r4,0

80002254 <ast_clear_status_flag>:
 * \param ast          Base address of the AST (i.e. &AVR32_AST).
 * \param status_mask  AST status flag to be cleared
 */
void ast_clear_status_flag(volatile avr32_ast_t *ast,
		uint32_t status_mask)
{
80002254:	eb cd 40 80 	pushm	r7,lr
80002258:	1a 97       	mov	r7,sp
8000225a:	20 2d       	sub	sp,8
8000225c:	ef 4c ff fc 	st.w	r7[-4],r12
80002260:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002264:	ee fc ff fc 	ld.w	r12,r7[-4]
80002268:	f0 1f 00 0a 	mcall	80002290 <ast_clear_status_flag+0x3c>
8000226c:	18 98       	mov	r8,r12
8000226e:	58 08       	cp.w	r8,0
80002270:	cf a1       	brne	80002264 <ast_clear_status_flag+0x10>
	}

	/* Clear the AST status flags */
	ast->scr = status_mask;
80002272:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002276:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000227a:	91 39       	st.w	r8[0xc],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000227c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002280:	f0 1f 00 04 	mcall	80002290 <ast_clear_status_flag+0x3c>
80002284:	18 98       	mov	r8,r12
80002286:	58 08       	cp.w	r8,0
80002288:	cf a1       	brne	8000227c <ast_clear_status_flag+0x28>
	}
}
8000228a:	2f ed       	sub	sp,-8
8000228c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	20 04       	sub	r4,0

80002294 <ast_enable_interrupt>:
 * \param ast             Base address of the AST (i.e. &AVR32_AST).
 * \param interrupt_mask  AST Interrupts to be enabled
 */
void ast_enable_interrupt(volatile avr32_ast_t *ast,
		uint32_t interrupt_mask)
{
80002294:	eb cd 40 80 	pushm	r7,lr
80002298:	1a 97       	mov	r7,sp
8000229a:	20 2d       	sub	sp,8
8000229c:	ef 4c ff fc 	st.w	r7[-4],r12
800022a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800022a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022a8:	f0 1f 00 0c 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022ac:	18 98       	mov	r8,r12
800022ae:	58 08       	cp.w	r8,0
800022b0:	cf a1       	brne	800022a4 <ast_enable_interrupt+0x10>
	}

	/* Enable the AST interrupt */
	ast->ier |= interrupt_mask;
800022b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022b6:	70 49       	ld.w	r9,r8[0x10]
800022b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800022bc:	10 49       	or	r9,r8
800022be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022c2:	91 49       	st.w	r8[0x10],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800022c4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022c8:	f0 1f 00 04 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022cc:	18 98       	mov	r8,r12
800022ce:	58 08       	cp.w	r8,0
800022d0:	cf a1       	brne	800022c4 <ast_enable_interrupt+0x30>
	}
}
800022d2:	2f ed       	sub	sp,-8
800022d4:	e3 cd 80 80 	ldm	sp++,r7,pc
800022d8:	80 00       	ld.sh	r0,r0[0x0]
800022da:	20 04       	sub	r4,0

800022dc <ast_enable_periodic_interrupt>:
 * \param ast              Base address of the AST (i.e. &AVR32_AST).
 * \param periodic_channel AST Periodic Channel
 */
void ast_enable_periodic_interrupt(volatile avr32_ast_t *ast,
		uint8_t periodic_channel)
{
800022dc:	eb cd 40 80 	pushm	r7,lr
800022e0:	1a 97       	mov	r7,sp
800022e2:	20 2d       	sub	sp,8
800022e4:	ef 4c ff fc 	st.w	r7[-4],r12
800022e8:	16 98       	mov	r8,r11
800022ea:	ef 68 ff f8 	st.b	r7[-8],r8
	/* Enable the AST Periodic Asynchronous Wake-up */
	if (periodic_channel) {
800022ee:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800022f2:	30 08       	mov	r8,0
800022f4:	f0 09 18 00 	cp.b	r9,r8
800022f8:	c0 80       	breq	80002308 <ast_enable_periodic_interrupt+0x2c>
		ast_enable_interrupt(ast, AVR32_AST_IER_PER1_MASK);
800022fa:	e2 6b 00 00 	mov	r11,131072
800022fe:	ee fc ff fc 	ld.w	r12,r7[-4]
80002302:	f0 1f 00 07 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
80002306:	c0 78       	rjmp	80002314 <ast_enable_periodic_interrupt+0x38>
	} else {
		ast_enable_interrupt(ast, AVR32_AST_IER_PER0_MASK);
80002308:	e0 7b 00 00 	mov	r11,65536
8000230c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002310:	f0 1f 00 03 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
	}
}
80002314:	2f ed       	sub	sp,-8
80002316:	e3 cd 80 80 	ldm	sp++,r7,pc
8000231a:	00 00       	add	r0,r0
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	22 94       	sub	r4,41

80002320 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002320:	eb cd 40 80 	pushm	r7,lr
80002324:	1a 97       	mov	r7,sp
80002326:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002328:	e1 b8 00 00 	mfsr	r8,0x0
8000232c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002330:	d3 03       	ssrf	0x10

	return flags;
80002332:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002336:	10 9c       	mov	r12,r8
80002338:	2f fd       	sub	sp,-4
8000233a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000233e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
8000233e:	eb cd 40 80 	pushm	r7,lr
80002342:	1a 97       	mov	r7,sp
80002344:	20 1d       	sub	sp,4
80002346:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
8000234a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000234e:	e6 18 00 01 	andh	r8,0x1,COH
80002352:	5f 08       	sreq	r8
80002354:	5c 58       	castu.b	r8
}
80002356:	10 9c       	mov	r12,r8
80002358:	2f fd       	sub	sp,-4
8000235a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000235e:	d7 03       	nop

80002360 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002360:	eb cd 40 80 	pushm	r7,lr
80002364:	1a 97       	mov	r7,sp
80002366:	20 1d       	sub	sp,4
80002368:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000236c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002370:	f0 1f 00 05 	mcall	80002384 <cpu_irq_restore+0x24>
80002374:	18 98       	mov	r8,r12
80002376:	58 08       	cp.w	r8,0
80002378:	c0 20       	breq	8000237c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000237a:	d5 03       	csrf	0x10
   }

	barrier();
}
8000237c:	2f fd       	sub	sp,-4
8000237e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002382:	00 00       	add	r0,r0
80002384:	80 00       	ld.sh	r0,r0[0x0]
80002386:	23 3e       	sub	lr,51

80002388 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002388:	eb cd 40 80 	pushm	r7,lr
8000238c:	1a 97       	mov	r7,sp
8000238e:	20 1d       	sub	sp,4
80002390:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002394:	ee fb ff fc 	ld.w	r11,r7[-4]
80002398:	30 1c       	mov	r12,1
8000239a:	f0 1f 00 03 	mcall	800023a4 <sysclk_enable_hsb_module+0x1c>
}
8000239e:	2f fd       	sub	sp,-4
800023a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023a4:	80 00       	ld.sh	r0,r0[0x0]
800023a6:	60 f4       	ld.w	r4,r0[0x3c]

800023a8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800023a8:	eb cd 40 80 	pushm	r7,lr
800023ac:	1a 97       	mov	r7,sp
800023ae:	20 1d       	sub	sp,4
800023b0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800023b4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023b8:	30 2c       	mov	r12,2
800023ba:	f0 1f 00 03 	mcall	800023c4 <sysclk_enable_pba_module+0x1c>
}
800023be:	2f fd       	sub	sp,-4
800023c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023c4:	80 00       	ld.sh	r0,r0[0x0]
800023c6:	60 f4       	ld.w	r4,r0[0x3c]

800023c8 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800023c8:	eb cd 40 80 	pushm	r7,lr
800023cc:	1a 97       	mov	r7,sp
800023ce:	20 1d       	sub	sp,4
800023d0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800023d4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023d8:	30 3c       	mov	r12,3
800023da:	f0 1f 00 03 	mcall	800023e4 <sysclk_enable_pbb_module+0x1c>
}
800023de:	2f fd       	sub	sp,-4
800023e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023e4:	80 00       	ld.sh	r0,r0[0x0]
800023e6:	60 f4       	ld.w	r4,r0[0x3c]

800023e8 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800023e8:	eb cd 40 80 	pushm	r7,lr
800023ec:	1a 97       	mov	r7,sp
800023ee:	20 1d       	sub	sp,4
800023f0:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800023f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023f8:	fe 58 38 00 	cp.w	r8,-51200
800023fc:	e0 80 00 8a 	breq	80002510 <sysclk_enable_peripheral_clock+0x128>
80002400:	e0 8b 00 33 	brhi	80002466 <sysclk_enable_peripheral_clock+0x7e>
80002404:	fe 58 14 00 	cp.w	r8,-60416
80002408:	c6 80       	breq	800024d8 <sysclk_enable_peripheral_clock+0xf0>
8000240a:	e0 8b 00 18 	brhi	8000243a <sysclk_enable_peripheral_clock+0x52>
8000240e:	fe 48 14 00 	cp.w	r8,-125952
80002412:	e0 80 00 be 	breq	8000258e <sysclk_enable_peripheral_clock+0x1a6>
80002416:	e0 8b 00 0b 	brhi	8000242c <sysclk_enable_peripheral_clock+0x44>
8000241a:	fe 48 00 00 	cp.w	r8,-131072
8000241e:	e0 80 00 ad 	breq	80002578 <sysclk_enable_peripheral_clock+0x190>
80002422:	fe 48 10 00 	cp.w	r8,-126976
80002426:	e0 80 00 b0 	breq	80002586 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000242a:	cb 98       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000242c:	fe 58 00 00 	cp.w	r8,-65536
80002430:	c4 90       	breq	800024c2 <sysclk_enable_peripheral_clock+0xda>
80002432:	fe 58 10 00 	cp.w	r8,-61440
80002436:	c4 d0       	breq	800024d0 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002438:	cb 28       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000243a:	fe 58 20 00 	cp.w	r8,-57344
8000243e:	c5 90       	breq	800024f0 <sysclk_enable_peripheral_clock+0x108>
80002440:	e0 8b 00 09 	brhi	80002452 <sysclk_enable_peripheral_clock+0x6a>
80002444:	fe 58 18 00 	cp.w	r8,-59392
80002448:	c4 c0       	breq	800024e0 <sysclk_enable_peripheral_clock+0xf8>
8000244a:	fe 58 1c 00 	cp.w	r8,-58368
8000244e:	c4 d0       	breq	800024e8 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002450:	ca 68       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002452:	fe 58 30 00 	cp.w	r8,-53248
80002456:	c5 50       	breq	80002500 <sysclk_enable_peripheral_clock+0x118>
80002458:	fe 58 34 00 	cp.w	r8,-52224
8000245c:	c5 60       	breq	80002508 <sysclk_enable_peripheral_clock+0x120>
8000245e:	fe 58 28 00 	cp.w	r8,-55296
80002462:	c4 b0       	breq	800024f8 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002464:	c9 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002466:	fe 58 50 00 	cp.w	r8,-45056
8000246a:	c6 b0       	breq	80002540 <sysclk_enable_peripheral_clock+0x158>
8000246c:	e0 8b 00 15 	brhi	80002496 <sysclk_enable_peripheral_clock+0xae>
80002470:	fe 58 44 00 	cp.w	r8,-48128
80002474:	c5 a0       	breq	80002528 <sysclk_enable_peripheral_clock+0x140>
80002476:	e0 8b 00 09 	brhi	80002488 <sysclk_enable_peripheral_clock+0xa0>
8000247a:	fe 58 3c 00 	cp.w	r8,-50176
8000247e:	c4 d0       	breq	80002518 <sysclk_enable_peripheral_clock+0x130>
80002480:	fe 58 40 00 	cp.w	r8,-49152
80002484:	c4 e0       	breq	80002520 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002486:	c8 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002488:	fe 58 48 00 	cp.w	r8,-47104
8000248c:	c5 20       	breq	80002530 <sysclk_enable_peripheral_clock+0x148>
8000248e:	fe 58 4c 00 	cp.w	r8,-46080
80002492:	c5 30       	breq	80002538 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002494:	c8 48       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002496:	fe 58 5c 00 	cp.w	r8,-41984
8000249a:	c5 f0       	breq	80002558 <sysclk_enable_peripheral_clock+0x170>
8000249c:	e0 8b 00 09 	brhi	800024ae <sysclk_enable_peripheral_clock+0xc6>
800024a0:	fe 58 54 00 	cp.w	r8,-44032
800024a4:	c5 20       	breq	80002548 <sysclk_enable_peripheral_clock+0x160>
800024a6:	fe 58 58 00 	cp.w	r8,-43008
800024aa:	c5 30       	breq	80002550 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024ac:	c7 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800024ae:	fe 58 64 00 	cp.w	r8,-39936
800024b2:	c5 b0       	breq	80002568 <sysclk_enable_peripheral_clock+0x180>
800024b4:	fe 58 68 00 	cp.w	r8,-38912
800024b8:	c5 c0       	breq	80002570 <sysclk_enable_peripheral_clock+0x188>
800024ba:	fe 58 60 00 	cp.w	r8,-40960
800024be:	c5 10       	breq	80002560 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024c0:	c6 e8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
800024c2:	30 4c       	mov	r12,4
800024c4:	f0 1f 00 38 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
800024c8:	30 0c       	mov	r12,0
800024ca:	f0 1f 00 38 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ce:	c6 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800024d0:	30 1c       	mov	r12,1
800024d2:	f0 1f 00 36 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024d6:	c6 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800024d8:	30 2c       	mov	r12,2
800024da:	f0 1f 00 34 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024de:	c5 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800024e0:	30 3c       	mov	r12,3
800024e2:	f0 1f 00 32 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024e6:	c5 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800024e8:	30 4c       	mov	r12,4
800024ea:	f0 1f 00 30 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ee:	c5 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800024f0:	30 5c       	mov	r12,5
800024f2:	f0 1f 00 2e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024f6:	c5 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
800024f8:	30 6c       	mov	r12,6
800024fa:	f0 1f 00 2c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024fe:	c4 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80002500:	30 7c       	mov	r12,7
80002502:	f0 1f 00 2a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002506:	c4 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002508:	30 8c       	mov	r12,8
8000250a:	f0 1f 00 28 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000250e:	c4 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80002510:	30 9c       	mov	r12,9
80002512:	f0 1f 00 26 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002516:	c4 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002518:	30 ac       	mov	r12,10
8000251a:	f0 1f 00 24 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000251e:	c3 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80002520:	30 bc       	mov	r12,11
80002522:	f0 1f 00 22 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002526:	c3 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80002528:	30 cc       	mov	r12,12
8000252a:	f0 1f 00 20 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000252e:	c3 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80002530:	30 dc       	mov	r12,13
80002532:	f0 1f 00 1e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002536:	c3 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80002538:	30 ec       	mov	r12,14
8000253a:	f0 1f 00 1c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000253e:	c2 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80002540:	30 fc       	mov	r12,15
80002542:	f0 1f 00 1a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002546:	c2 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80002548:	31 0c       	mov	r12,16
8000254a:	f0 1f 00 18 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000254e:	c2 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80002550:	31 1c       	mov	r12,17
80002552:	f0 1f 00 16 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002556:	c2 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80002558:	31 2c       	mov	r12,18
8000255a:	f0 1f 00 14 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000255e:	c1 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80002560:	31 3c       	mov	r12,19
80002562:	f0 1f 00 12 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002566:	c1 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80002568:	31 4c       	mov	r12,20
8000256a:	f0 1f 00 10 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000256e:	c1 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80002570:	31 5c       	mov	r12,21
80002572:	f0 1f 00 0e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002576:	c1 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80002578:	30 3c       	mov	r12,3
8000257a:	f0 1f 00 0b 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
8000257e:	30 0c       	mov	r12,0
80002580:	f0 1f 00 0b 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002584:	c0 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002586:	30 1c       	mov	r12,1
80002588:	f0 1f 00 09 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000258c:	c0 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000258e:	30 0c       	mov	r12,0
80002590:	f0 1f 00 05 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002594:	30 2c       	mov	r12,2
80002596:	f0 1f 00 06 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000259a:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
8000259c:	2f fd       	sub	sp,-4
8000259e:	e3 cd 80 80 	ldm	sp++,r7,pc
800025a2:	00 00       	add	r0,r0
800025a4:	80 00       	ld.sh	r0,r0[0x0]
800025a6:	23 88       	sub	r8,56
800025a8:	80 00       	ld.sh	r0,r0[0x0]
800025aa:	23 a8       	sub	r8,58
800025ac:	80 00       	ld.sh	r0,r0[0x0]
800025ae:	23 c8       	sub	r8,60

800025b0 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
800025b0:	eb cd 40 80 	pushm	r7,lr
800025b4:	1a 97       	mov	r7,sp
800025b6:	20 2d       	sub	sp,8
800025b8:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
800025bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025c0:	48 f9       	lddpc	r9,800025fc <sleepmgr_lock_mode+0x4c>
800025c2:	f2 08 07 09 	ld.ub	r9,r9[r8]
800025c6:	3f f8       	mov	r8,-1
800025c8:	f0 09 18 00 	cp.b	r9,r8
800025cc:	c0 21       	brne	800025d0 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
800025ce:	c0 08       	rjmp	800025ce <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
800025d0:	f0 1f 00 0c 	mcall	80002600 <sleepmgr_lock_mode+0x50>
800025d4:	18 98       	mov	r8,r12
800025d6:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
800025da:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025de:	48 89       	lddpc	r9,800025fc <sleepmgr_lock_mode+0x4c>
800025e0:	f2 08 07 09 	ld.ub	r9,r9[r8]
800025e4:	2f f9       	sub	r9,-1
800025e6:	5c 59       	castu.b	r9
800025e8:	48 5a       	lddpc	r10,800025fc <sleepmgr_lock_mode+0x4c>
800025ea:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
800025ee:	ee fc ff fc 	ld.w	r12,r7[-4]
800025f2:	f0 1f 00 05 	mcall	80002604 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
800025f6:	2f ed       	sub	sp,-8
800025f8:	e3 cd 80 80 	ldm	sp++,r7,pc
800025fc:	00 00       	add	r0,r0
800025fe:	07 78       	ld.ub	r8,--r3
80002600:	80 00       	ld.sh	r0,r0[0x0]
80002602:	23 20       	sub	r0,50
80002604:	80 00       	ld.sh	r0,r0[0x0]
80002606:	23 60       	sub	r0,54

80002608 <ast_init>:
#include "asf.h"
#include "ast_rtc.h"
#include "pid.h"

bool ast_init(void)
{
80002608:	eb cd 40 80 	pushm	r7,lr
8000260c:	1a 97       	mov	r7,sp
8000260e:	20 1d       	sub	sp,4
	sysclk_enable_peripheral_clock(AST_RTC);
80002610:	fe 7c 18 00 	mov	r12,-59392
80002614:	f0 1f 00 0d 	mcall	80002648 <ast_init+0x40>
	bool st = ast_init_counter(AST_RTC,AST_SELECTED_CLOCK,AST_PRESCALER,0);
80002618:	30 09       	mov	r9,0
8000261a:	30 6a       	mov	r10,6
8000261c:	30 0b       	mov	r11,0
8000261e:	fe 7c 18 00 	mov	r12,-59392
80002622:	f0 1f 00 0b 	mcall	8000264c <ast_init+0x44>
80002626:	18 98       	mov	r8,r12
80002628:	ef 68 ff ff 	st.b	r7[-1],r8
	ast_enable(AST_RTC);
8000262c:	fe 7c 18 00 	mov	r12,-59392
80002630:	f0 1f 00 08 	mcall	80002650 <ast_init+0x48>
#ifdef CONFIG_SLEEPMGR_ENABLE
	if (AST_SELECTED_CLOCK == AVR32_AST_CSSEL_SLOWCLOCK)
		sleepmgr_lock_mode(SLEEPMGR_STOP);
80002634:	30 4c       	mov	r12,4
80002636:	f0 1f 00 08 	mcall	80002654 <ast_init+0x4c>
	else
		sleepmgr_lock_mode(SLEEPMGR_FROZEN);
#endif
	return st;
8000263a:	ef 38 ff ff 	ld.ub	r8,r7[-1]
};
8000263e:	10 9c       	mov	r12,r8
80002640:	2f fd       	sub	sp,-4
80002642:	e3 cd 80 80 	ldm	sp++,r7,pc
80002646:	00 00       	add	r0,r0
80002648:	80 00       	ld.sh	r0,r0[0x0]
8000264a:	23 e8       	sub	r8,62
8000264c:	80 00       	ld.sh	r0,r0[0x0]
8000264e:	20 8c       	sub	r12,8
80002650:	80 00       	ld.sh	r0,r0[0x0]
80002652:	20 48       	sub	r8,4
80002654:	80 00       	ld.sh	r0,r0[0x0]
80002656:	25 b0       	sub	r0,91

80002658 <ast_get_per_time_ms>:

uint32_t ast_get_per_time_ms(uint8_t prescaler)
{
80002658:	eb cd 40 8c 	pushm	r2-r3,r7,lr
8000265c:	1a 97       	mov	r7,sp
8000265e:	20 2d       	sub	sp,8
80002660:	18 9a       	mov	r10,r12
80002662:	ef 6a ff f8 	st.b	r7[-8],r10
	uint32_t clk;
	switch (AST_SELECTED_CLOCK)
	{
		case AVR32_AST_CSSEL_SLOWCLOCK:	//RCSYS 115kHz
			clk = 115000;
80002666:	e0 7a c1 38 	mov	r10,115000
8000266a:	ef 4a ff fc 	st.w	r7[-4],r10
			break;	
		case AVR32_AST_CSSEL_1KHZCLK:
			clk = 1000;
			break;
	}
	return (((uint_fast64_t) (1 << (prescaler + 1))) * 1000 ) / clk;
8000266e:	ef 3a ff f8 	ld.ub	r10,r7[-8]
80002672:	2f fa       	sub	r10,-1
80002674:	30 1b       	mov	r11,1
80002676:	f6 0a 09 4a 	lsl	r10,r11,r10
8000267a:	14 98       	mov	r8,r10
8000267c:	bf 5a       	asr	r10,0x1f
8000267e:	14 99       	mov	r9,r10
80002680:	e0 6a 03 e8 	mov	r10,1000
80002684:	f2 0a 02 4c 	mul	r12,r9,r10
80002688:	f0 0a 10 00 	mul	r10,r8,0
8000268c:	14 0c       	add	r12,r10
8000268e:	e0 6a 03 e8 	mov	r10,1000
80002692:	f0 0a 06 4a 	mulu.d	r10,r8,r10
80002696:	16 0c       	add	r12,r11
80002698:	18 9b       	mov	r11,r12
8000269a:	ee f2 ff fc 	ld.w	r2,r7[-4]
8000269e:	30 03       	mov	r3,0
800026a0:	04 98       	mov	r8,r2
800026a2:	06 99       	mov	r9,r3
800026a4:	f0 1f 00 04 	mcall	800026b4 <ast_get_per_time_ms+0x5c>
800026a8:	14 98       	mov	r8,r10
800026aa:	16 99       	mov	r9,r11
};
800026ac:	10 9c       	mov	r12,r8
800026ae:	2f ed       	sub	sp,-8
800026b0:	e3 cd 80 8c 	ldm	sp++,r2-r3,r7,pc
800026b4:	80 00       	ld.sh	r0,r0[0x0]
800026b6:	73 4c       	ld.w	r12,r9[0x50]

800026b8 <ast_per0_interrupt_handler>:

ISR(ast_per0_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
800026b8:	eb cd 40 80 	pushm	r7,lr
800026bc:	1a 97       	mov	r7,sp
	ast_per0_pir_func;
800026be:	f0 1f 00 06 	mcall	800026d4 <ast_per0_interrupt_handler+0x1c>
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER0_MASK);
800026c2:	e0 7b 00 00 	mov	r11,65536
800026c6:	fe 7c 18 00 	mov	r12,-59392
800026ca:	f0 1f 00 04 	mcall	800026d8 <ast_per0_interrupt_handler+0x20>
};
800026ce:	e3 cd 40 80 	ldm	sp++,r7,lr
800026d2:	d6 03       	rete
800026d4:	80 00       	ld.sh	r0,r0[0x0]
800026d6:	45 40       	lddsp	r0,sp[0x150]
800026d8:	80 00       	ld.sh	r0,r0[0x0]
800026da:	22 54       	sub	r4,37

800026dc <ast_per1_interrupt_handler>:

ISR(ast_per1_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
800026dc:	eb cd 40 80 	pushm	r7,lr
800026e0:	1a 97       	mov	r7,sp
	ast_per1_pir_func;
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER1_MASK);
800026e2:	e2 6b 00 00 	mov	r11,131072
800026e6:	fe 7c 18 00 	mov	r12,-59392
800026ea:	f0 1f 00 03 	mcall	800026f4 <ast_per1_interrupt_handler+0x18>
};
800026ee:	e3 cd 40 80 	ldm	sp++,r7,lr
800026f2:	d6 03       	rete
800026f4:	80 00       	ld.sh	r0,r0[0x0]
800026f6:	22 54       	sub	r4,37

800026f8 <ast_set_periodic_interrupt>:

void ast_set_periodic_interrupt(volatile avr32_ast_t *ast, uint8_t prescaler, uint8_t periodic_channel)
{
800026f8:	eb cd 40 80 	pushm	r7,lr
800026fc:	1a 97       	mov	r7,sp
800026fe:	20 5d       	sub	sp,20
80002700:	ef 4c ff f4 	st.w	r7[-12],r12
80002704:	16 99       	mov	r9,r11
80002706:	14 98       	mov	r8,r10
80002708:	ef 69 ff f0 	st.b	r7[-16],r9
8000270c:	ef 68 ff ec 	st.b	r7[-20],r8
	if (periodic_channel == 0)
80002710:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80002714:	30 08       	mov	r8,0
80002716:	f0 09 18 00 	cp.b	r9,r8
8000271a:	c1 a1       	brne	8000274e <ast_set_periodic_interrupt+0x56>
		{
			avr32_ast_pir0_t pre;
			pre.insel = prescaler;
8000271c:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002720:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002724:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80002728:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000272c:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
80002730:	ef 48 ff fc 	st.w	r7[-4],r8
			ast_set_periodic0_value(AST_RTC, pre);
80002734:	ee fb ff fc 	ld.w	r11,r7[-4]
80002738:	fe 7c 18 00 	mov	r12,-59392
8000273c:	f0 1f 00 16 	mcall	80002794 <ast_set_periodic_interrupt+0x9c>
			irq_register_handler(ast_per0_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
80002740:	30 1a       	mov	r10,1
80002742:	e0 6b 02 82 	mov	r11,642
80002746:	49 5c       	lddpc	r12,80002798 <ast_set_periodic_interrupt+0xa0>
80002748:	f0 1f 00 15 	mcall	8000279c <ast_set_periodic_interrupt+0xa4>
8000274c:	c1 98       	rjmp	8000277e <ast_set_periodic_interrupt+0x86>
		}
	else
		{
			avr32_ast_pir1_t pre;
			pre.insel = prescaler;
8000274e:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002752:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002756:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000275a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000275e:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
80002762:	ef 48 ff f8 	st.w	r7[-8],r8
			ast_set_periodic1_value(AST_RTC, pre);
80002766:	ee fb ff f8 	ld.w	r11,r7[-8]
8000276a:	fe 7c 18 00 	mov	r12,-59392
8000276e:	f0 1f 00 0d 	mcall	800027a0 <ast_set_periodic_interrupt+0xa8>
			irq_register_handler(ast_per1_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
80002772:	30 1a       	mov	r10,1
80002774:	e0 6b 02 82 	mov	r11,642
80002778:	48 bc       	lddpc	r12,800027a4 <ast_set_periodic_interrupt+0xac>
8000277a:	f0 1f 00 09 	mcall	8000279c <ast_set_periodic_interrupt+0xa4>
		}
	ast_enable_periodic_interrupt(AST_RTC,periodic_channel);
8000277e:	ef 38 ff ec 	ld.ub	r8,r7[-20]
80002782:	10 9b       	mov	r11,r8
80002784:	fe 7c 18 00 	mov	r12,-59392
80002788:	f0 1f 00 08 	mcall	800027a8 <ast_set_periodic_interrupt+0xb0>
};
8000278c:	2f bd       	sub	sp,-20
8000278e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002792:	00 00       	add	r0,r0
80002794:	80 00       	ld.sh	r0,r0[0x0]
80002796:	21 d4       	sub	r4,29
80002798:	80 00       	ld.sh	r0,r0[0x0]
8000279a:	26 b8       	sub	r8,107
8000279c:	80 00       	ld.sh	r0,r0[0x0]
8000279e:	6e d8       	ld.w	r8,r7[0x34]
800027a0:	80 00       	ld.sh	r0,r0[0x0]
800027a2:	22 14       	sub	r4,33
800027a4:	80 00       	ld.sh	r0,r0[0x0]
800027a6:	26 dc       	sub	r12,109
800027a8:	80 00       	ld.sh	r0,r0[0x0]
800027aa:	22 dc       	sub	r12,45

800027ac <flashcdw_set_wait_state>:
	return (AVR32_FLASHCDW.fcr & AVR32_FLASHCDW_FCR_FWS_MASK) >> AVR32_FLASHCDW_FCR_FWS_OFFSET;
}


void flashcdw_set_wait_state(unsigned int wait_state)
{
800027ac:	eb cd 40 80 	pushm	r7,lr
800027b0:	1a 97       	mov	r7,sp
800027b2:	20 2d       	sub	sp,8
800027b4:	ef 4c ff f8 	st.w	r7[-8],r12
	u_avr32_flashcdw_fcr_t u_avr32_flashcdw_fcr = {AVR32_FLASHCDW.fcr};
800027b8:	fe 68 14 00 	mov	r8,-125952
800027bc:	70 08       	ld.w	r8,r8[0x0]
800027be:	30 09       	mov	r9,0
800027c0:	ef 49 ff fc 	st.w	r7[-4],r9
800027c4:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcr.FCR.fws = wait_state;
800027c8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800027cc:	5c 58       	castu.b	r8
800027ce:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800027d2:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800027d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800027da:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
800027de:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
800027e2:	fe 68 14 00 	mov	r8,-125952
800027e6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800027ea:	91 09       	st.w	r8[0x0],r9
}
800027ec:	2f ed       	sub	sp,-8
800027ee:	e3 cd 80 80 	ldm	sp++,r7,pc
800027f2:	d7 03       	nop

800027f4 <flashcdw_set_flash_waitstate_and_readmode>:


void flashcdw_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
800027f4:	eb cd 40 80 	pushm	r7,lr
800027f8:	1a 97       	mov	r7,sp
800027fa:	20 1d       	sub	sp,4
800027fc:	ef 4c ff fc 	st.w	r7[-4],r12
	if (cpu_f_hz > AVR32_FLASHCDW_FWS_0_MAX_FREQ) { // > 15MHz
80002800:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002804:	e0 69 e1 c0 	mov	r9,57792
80002808:	ea 19 00 e4 	orh	r9,0xe4
8000280c:	12 38       	cp.w	r8,r9
8000280e:	e0 88 00 1b 	brls	80002844 <flashcdw_set_flash_waitstate_and_readmode+0x50>
		if (cpu_f_hz <= AVR32_FLASHCDW_FWS_1_MAX_FREQ) { // <= 30MHz
80002812:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002816:	e0 69 c3 80 	mov	r9,50048
8000281a:	ea 19 01 c9 	orh	r9,0x1c9
8000281e:	12 38       	cp.w	r8,r9
80002820:	e0 8b 00 0a 	brhi	80002834 <flashcdw_set_flash_waitstate_and_readmode+0x40>
			// Set a wait-state, disable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002824:	30 1c       	mov	r12,1
80002826:	f0 1f 00 0d 	mcall	80002858 <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
8000282a:	3f fb       	mov	r11,-1
8000282c:	31 1c       	mov	r12,17
8000282e:	f0 1f 00 0c 	mcall	8000285c <flashcdw_set_flash_waitstate_and_readmode+0x68>
80002832:	c1 08       	rjmp	80002852 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		} else {
			// Set a wait-state, enable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002834:	30 1c       	mov	r12,1
80002836:	f0 1f 00 09 	mcall	80002858 <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSEN, -1);
8000283a:	3f fb       	mov	r11,-1
8000283c:	31 0c       	mov	r12,16
8000283e:	f0 1f 00 08 	mcall	8000285c <flashcdw_set_flash_waitstate_and_readmode+0x68>
80002842:	c0 88       	rjmp	80002852 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		}
	} else { // <= 15MHz
		// No wait-state, disable the high-speed read mode
		flashcdw_set_wait_state(0);
80002844:	30 0c       	mov	r12,0
80002846:	f0 1f 00 05 	mcall	80002858 <flashcdw_set_flash_waitstate_and_readmode+0x64>
		flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
8000284a:	3f fb       	mov	r11,-1
8000284c:	31 1c       	mov	r12,17
8000284e:	f0 1f 00 04 	mcall	8000285c <flashcdw_set_flash_waitstate_and_readmode+0x68>
	}
}
80002852:	2f fd       	sub	sp,-4
80002854:	e3 cd 80 80 	ldm	sp++,r7,pc
80002858:	80 00       	ld.sh	r0,r0[0x0]
8000285a:	27 ac       	sub	r12,122
8000285c:	80 00       	ld.sh	r0,r0[0x0]
8000285e:	28 ac       	sub	r12,-118

80002860 <flashcdw_is_ready>:
 */
//! @{


bool flashcdw_is_ready(void)
{
80002860:	eb cd 40 80 	pushm	r7,lr
80002864:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_FRDY_MASK) != 0);
80002866:	fe 68 14 00 	mov	r8,-125952
8000286a:	70 28       	ld.w	r8,r8[0x8]
8000286c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002870:	5c 58       	castu.b	r8
}
80002872:	10 9c       	mov	r12,r8
80002874:	e3 cd 80 80 	ldm	sp++,r7,pc

80002878 <flashcdw_default_wait_until_ready>:


void flashcdw_default_wait_until_ready(void)
{
80002878:	eb cd 40 80 	pushm	r7,lr
8000287c:	1a 97       	mov	r7,sp
	while (!flashcdw_is_ready());
8000287e:	f0 1f 00 05 	mcall	80002890 <flashcdw_default_wait_until_ready+0x18>
80002882:	18 98       	mov	r8,r12
80002884:	ec 18 00 01 	eorl	r8,0x1
80002888:	5c 58       	castu.b	r8
8000288a:	cf a1       	brne	8000287e <flashcdw_default_wait_until_ready+0x6>
}
8000288c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002890:	80 00       	ld.sh	r0,r0[0x0]
80002892:	28 60       	sub	r0,-122

80002894 <flashcdw_get_error_status>:
 *          Flash Status Register (FSR). This function is therefore not part of
 *          the driver's API which instead presents \ref flashcdw_is_lock_error
 *          and \ref flashcdw_is_programming_error.
 */
static unsigned int flashcdw_get_error_status(void)
{
80002894:	eb cd 40 80 	pushm	r7,lr
80002898:	1a 97       	mov	r7,sp
	return AVR32_FLASHCDW.fsr & (AVR32_FLASHCDW_FSR_LOCKE_MASK |
8000289a:	fe 68 14 00 	mov	r8,-125952
8000289e:	70 28       	ld.w	r8,r8[0x8]
800028a0:	e2 18 00 0c 	andl	r8,0xc,COH
			AVR32_FLASHCDW_FSR_PROGE_MASK);
}
800028a4:	10 9c       	mov	r12,r8
800028a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800028aa:	d7 03       	nop

800028ac <flashcdw_issue_command>:
	return (AVR32_FLASHCDW.fcmd & AVR32_FLASHCDW_FCMD_PAGEN_MASK) >> AVR32_FLASHCDW_FCMD_PAGEN_OFFSET;
}


void flashcdw_issue_command(unsigned int command, int page_number)
{
800028ac:	eb cd 40 80 	pushm	r7,lr
800028b0:	1a 97       	mov	r7,sp
800028b2:	20 3d       	sub	sp,12
800028b4:	ef 4c ff f8 	st.w	r7[-8],r12
800028b8:	ef 4b ff f4 	st.w	r7[-12],r11
	u_avr32_flashcdw_fcmd_t u_avr32_flashcdw_fcmd;

	flashcdw_wait_until_ready();
800028bc:	49 b8       	lddpc	r8,80002928 <flashcdw_issue_command+0x7c>
800028be:	70 08       	ld.w	r8,r8[0x0]
800028c0:	5d 18       	icall	r8
	u_avr32_flashcdw_fcmd.fcmd = AVR32_FLASHCDW.fcmd;
800028c2:	fe 68 14 00 	mov	r8,-125952
800028c6:	70 18       	ld.w	r8,r8[0x4]
800028c8:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcmd.FCMD.cmd = command;
800028cc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028d0:	5c 58       	castu.b	r8
800028d2:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
800028d6:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800028da:	ee f8 ff fc 	ld.w	r8,r7[-4]
800028de:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
800028e2:	ef 48 ff fc 	st.w	r7[-4],r8
	if (page_number >= 0) {
800028e6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800028ea:	58 08       	cp.w	r8,0
800028ec:	c0 b5       	brlt	80002902 <flashcdw_issue_command+0x56>
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
800028ee:	ee f8 ff f4 	ld.w	r8,r7[-12]
800028f2:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800028f6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800028fa:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
800028fe:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
80002902:	3a 58       	mov	r8,-91
80002904:	ef 68 ff fc 	st.b	r7[-4],r8
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
80002908:	fe 68 14 00 	mov	r8,-125952
8000290c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002910:	91 19       	st.w	r8[0x4],r9
	flashcdw_error_status = flashcdw_get_error_status();
80002912:	f0 1f 00 07 	mcall	8000292c <flashcdw_issue_command+0x80>
80002916:	18 99       	mov	r9,r12
80002918:	48 68       	lddpc	r8,80002930 <flashcdw_issue_command+0x84>
8000291a:	91 09       	st.w	r8[0x0],r9
	flashcdw_wait_until_ready();
8000291c:	48 38       	lddpc	r8,80002928 <flashcdw_issue_command+0x7c>
8000291e:	70 08       	ld.w	r8,r8[0x0]
80002920:	5d 18       	icall	r8
}
80002922:	2f dd       	sub	sp,-12
80002924:	e3 cd 80 80 	ldm	sp++,r7,pc
80002928:	00 00       	add	r0,r0
8000292a:	00 04       	add	r4,r0
8000292c:	80 00       	ld.sh	r0,r0[0x0]
8000292e:	28 94       	sub	r4,-119
80002930:	00 00       	add	r0,r0
80002932:	05 10       	ld.sh	r0,r2++

80002934 <flashcdw_clear_page_buffer>:
 */
//! @{


void flashcdw_clear_page_buffer(void)
{
80002934:	eb cd 40 80 	pushm	r7,lr
80002938:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_CPB, -1);
8000293a:	3f fb       	mov	r11,-1
8000293c:	30 3c       	mov	r12,3
8000293e:	f0 1f 00 03 	mcall	80002948 <flashcdw_clear_page_buffer+0x14>
}
80002942:	e3 cd 80 80 	ldm	sp++,r7,pc
80002946:	00 00       	add	r0,r0
80002948:	80 00       	ld.sh	r0,r0[0x0]
8000294a:	28 ac       	sub	r12,-118

8000294c <flashcdw_is_page_erased>:


bool flashcdw_is_page_erased(void)
{
8000294c:	eb cd 40 80 	pushm	r7,lr
80002950:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_QPRR_MASK) != 0);
80002952:	fe 68 14 00 	mov	r8,-125952
80002956:	70 28       	ld.w	r8,r8[0x8]
80002958:	e2 18 00 20 	andl	r8,0x20,COH
8000295c:	5f 18       	srne	r8
8000295e:	5c 58       	castu.b	r8
}
80002960:	10 9c       	mov	r12,r8
80002962:	e3 cd 80 80 	ldm	sp++,r7,pc
80002966:	d7 03       	nop

80002968 <flashcdw_quick_page_read>:


bool flashcdw_quick_page_read(int page_number)
{
80002968:	eb cd 40 80 	pushm	r7,lr
8000296c:	1a 97       	mov	r7,sp
8000296e:	20 1d       	sub	sp,4
80002970:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPR, page_number);
80002974:	ee fb ff fc 	ld.w	r11,r7[-4]
80002978:	30 cc       	mov	r12,12
8000297a:	f0 1f 00 05 	mcall	8000298c <flashcdw_quick_page_read+0x24>
	return flashcdw_is_page_erased();
8000297e:	f0 1f 00 05 	mcall	80002990 <flashcdw_quick_page_read+0x28>
80002982:	18 98       	mov	r8,r12
}
80002984:	10 9c       	mov	r12,r8
80002986:	2f fd       	sub	sp,-4
80002988:	e3 cd 80 80 	ldm	sp++,r7,pc
8000298c:	80 00       	ld.sh	r0,r0[0x0]
8000298e:	28 ac       	sub	r12,-118
80002990:	80 00       	ld.sh	r0,r0[0x0]
80002992:	29 4c       	sub	r12,-108

80002994 <flashcdw_erase_page>:


bool flashcdw_erase_page(int page_number, bool check)
{
80002994:	eb cd 40 80 	pushm	r7,lr
80002998:	1a 97       	mov	r7,sp
8000299a:	20 4d       	sub	sp,16
8000299c:	ef 4c ff f4 	st.w	r7[-12],r12
800029a0:	16 98       	mov	r8,r11
800029a2:	ef 68 ff f0 	st.b	r7[-16],r8
	bool page_erased = true;
800029a6:	30 18       	mov	r8,1
800029a8:	ef 68 ff fb 	st.b	r7[-5],r8

	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EP, page_number);
800029ac:	ee fb ff f4 	ld.w	r11,r7[-12]
800029b0:	30 2c       	mov	r12,2
800029b2:	f0 1f 00 10 	mcall	800029f0 <flashcdw_erase_page+0x5c>

	if (check) {
800029b6:	ef 39 ff f0 	ld.ub	r9,r7[-16]
800029ba:	30 08       	mov	r8,0
800029bc:	f0 09 18 00 	cp.b	r9,r8
800029c0:	c1 20       	breq	800029e4 <flashcdw_erase_page+0x50>
		unsigned int error_status = flashcdw_error_status;
800029c2:	48 d8       	lddpc	r8,800029f4 <flashcdw_erase_page+0x60>
800029c4:	70 08       	ld.w	r8,r8[0x0]
800029c6:	ef 48 ff fc 	st.w	r7[-4],r8
		page_erased = flashcdw_quick_page_read(-1);
800029ca:	3f fc       	mov	r12,-1
800029cc:	f0 1f 00 0b 	mcall	800029f8 <flashcdw_erase_page+0x64>
800029d0:	18 98       	mov	r8,r12
800029d2:	ef 68 ff fb 	st.b	r7[-5],r8
		flashcdw_error_status |= error_status;
800029d6:	48 88       	lddpc	r8,800029f4 <flashcdw_erase_page+0x60>
800029d8:	70 09       	ld.w	r9,r8[0x0]
800029da:	ee f8 ff fc 	ld.w	r8,r7[-4]
800029de:	10 49       	or	r9,r8
800029e0:	48 58       	lddpc	r8,800029f4 <flashcdw_erase_page+0x60>
800029e2:	91 09       	st.w	r8[0x0],r9
	}
	return page_erased;
800029e4:	ef 38 ff fb 	ld.ub	r8,r7[-5]
}
800029e8:	10 9c       	mov	r12,r8
800029ea:	2f cd       	sub	sp,-16
800029ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	28 ac       	sub	r12,-118
800029f4:	00 00       	add	r0,r0
800029f6:	05 10       	ld.sh	r0,r2++
800029f8:	80 00       	ld.sh	r0,r0[0x0]
800029fa:	29 68       	sub	r8,-106

800029fc <flashcdw_write_page>:
	return all_pages_erased;
}


void flashcdw_write_page(int page_number)
{
800029fc:	eb cd 40 80 	pushm	r7,lr
80002a00:	1a 97       	mov	r7,sp
80002a02:	20 1d       	sub	sp,4
80002a04:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WP, page_number);
80002a08:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a0c:	30 1c       	mov	r12,1
80002a0e:	f0 1f 00 03 	mcall	80002a18 <flashcdw_write_page+0x1c>
}
80002a12:	2f fd       	sub	sp,-4
80002a14:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a18:	80 00       	ld.sh	r0,r0[0x0]
80002a1a:	28 ac       	sub	r12,-118

80002a1c <flashcdw_quick_user_page_read>:


bool flashcdw_quick_user_page_read(void)
{
80002a1c:	eb cd 40 80 	pushm	r7,lr
80002a20:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPRUP, -1);
80002a22:	3f fb       	mov	r11,-1
80002a24:	30 fc       	mov	r12,15
80002a26:	f0 1f 00 05 	mcall	80002a38 <flashcdw_quick_user_page_read+0x1c>
	return flashcdw_is_page_erased();
80002a2a:	f0 1f 00 05 	mcall	80002a3c <flashcdw_quick_user_page_read+0x20>
80002a2e:	18 98       	mov	r8,r12
}
80002a30:	10 9c       	mov	r12,r8
80002a32:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a36:	00 00       	add	r0,r0
80002a38:	80 00       	ld.sh	r0,r0[0x0]
80002a3a:	28 ac       	sub	r12,-118
80002a3c:	80 00       	ld.sh	r0,r0[0x0]
80002a3e:	29 4c       	sub	r12,-108

80002a40 <flashcdw_erase_user_page>:


bool flashcdw_erase_user_page(bool check)
{
80002a40:	eb cd 40 80 	pushm	r7,lr
80002a44:	1a 97       	mov	r7,sp
80002a46:	20 1d       	sub	sp,4
80002a48:	18 98       	mov	r8,r12
80002a4a:	ef 68 ff fc 	st.b	r7[-4],r8
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EUP, -1);
80002a4e:	3f fb       	mov	r11,-1
80002a50:	30 ec       	mov	r12,14
80002a52:	f0 1f 00 09 	mcall	80002a74 <flashcdw_erase_user_page+0x34>
	return (check) ? flashcdw_quick_user_page_read() : true;
80002a56:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80002a5a:	30 08       	mov	r8,0
80002a5c:	f0 09 18 00 	cp.b	r9,r8
80002a60:	c0 50       	breq	80002a6a <flashcdw_erase_user_page+0x2a>
80002a62:	f0 1f 00 06 	mcall	80002a78 <flashcdw_erase_user_page+0x38>
80002a66:	18 98       	mov	r8,r12
80002a68:	c0 28       	rjmp	80002a6c <flashcdw_erase_user_page+0x2c>
80002a6a:	30 18       	mov	r8,1
}
80002a6c:	10 9c       	mov	r12,r8
80002a6e:	2f fd       	sub	sp,-4
80002a70:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a74:	80 00       	ld.sh	r0,r0[0x0]
80002a76:	28 ac       	sub	r12,-118
80002a78:	80 00       	ld.sh	r0,r0[0x0]
80002a7a:	2a 1c       	sub	r12,-95

80002a7c <flashcdw_write_user_page>:


void flashcdw_write_user_page(void)
{
80002a7c:	eb cd 40 80 	pushm	r7,lr
80002a80:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WUP, -1);
80002a82:	3f fb       	mov	r11,-1
80002a84:	30 dc       	mov	r12,13
80002a86:	f0 1f 00 03 	mcall	80002a90 <flashcdw_write_user_page+0x14>
}
80002a8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a8e:	00 00       	add	r0,r0
80002a90:	80 00       	ld.sh	r0,r0[0x0]
80002a92:	28 ac       	sub	r12,-118

80002a94 <flashcdw_memcpy>:
	return dst;
}


volatile void *flashcdw_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
80002a94:	eb cd 40 80 	pushm	r7,lr
80002a98:	1a 97       	mov	r7,sp
80002a9a:	20 bd       	sub	sp,44
80002a9c:	ef 4c ff e0 	st.w	r7[-32],r12
80002aa0:	ef 4b ff dc 	st.w	r7[-36],r11
80002aa4:	ef 4a ff d8 	st.w	r7[-40],r10
80002aa8:	12 98       	mov	r8,r9
80002aaa:	ef 68 ff d4 	st.b	r7[-44],r8
	uint16_t page_pos;
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
80002aae:	30 08       	mov	r8,0
80002ab0:	ef 48 ff f0 	st.w	r7[-16],r8
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
80002ab4:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002ab8:	ef 48 ff f8 	st.w	r7[-8],r8
	const uint8_t* src_buf=(const uint8_t*)src;
80002abc:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002ac0:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashcdw_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHCDW_USER_PAGE + AVR32_FLASHCDW_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;
80002ac4:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002ac8:	e0 69 ff ff 	mov	r9,65535
80002acc:	ea 19 80 7f 	orh	r9,0x807f
80002ad0:	12 38       	cp.w	r8,r9
80002ad2:	5f b8       	srhi	r8
80002ad4:	ef 68 ff ef 	st.b	r7[-17],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));
80002ad8:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002adc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ae0:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80002ae4:	f2 08 01 08 	sub	r8,r9,r8
80002ae8:	ef 48 ff f4 	st.w	r7[-12],r8

	while ( nbytes ) {
80002aec:	c9 18       	rjmp	80002c0e <flashcdw_memcpy+0x17a>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
80002aee:	f0 1f 00 50 	mcall	80002c2c <flashcdw_memcpy+0x198>
		error_status |= flashcdw_error_status;
80002af2:	4d 08       	lddpc	r8,80002c30 <flashcdw_memcpy+0x19c>
80002af4:	70 08       	ld.w	r8,r8[0x0]
80002af6:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002afa:	f3 e8 10 08 	or	r8,r9,r8
80002afe:	ef 48 ff f0 	st.w	r7[-16],r8

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002b02:	30 08       	mov	r8,0
80002b04:	ef 58 ff ec 	st.h	r7[-20],r8
80002b08:	c4 b8       	rjmp	80002b9e <flashcdw_memcpy+0x10a>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80002b0a:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002b0e:	f0 e8 00 00 	ld.d	r8,r8[0]
80002b12:	ee e9 ff e4 	st.d	r7[-28],r8

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002b16:	30 08       	mov	r8,0
80002b18:	ef 68 ff ee 	st.b	r7[-18],r8
80002b1c:	c2 d8       	rjmp	80002b76 <flashcdw_memcpy+0xe2>
				if ( nbytes && (flash_add == dest_add)) {
80002b1e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002b22:	58 08       	cp.w	r8,0
80002b24:	c1 f0       	breq	80002b62 <flashcdw_memcpy+0xce>
80002b26:	ee f9 ff f4 	ld.w	r9,r7[-12]
80002b2a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b2e:	10 39       	cp.w	r9,r8
80002b30:	c1 91       	brne	80002b62 <flashcdw_memcpy+0xce>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
80002b32:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002b36:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002b3a:	11 88       	ld.ub	r8,r8[0x0]
80002b3c:	ee 09 00 09 	add	r9,r7,r9
80002b40:	f3 68 ff e4 	st.b	r9[-28],r8
80002b44:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002b48:	2f f8       	sub	r8,-1
80002b4a:	ef 48 ff fc 	st.w	r7[-4],r8
					dest_add++;
80002b4e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b52:	2f f8       	sub	r8,-1
80002b54:	ef 48 ff f8 	st.w	r7[-8],r8
					nbytes--;
80002b58:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002b5c:	20 18       	sub	r8,1
80002b5e:	ef 48 ff d8 	st.w	r7[-40],r8
				}
				flash_add++;
80002b62:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002b66:	2f f8       	sub	r8,-1
80002b68:	ef 48 ff f4 	st.w	r7[-12],r8
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002b6c:	ef 38 ff ee 	ld.ub	r8,r7[-18]
80002b70:	2f f8       	sub	r8,-1
80002b72:	ef 68 ff ee 	st.b	r7[-18],r8
80002b76:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002b7a:	30 78       	mov	r8,7
80002b7c:	f0 09 18 00 	cp.b	r9,r8
80002b80:	fe 98 ff cf 	brls	80002b1e <flashcdw_memcpy+0x8a>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
80002b84:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002b88:	20 88       	sub	r8,8
80002b8a:	10 9a       	mov	r10,r8
80002b8c:	ee e8 ff e4 	ld.d	r8,r7[-28]
80002b90:	f4 e9 00 00 	st.d	r10[0],r8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
		error_status |= flashcdw_error_status;

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002b94:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80002b98:	2f 88       	sub	r8,-8
80002b9a:	ef 58 ff ec 	st.h	r7[-20],r8
80002b9e:	ef 09 ff ec 	ld.sh	r9,r7[-20]
80002ba2:	e0 68 00 ff 	mov	r8,255
80002ba6:	f0 09 19 00 	cp.h	r9,r8
80002baa:	fe 98 ff b0 	brls	80002b0a <flashcdw_memcpy+0x76>
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
80002bae:	ef 39 ff d4 	ld.ub	r9,r7[-44]
80002bb2:	30 08       	mov	r8,0
80002bb4:	f0 09 18 00 	cp.b	r9,r8
80002bb8:	c1 70       	breq	80002be6 <flashcdw_memcpy+0x152>
			(b_user_page)? flashcdw_erase_user_page(false) : flashcdw_erase_page(-1, false);
80002bba:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002bbe:	30 08       	mov	r8,0
80002bc0:	f0 09 18 00 	cp.b	r9,r8
80002bc4:	c0 50       	breq	80002bce <flashcdw_memcpy+0x13a>
80002bc6:	30 0c       	mov	r12,0
80002bc8:	f0 1f 00 1b 	mcall	80002c34 <flashcdw_memcpy+0x1a0>
80002bcc:	c0 58       	rjmp	80002bd6 <flashcdw_memcpy+0x142>
80002bce:	30 0b       	mov	r11,0
80002bd0:	3f fc       	mov	r12,-1
80002bd2:	f0 1f 00 1a 	mcall	80002c38 <flashcdw_memcpy+0x1a4>
			error_status |= flashcdw_error_status;
80002bd6:	49 78       	lddpc	r8,80002c30 <flashcdw_memcpy+0x19c>
80002bd8:	70 08       	ld.w	r8,r8[0x0]
80002bda:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002bde:	f3 e8 10 08 	or	r8,r9,r8
80002be2:	ef 48 ff f0 	st.w	r7[-16],r8
		}

		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
80002be6:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002bea:	30 08       	mov	r8,0
80002bec:	f0 09 18 00 	cp.b	r9,r8
80002bf0:	c0 40       	breq	80002bf8 <flashcdw_memcpy+0x164>
80002bf2:	f0 1f 00 13 	mcall	80002c3c <flashcdw_memcpy+0x1a8>
80002bf6:	c0 48       	rjmp	80002bfe <flashcdw_memcpy+0x16a>
80002bf8:	3f fc       	mov	r12,-1
80002bfa:	f0 1f 00 12 	mcall	80002c40 <flashcdw_memcpy+0x1ac>
		error_status |= flashcdw_error_status;
80002bfe:	48 d8       	lddpc	r8,80002c30 <flashcdw_memcpy+0x19c>
80002c00:	70 08       	ld.w	r8,r8[0x0]
80002c02:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c06:	f3 e8 10 08 	or	r8,r9,r8
80002c0a:	ef 48 ff f0 	st.w	r7[-16],r8

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
80002c0e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c12:	58 08       	cp.w	r8,0
80002c14:	fe 91 ff 6d 	brne	80002aee <flashcdw_memcpy+0x5a>
		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
		error_status |= flashcdw_error_status;
	}
	// Update the FLASHC error status.
	flashcdw_error_status = error_status;
80002c18:	48 68       	lddpc	r8,80002c30 <flashcdw_memcpy+0x19c>
80002c1a:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c1e:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
80002c20:	ee f8 ff e0 	ld.w	r8,r7[-32]
}
80002c24:	10 9c       	mov	r12,r8
80002c26:	2f 5d       	sub	sp,-44
80002c28:	e3 cd 80 80 	ldm	sp++,r7,pc
80002c2c:	80 00       	ld.sh	r0,r0[0x0]
80002c2e:	29 34       	sub	r4,-109
80002c30:	00 00       	add	r0,r0
80002c32:	05 10       	ld.sh	r0,r2++
80002c34:	80 00       	ld.sh	r0,r0[0x0]
80002c36:	2a 40       	sub	r0,-92
80002c38:	80 00       	ld.sh	r0,r0[0x0]
80002c3a:	29 94       	sub	r4,-103
80002c3c:	80 00       	ld.sh	r0,r0[0x0]
80002c3e:	2a 7c       	sub	r12,-89
80002c40:	80 00       	ld.sh	r0,r0[0x0]
80002c42:	29 fc       	sub	r12,-97

80002c44 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002c44:	eb cd 40 80 	pushm	r7,lr
80002c48:	1a 97       	mov	r7,sp
80002c4a:	20 4d       	sub	sp,16
80002c4c:	ef 4c ff f4 	st.w	r7[-12],r12
80002c50:	ef 4b ff f0 	st.w	r7[-16],r11
	uint32_t status = GPIO_SUCCESS;
80002c54:	30 08       	mov	r8,0
80002c56:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t i;

	for (i = 0; i < size; i++) {
80002c5a:	30 08       	mov	r8,0
80002c5c:	ef 48 ff fc 	st.w	r7[-4],r8
80002c60:	c1 c8       	rjmp	80002c98 <gpio_enable_module+0x54>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002c62:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002c66:	70 19       	ld.w	r9,r8[0x4]
80002c68:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002c6c:	70 08       	ld.w	r8,r8[0x0]
80002c6e:	12 9b       	mov	r11,r9
80002c70:	10 9c       	mov	r12,r8
80002c72:	f0 1f 00 10 	mcall	80002cb0 <gpio_enable_module+0x6c>
80002c76:	18 98       	mov	r8,r12
80002c78:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002c7c:	f3 e8 10 08 	or	r8,r9,r8
80002c80:	ef 48 ff f8 	st.w	r7[-8],r8
		gpiomap++;
80002c84:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002c88:	2f 88       	sub	r8,-8
80002c8a:	ef 48 ff f4 	st.w	r7[-12],r8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002c8e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002c92:	2f f8       	sub	r8,-1
80002c94:	ef 48 ff fc 	st.w	r7[-4],r8
80002c98:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002c9c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002ca0:	10 39       	cp.w	r9,r8
80002ca2:	ce 03       	brcs	80002c62 <gpio_enable_module+0x1e>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
80002ca4:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80002ca8:	10 9c       	mov	r12,r8
80002caa:	2f cd       	sub	sp,-16
80002cac:	e3 cd 80 80 	ldm	sp++,r7,pc
80002cb0:	80 00       	ld.sh	r0,r0[0x0]
80002cb2:	2c b4       	sub	r4,-53

80002cb4 <gpio_enable_module_pin>:
 * \param function The pin function.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
80002cb4:	eb cd 40 80 	pushm	r7,lr
80002cb8:	1a 97       	mov	r7,sp
80002cba:	20 3d       	sub	sp,12
80002cbc:	ef 4c ff f8 	st.w	r7[-8],r12
80002cc0:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002cc4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002cc8:	a5 98       	lsr	r8,0x5
80002cca:	a9 78       	lsl	r8,0x9
80002ccc:	e0 28 d8 00 	sub	r8,55296
80002cd0:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable the correct function. */
	switch (function) {
80002cd4:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cd8:	58 78       	cp.w	r8,7
80002cda:	e0 8b 01 16 	brhi	80002f06 <gpio_enable_module_pin+0x252>
80002cde:	fe f9 02 4e 	ld.w	r9,pc[590]
80002ce2:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002ce6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002cea:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002cee:	30 19       	mov	r9,1
80002cf0:	f2 08 09 48 	lsl	r8,r9,r8
80002cf4:	10 99       	mov	r9,r8
80002cf6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002cfa:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002cfc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d00:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d04:	30 19       	mov	r9,1
80002d06:	f2 08 09 48 	lsl	r8,r9,r8
80002d0a:	10 99       	mov	r9,r8
80002d0c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d10:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002d12:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d16:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d1a:	30 19       	mov	r9,1
80002d1c:	f2 08 09 48 	lsl	r8,r9,r8
80002d20:	10 99       	mov	r9,r8
80002d22:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d26:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002d28:	cf 18       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002d2a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d2e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d32:	30 19       	mov	r9,1
80002d34:	f2 08 09 48 	lsl	r8,r9,r8
80002d38:	10 99       	mov	r9,r8
80002d3a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d3e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002d40:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d44:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d48:	30 19       	mov	r9,1
80002d4a:	f2 08 09 48 	lsl	r8,r9,r8
80002d4e:	10 99       	mov	r9,r8
80002d50:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d54:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002d56:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d5a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d5e:	30 19       	mov	r9,1
80002d60:	f2 08 09 48 	lsl	r8,r9,r8
80002d64:	10 99       	mov	r9,r8
80002d66:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d6a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002d6c:	cc f8       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002d6e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d72:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d76:	30 19       	mov	r9,1
80002d78:	f2 08 09 48 	lsl	r8,r9,r8
80002d7c:	10 99       	mov	r9,r8
80002d7e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d82:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002d84:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d88:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d8c:	30 19       	mov	r9,1
80002d8e:	f2 08 09 48 	lsl	r8,r9,r8
80002d92:	10 99       	mov	r9,r8
80002d94:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d98:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002d9a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d9e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002da2:	30 19       	mov	r9,1
80002da4:	f2 08 09 48 	lsl	r8,r9,r8
80002da8:	10 99       	mov	r9,r8
80002daa:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dae:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002db0:	ca d8       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002db2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002db6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dba:	30 19       	mov	r9,1
80002dbc:	f2 08 09 48 	lsl	r8,r9,r8
80002dc0:	10 99       	mov	r9,r8
80002dc2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dc6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002dc8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dcc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dd0:	30 19       	mov	r9,1
80002dd2:	f2 08 09 48 	lsl	r8,r9,r8
80002dd6:	10 99       	mov	r9,r8
80002dd8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ddc:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002dde:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002de2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002de6:	30 19       	mov	r9,1
80002de8:	f2 08 09 48 	lsl	r8,r9,r8
80002dec:	10 99       	mov	r9,r8
80002dee:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002df2:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002df4:	c8 b8       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002df6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dfa:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dfe:	30 19       	mov	r9,1
80002e00:	f2 08 09 48 	lsl	r8,r9,r8
80002e04:	10 99       	mov	r9,r8
80002e06:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e0a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002e0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e10:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e14:	30 19       	mov	r9,1
80002e16:	f2 08 09 48 	lsl	r8,r9,r8
80002e1a:	10 99       	mov	r9,r8
80002e1c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e20:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002e22:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e26:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e2a:	30 19       	mov	r9,1
80002e2c:	f2 08 09 48 	lsl	r8,r9,r8
80002e30:	10 99       	mov	r9,r8
80002e32:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e36:	91 d9       	st.w	r8[0x34],r9
		break;
80002e38:	c6 98       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002e3a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e3e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e42:	30 19       	mov	r9,1
80002e44:	f2 08 09 48 	lsl	r8,r9,r8
80002e48:	10 99       	mov	r9,r8
80002e4a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e4e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002e50:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e54:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e58:	30 19       	mov	r9,1
80002e5a:	f2 08 09 48 	lsl	r8,r9,r8
80002e5e:	10 99       	mov	r9,r8
80002e60:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e64:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002e66:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e6a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e6e:	30 19       	mov	r9,1
80002e70:	f2 08 09 48 	lsl	r8,r9,r8
80002e74:	10 99       	mov	r9,r8
80002e76:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e7a:	91 d9       	st.w	r8[0x34],r9
		break;
80002e7c:	c4 78       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002e7e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e82:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e86:	30 19       	mov	r9,1
80002e88:	f2 08 09 48 	lsl	r8,r9,r8
80002e8c:	10 99       	mov	r9,r8
80002e8e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e92:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002e94:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e98:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e9c:	30 19       	mov	r9,1
80002e9e:	f2 08 09 48 	lsl	r8,r9,r8
80002ea2:	10 99       	mov	r9,r8
80002ea4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ea8:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002eaa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002eae:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002eb2:	30 19       	mov	r9,1
80002eb4:	f2 08 09 48 	lsl	r8,r9,r8
80002eb8:	10 99       	mov	r9,r8
80002eba:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ebe:	91 d9       	st.w	r8[0x34],r9
		break;
80002ec0:	c2 58       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002ec2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ec6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002eca:	30 19       	mov	r9,1
80002ecc:	f2 08 09 48 	lsl	r8,r9,r8
80002ed0:	10 99       	mov	r9,r8
80002ed2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ed6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002ed8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002edc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ee0:	30 19       	mov	r9,1
80002ee2:	f2 08 09 48 	lsl	r8,r9,r8
80002ee6:	10 99       	mov	r9,r8
80002ee8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002eec:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002eee:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ef2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ef6:	30 19       	mov	r9,1
80002ef8:	f2 08 09 48 	lsl	r8,r9,r8
80002efc:	10 99       	mov	r9,r8
80002efe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f02:	91 d9       	st.w	r8[0x34],r9
		break;
80002f04:	c0 38       	rjmp	80002f0a <gpio_enable_module_pin+0x256>
#endif

	default:
		return GPIO_INVALID_ARGUMENT;
80002f06:	30 18       	mov	r8,1
80002f08:	c0 d8       	rjmp	80002f22 <gpio_enable_module_pin+0x26e>
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002f0a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f0e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f12:	30 19       	mov	r9,1
80002f14:	f2 08 09 48 	lsl	r8,r9,r8
80002f18:	10 99       	mov	r9,r8
80002f1a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f1e:	91 29       	st.w	r8[0x8],r9

	return GPIO_SUCCESS;
80002f20:	30 08       	mov	r8,0
}
80002f22:	10 9c       	mov	r12,r8
80002f24:	2f dd       	sub	sp,-12
80002f26:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f2a:	00 00       	add	r0,r0
80002f2c:	80 00       	ld.sh	r0,r0[0x0]
80002f2e:	d0 00       	acall	0x0

80002f30 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002f30:	eb cd 40 80 	pushm	r7,lr
80002f34:	1a 97       	mov	r7,sp
80002f36:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002f38:	e1 b8 00 00 	mfsr	r8,0x0
80002f3c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002f40:	d3 03       	ssrf	0x10

	return flags;
80002f42:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002f46:	10 9c       	mov	r12,r8
80002f48:	2f fd       	sub	sp,-4
80002f4a:	e3 cd 80 80 	ldm	sp++,r7,pc

80002f4e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80002f4e:	eb cd 40 80 	pushm	r7,lr
80002f52:	1a 97       	mov	r7,sp
80002f54:	20 1d       	sub	sp,4
80002f56:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80002f5a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f5e:	e6 18 00 01 	andh	r8,0x1,COH
80002f62:	5f 08       	sreq	r8
80002f64:	5c 58       	castu.b	r8
}
80002f66:	10 9c       	mov	r12,r8
80002f68:	2f fd       	sub	sp,-4
80002f6a:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f6e:	d7 03       	nop

80002f70 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002f70:	eb cd 40 80 	pushm	r7,lr
80002f74:	1a 97       	mov	r7,sp
80002f76:	20 1d       	sub	sp,4
80002f78:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002f7c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002f80:	f0 1f 00 05 	mcall	80002f94 <cpu_irq_restore+0x24>
80002f84:	18 98       	mov	r8,r12
80002f86:	58 08       	cp.w	r8,0
80002f88:	c0 20       	breq	80002f8c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80002f8a:	d5 03       	csrf	0x10
   }

	barrier();
}
80002f8c:	2f fd       	sub	sp,-4
80002f8e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f92:	00 00       	add	r0,r0
80002f94:	80 00       	ld.sh	r0,r0[0x0]
80002f96:	2f 4e       	sub	lr,-12

80002f98 <pdca_get_handler>:

#include "compiler.h"
#include "pdca.h"

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
80002f98:	eb cd 40 80 	pushm	r7,lr
80002f9c:	1a 97       	mov	r7,sp
80002f9e:	20 2d       	sub	sp,8
80002fa0:	18 98       	mov	r8,r12
80002fa2:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80002fa6:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80002faa:	a7 68       	lsl	r8,0x6
80002fac:	e0 38 00 00 	sub	r8,65536
80002fb0:	ef 48 ff fc 	st.w	r7[-4],r8

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80002fb4:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80002fb8:	30 68       	mov	r8,6
80002fba:	f0 09 18 00 	cp.b	r9,r8
80002fbe:	e0 88 00 04 	brls	80002fc6 <pdca_get_handler+0x2e>
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
80002fc2:	3f f8       	mov	r8,-1
80002fc4:	c0 38       	rjmp	80002fca <pdca_get_handler+0x32>
	}

	return pdca_channel;
80002fc6:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002fca:	10 9c       	mov	r12,r8
80002fcc:	2f ed       	sub	sp,-8
80002fce:	e3 cd 80 80 	ldm	sp++,r7,pc
80002fd2:	d7 03       	nop

80002fd4 <pdca_init_channel>:

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80002fd4:	eb cd 40 80 	pushm	r7,lr
80002fd8:	1a 97       	mov	r7,sp
80002fda:	20 4d       	sub	sp,16
80002fdc:	18 98       	mov	r8,r12
80002fde:	ef 4b ff f0 	st.w	r7[-16],r11
80002fe2:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002fe6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002fea:	10 9c       	mov	r12,r8
80002fec:	f0 1f 00 29 	mcall	80003090 <pdca_init_channel+0xbc>
80002ff0:	18 98       	mov	r8,r12
			pdca_ch_number);
80002ff2:	ef 48 ff f8 	st.w	r7[-8],r8

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80002ff6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002ffa:	10 9c       	mov	r12,r8
80002ffc:	f0 1f 00 26 	mcall	80003094 <pdca_init_channel+0xc0>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80003000:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003004:	10 9c       	mov	r12,r8
80003006:	f0 1f 00 25 	mcall	80003098 <pdca_init_channel+0xc4>
	
	irqflags_t flags = cpu_irq_save();
8000300a:	f0 1f 00 25 	mcall	8000309c <pdca_init_channel+0xc8>
8000300e:	18 98       	mov	r8,r12
80003010:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->mar = (uint32_t)opt->addr;
80003014:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003018:	70 08       	ld.w	r8,r8[0x0]
8000301a:	10 99       	mov	r9,r8
8000301c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003020:	91 09       	st.w	r8[0x0],r9
	pdca_channel->tcr = opt->size;
80003022:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003026:	70 19       	ld.w	r9,r8[0x4]
80003028:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000302c:	91 29       	st.w	r8[0x8],r9
	pdca_channel->psr = opt->pid;
8000302e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003032:	70 49       	ld.w	r9,r8[0x10]
80003034:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003038:	91 19       	st.w	r8[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
8000303a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000303e:	70 28       	ld.w	r8,r8[0x8]
80003040:	10 99       	mov	r9,r8
80003042:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003046:	91 39       	st.w	r8[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80003048:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000304c:	70 39       	ld.w	r9,r8[0xc]
8000304e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003052:	91 49       	st.w	r8[0x10],r9
	pdca_channel->mr =
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
80003054:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003058:	f1 38 00 18 	ld.ub	r8,r8[24]
8000305c:	a3 68       	lsl	r8,0x2
8000305e:	10 99       	mov	r9,r8
80003060:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003064:	70 58       	ld.w	r8,r8[0x14]
80003066:	10 49       	or	r9,r8
	pdca_channel->mar = (uint32_t)opt->addr;
	pdca_channel->tcr = opt->size;
	pdca_channel->psr = opt->pid;
	pdca_channel->marr = (uint32_t)opt->r_addr;
	pdca_channel->tcrr = opt->r_size;
	pdca_channel->mr =
80003068:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000306c:	91 69       	st.w	r8[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
8000306e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003072:	e0 69 01 00 	mov	r9,256
80003076:	91 59       	st.w	r8[0x14],r9
	pdca_channel->isr;
80003078:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000307c:	70 b8       	ld.w	r8,r8[0x2c]
	
	cpu_irq_restore(flags);
8000307e:	ee fc ff fc 	ld.w	r12,r7[-4]
80003082:	f0 1f 00 08 	mcall	800030a0 <pdca_init_channel+0xcc>

	return PDCA_SUCCESS;
80003086:	30 08       	mov	r8,0
}
80003088:	10 9c       	mov	r12,r8
8000308a:	2f cd       	sub	sp,-16
8000308c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003090:	80 00       	ld.sh	r0,r0[0x0]
80003092:	2f 98       	sub	r8,-7
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	31 04       	mov	r4,16
80003098:	80 00       	ld.sh	r0,r0[0x0]
8000309a:	31 84       	mov	r4,24
8000309c:	80 00       	ld.sh	r0,r0[0x0]
8000309e:	2f 30       	sub	r0,-13
800030a0:	80 00       	ld.sh	r0,r0[0x0]
800030a2:	2f 70       	sub	r0,-9

800030a4 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
800030a4:	eb cd 40 80 	pushm	r7,lr
800030a8:	1a 97       	mov	r7,sp
800030aa:	20 2d       	sub	sp,8
800030ac:	18 98       	mov	r8,r12
800030ae:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800030b2:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800030b6:	10 9c       	mov	r12,r8
800030b8:	f0 1f 00 06 	mcall	800030d0 <pdca_disable+0x2c>
800030bc:	18 98       	mov	r8,r12
			pdca_ch_number);
800030be:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
800030c2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800030c6:	30 29       	mov	r9,2
800030c8:	91 59       	st.w	r8[0x14],r9
}
800030ca:	2f ed       	sub	sp,-8
800030cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800030d0:	80 00       	ld.sh	r0,r0[0x0]
800030d2:	2f 98       	sub	r8,-7

800030d4 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
800030d4:	eb cd 40 80 	pushm	r7,lr
800030d8:	1a 97       	mov	r7,sp
800030da:	20 2d       	sub	sp,8
800030dc:	18 98       	mov	r8,r12
800030de:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800030e2:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800030e6:	10 9c       	mov	r12,r8
800030e8:	f0 1f 00 06 	mcall	80003100 <pdca_enable+0x2c>
800030ec:	18 98       	mov	r8,r12
			pdca_ch_number);
800030ee:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
800030f2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800030f6:	30 19       	mov	r9,1
800030f8:	91 59       	st.w	r8[0x14],r9
}
800030fa:	2f ed       	sub	sp,-8
800030fc:	e3 cd 80 80 	ldm	sp++,r7,pc
80003100:	80 00       	ld.sh	r0,r0[0x0]
80003102:	2f 98       	sub	r8,-7

80003104 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80003104:	eb cd 40 80 	pushm	r7,lr
80003108:	1a 97       	mov	r7,sp
8000310a:	20 3d       	sub	sp,12
8000310c:	18 98       	mov	r8,r12
8000310e:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003112:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003116:	10 9c       	mov	r12,r8
80003118:	f0 1f 00 0c 	mcall	80003148 <pdca_disable_interrupt_transfer_complete+0x44>
8000311c:	18 98       	mov	r8,r12
			pdca_ch_number);
8000311e:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
80003122:	f0 1f 00 0b 	mcall	8000314c <pdca_disable_interrupt_transfer_complete+0x48>
80003126:	18 98       	mov	r8,r12
80003128:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
8000312c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003130:	30 29       	mov	r9,2
80003132:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
80003134:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003138:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
8000313a:	ee fc ff fc 	ld.w	r12,r7[-4]
8000313e:	f0 1f 00 05 	mcall	80003150 <pdca_disable_interrupt_transfer_complete+0x4c>
}
80003142:	2f dd       	sub	sp,-12
80003144:	e3 cd 80 80 	ldm	sp++,r7,pc
80003148:	80 00       	ld.sh	r0,r0[0x0]
8000314a:	2f 98       	sub	r8,-7
8000314c:	80 00       	ld.sh	r0,r0[0x0]
8000314e:	2f 30       	sub	r0,-13
80003150:	80 00       	ld.sh	r0,r0[0x0]
80003152:	2f 70       	sub	r0,-9

80003154 <pdca_enable_interrupt_transfer_complete>:

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80003154:	eb cd 40 80 	pushm	r7,lr
80003158:	1a 97       	mov	r7,sp
8000315a:	20 2d       	sub	sp,8
8000315c:	18 98       	mov	r8,r12
8000315e:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003162:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80003166:	10 9c       	mov	r12,r8
80003168:	f0 1f 00 06 	mcall	80003180 <pdca_enable_interrupt_transfer_complete+0x2c>
8000316c:	18 98       	mov	r8,r12
			pdca_ch_number);
8000316e:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
80003172:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003176:	30 29       	mov	r9,2
80003178:	91 89       	st.w	r8[0x20],r9
}
8000317a:	2f ed       	sub	sp,-8
8000317c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003180:	80 00       	ld.sh	r0,r0[0x0]
80003182:	2f 98       	sub	r8,-7

80003184 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80003184:	eb cd 40 80 	pushm	r7,lr
80003188:	1a 97       	mov	r7,sp
8000318a:	20 3d       	sub	sp,12
8000318c:	18 98       	mov	r8,r12
8000318e:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003192:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003196:	10 9c       	mov	r12,r8
80003198:	f0 1f 00 0c 	mcall	800031c8 <pdca_disable_interrupt_reload_counter_zero+0x44>
8000319c:	18 98       	mov	r8,r12
			pdca_ch_number);
8000319e:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
800031a2:	f0 1f 00 0b 	mcall	800031cc <pdca_disable_interrupt_reload_counter_zero+0x48>
800031a6:	18 98       	mov	r8,r12
800031a8:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
800031ac:	ee f8 ff f8 	ld.w	r8,r7[-8]
800031b0:	30 19       	mov	r9,1
800031b2:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
800031b4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800031b8:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
800031ba:	ee fc ff fc 	ld.w	r12,r7[-4]
800031be:	f0 1f 00 05 	mcall	800031d0 <pdca_disable_interrupt_reload_counter_zero+0x4c>
}
800031c2:	2f dd       	sub	sp,-12
800031c4:	e3 cd 80 80 	ldm	sp++,r7,pc
800031c8:	80 00       	ld.sh	r0,r0[0x0]
800031ca:	2f 98       	sub	r8,-7
800031cc:	80 00       	ld.sh	r0,r0[0x0]
800031ce:	2f 30       	sub	r0,-13
800031d0:	80 00       	ld.sh	r0,r0[0x0]
800031d2:	2f 70       	sub	r0,-9

800031d4 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
800031d4:	eb cd 40 80 	pushm	r7,lr
800031d8:	1a 97       	mov	r7,sp
800031da:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800031dc:	e1 b8 00 00 	mfsr	r8,0x0
800031e0:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800031e4:	d3 03       	ssrf	0x10

	return flags;
800031e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800031ea:	10 9c       	mov	r12,r8
800031ec:	2f fd       	sub	sp,-4
800031ee:	e3 cd 80 80 	ldm	sp++,r7,pc

800031f2 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800031f2:	eb cd 40 80 	pushm	r7,lr
800031f6:	1a 97       	mov	r7,sp
800031f8:	20 1d       	sub	sp,4
800031fa:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800031fe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003202:	e6 18 00 01 	andh	r8,0x1,COH
80003206:	5f 08       	sreq	r8
80003208:	5c 58       	castu.b	r8
}
8000320a:	10 9c       	mov	r12,r8
8000320c:	2f fd       	sub	sp,-4
8000320e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003212:	d7 03       	nop

80003214 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80003214:	eb cd 40 80 	pushm	r7,lr
80003218:	1a 97       	mov	r7,sp
8000321a:	20 1d       	sub	sp,4
8000321c:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003220:	ee fc ff fc 	ld.w	r12,r7[-4]
80003224:	f0 1f 00 05 	mcall	80003238 <cpu_irq_restore+0x24>
80003228:	18 98       	mov	r8,r12
8000322a:	58 08       	cp.w	r8,0
8000322c:	c0 20       	breq	80003230 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000322e:	d5 03       	csrf	0x10
   }

	barrier();
}
80003230:	2f fd       	sub	sp,-4
80003232:	e3 cd 80 80 	ldm	sp++,r7,pc
80003236:	00 00       	add	r0,r0
80003238:	80 00       	ld.sh	r0,r0[0x0]
8000323a:	31 f2       	mov	r2,31

8000323c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
8000323c:	eb cd 40 80 	pushm	r7,lr
80003240:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80003242:	e0 68 0e 00 	mov	r8,3584
80003246:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
8000324a:	10 9c       	mov	r12,r8
8000324c:	e3 cd 80 80 	ldm	sp++,r7,pc

80003250 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80003250:	eb cd 40 80 	pushm	r7,lr
80003254:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80003256:	f0 1f 00 04 	mcall	80003264 <sysclk_get_pba_hz+0x14>
8000325a:	18 98       	mov	r8,r12
8000325c:	a3 88       	lsr	r8,0x2
}
8000325e:	10 9c       	mov	r12,r8
80003260:	e3 cd 80 80 	ldm	sp++,r7,pc
80003264:	80 00       	ld.sh	r0,r0[0x0]
80003266:	32 3c       	mov	r12,35

80003268 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003268:	eb cd 40 80 	pushm	r7,lr
8000326c:	1a 97       	mov	r7,sp
8000326e:	20 1d       	sub	sp,4
80003270:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003274:	ee fb ff fc 	ld.w	r11,r7[-4]
80003278:	30 1c       	mov	r12,1
8000327a:	f0 1f 00 03 	mcall	80003284 <sysclk_enable_hsb_module+0x1c>
}
8000327e:	2f fd       	sub	sp,-4
80003280:	e3 cd 80 80 	ldm	sp++,r7,pc
80003284:	80 00       	ld.sh	r0,r0[0x0]
80003286:	60 f4       	ld.w	r4,r0[0x3c]

80003288 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003288:	eb cd 40 80 	pushm	r7,lr
8000328c:	1a 97       	mov	r7,sp
8000328e:	20 1d       	sub	sp,4
80003290:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003294:	ee fb ff fc 	ld.w	r11,r7[-4]
80003298:	30 2c       	mov	r12,2
8000329a:	f0 1f 00 03 	mcall	800032a4 <sysclk_enable_pba_module+0x1c>
}
8000329e:	2f fd       	sub	sp,-4
800032a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800032a4:	80 00       	ld.sh	r0,r0[0x0]
800032a6:	60 f4       	ld.w	r4,r0[0x3c]

800032a8 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800032a8:	eb cd 40 80 	pushm	r7,lr
800032ac:	1a 97       	mov	r7,sp
800032ae:	20 1d       	sub	sp,4
800032b0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800032b4:	ee fb ff fc 	ld.w	r11,r7[-4]
800032b8:	30 3c       	mov	r12,3
800032ba:	f0 1f 00 03 	mcall	800032c4 <sysclk_enable_pbb_module+0x1c>
}
800032be:	2f fd       	sub	sp,-4
800032c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800032c4:	80 00       	ld.sh	r0,r0[0x0]
800032c6:	60 f4       	ld.w	r4,r0[0x3c]

800032c8 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800032c8:	eb cd 40 80 	pushm	r7,lr
800032cc:	1a 97       	mov	r7,sp
800032ce:	20 1d       	sub	sp,4
800032d0:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800032d4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800032d8:	fe 58 38 00 	cp.w	r8,-51200
800032dc:	e0 80 00 8a 	breq	800033f0 <sysclk_enable_peripheral_clock+0x128>
800032e0:	e0 8b 00 33 	brhi	80003346 <sysclk_enable_peripheral_clock+0x7e>
800032e4:	fe 58 14 00 	cp.w	r8,-60416
800032e8:	c6 80       	breq	800033b8 <sysclk_enable_peripheral_clock+0xf0>
800032ea:	e0 8b 00 18 	brhi	8000331a <sysclk_enable_peripheral_clock+0x52>
800032ee:	fe 48 14 00 	cp.w	r8,-125952
800032f2:	e0 80 00 be 	breq	8000346e <sysclk_enable_peripheral_clock+0x1a6>
800032f6:	e0 8b 00 0b 	brhi	8000330c <sysclk_enable_peripheral_clock+0x44>
800032fa:	fe 48 00 00 	cp.w	r8,-131072
800032fe:	e0 80 00 ad 	breq	80003458 <sysclk_enable_peripheral_clock+0x190>
80003302:	fe 48 10 00 	cp.w	r8,-126976
80003306:	e0 80 00 b0 	breq	80003466 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000330a:	cb 98       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000330c:	fe 58 00 00 	cp.w	r8,-65536
80003310:	c4 90       	breq	800033a2 <sysclk_enable_peripheral_clock+0xda>
80003312:	fe 58 10 00 	cp.w	r8,-61440
80003316:	c4 d0       	breq	800033b0 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003318:	cb 28       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000331a:	fe 58 20 00 	cp.w	r8,-57344
8000331e:	c5 90       	breq	800033d0 <sysclk_enable_peripheral_clock+0x108>
80003320:	e0 8b 00 09 	brhi	80003332 <sysclk_enable_peripheral_clock+0x6a>
80003324:	fe 58 18 00 	cp.w	r8,-59392
80003328:	c4 c0       	breq	800033c0 <sysclk_enable_peripheral_clock+0xf8>
8000332a:	fe 58 1c 00 	cp.w	r8,-58368
8000332e:	c4 d0       	breq	800033c8 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003330:	ca 68       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003332:	fe 58 30 00 	cp.w	r8,-53248
80003336:	c5 50       	breq	800033e0 <sysclk_enable_peripheral_clock+0x118>
80003338:	fe 58 34 00 	cp.w	r8,-52224
8000333c:	c5 60       	breq	800033e8 <sysclk_enable_peripheral_clock+0x120>
8000333e:	fe 58 28 00 	cp.w	r8,-55296
80003342:	c4 b0       	breq	800033d8 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003344:	c9 c8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003346:	fe 58 50 00 	cp.w	r8,-45056
8000334a:	c6 b0       	breq	80003420 <sysclk_enable_peripheral_clock+0x158>
8000334c:	e0 8b 00 15 	brhi	80003376 <sysclk_enable_peripheral_clock+0xae>
80003350:	fe 58 44 00 	cp.w	r8,-48128
80003354:	c5 a0       	breq	80003408 <sysclk_enable_peripheral_clock+0x140>
80003356:	e0 8b 00 09 	brhi	80003368 <sysclk_enable_peripheral_clock+0xa0>
8000335a:	fe 58 3c 00 	cp.w	r8,-50176
8000335e:	c4 d0       	breq	800033f8 <sysclk_enable_peripheral_clock+0x130>
80003360:	fe 58 40 00 	cp.w	r8,-49152
80003364:	c4 e0       	breq	80003400 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003366:	c8 b8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003368:	fe 58 48 00 	cp.w	r8,-47104
8000336c:	c5 20       	breq	80003410 <sysclk_enable_peripheral_clock+0x148>
8000336e:	fe 58 4c 00 	cp.w	r8,-46080
80003372:	c5 30       	breq	80003418 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003374:	c8 48       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003376:	fe 58 5c 00 	cp.w	r8,-41984
8000337a:	c5 f0       	breq	80003438 <sysclk_enable_peripheral_clock+0x170>
8000337c:	e0 8b 00 09 	brhi	8000338e <sysclk_enable_peripheral_clock+0xc6>
80003380:	fe 58 54 00 	cp.w	r8,-44032
80003384:	c5 20       	breq	80003428 <sysclk_enable_peripheral_clock+0x160>
80003386:	fe 58 58 00 	cp.w	r8,-43008
8000338a:	c5 30       	breq	80003430 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000338c:	c7 88       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000338e:	fe 58 64 00 	cp.w	r8,-39936
80003392:	c5 b0       	breq	80003448 <sysclk_enable_peripheral_clock+0x180>
80003394:	fe 58 68 00 	cp.w	r8,-38912
80003398:	c5 c0       	breq	80003450 <sysclk_enable_peripheral_clock+0x188>
8000339a:	fe 58 60 00 	cp.w	r8,-40960
8000339e:	c5 10       	breq	80003440 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033a0:	c6 e8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
800033a2:	30 4c       	mov	r12,4
800033a4:	f0 1f 00 38 	mcall	80003484 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
800033a8:	30 0c       	mov	r12,0
800033aa:	f0 1f 00 38 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033ae:	c6 78       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800033b0:	30 1c       	mov	r12,1
800033b2:	f0 1f 00 36 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033b6:	c6 38       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800033b8:	30 2c       	mov	r12,2
800033ba:	f0 1f 00 34 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033be:	c5 f8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800033c0:	30 3c       	mov	r12,3
800033c2:	f0 1f 00 32 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033c6:	c5 b8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800033c8:	30 4c       	mov	r12,4
800033ca:	f0 1f 00 30 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033ce:	c5 78       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800033d0:	30 5c       	mov	r12,5
800033d2:	f0 1f 00 2e 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033d6:	c5 38       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
800033d8:	30 6c       	mov	r12,6
800033da:	f0 1f 00 2c 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033de:	c4 f8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
800033e0:	30 7c       	mov	r12,7
800033e2:	f0 1f 00 2a 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033e6:	c4 b8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
800033e8:	30 8c       	mov	r12,8
800033ea:	f0 1f 00 28 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033ee:	c4 78       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
800033f0:	30 9c       	mov	r12,9
800033f2:	f0 1f 00 26 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033f6:	c4 38       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
800033f8:	30 ac       	mov	r12,10
800033fa:	f0 1f 00 24 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800033fe:	c3 f8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003400:	30 bc       	mov	r12,11
80003402:	f0 1f 00 22 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003406:	c3 b8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003408:	30 cc       	mov	r12,12
8000340a:	f0 1f 00 20 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000340e:	c3 78       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003410:	30 dc       	mov	r12,13
80003412:	f0 1f 00 1e 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003416:	c3 38       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003418:	30 ec       	mov	r12,14
8000341a:	f0 1f 00 1c 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000341e:	c2 f8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003420:	30 fc       	mov	r12,15
80003422:	f0 1f 00 1a 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003426:	c2 b8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003428:	31 0c       	mov	r12,16
8000342a:	f0 1f 00 18 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000342e:	c2 78       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003430:	31 1c       	mov	r12,17
80003432:	f0 1f 00 16 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003436:	c2 38       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003438:	31 2c       	mov	r12,18
8000343a:	f0 1f 00 14 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000343e:	c1 f8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003440:	31 3c       	mov	r12,19
80003442:	f0 1f 00 12 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003446:	c1 b8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003448:	31 4c       	mov	r12,20
8000344a:	f0 1f 00 10 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000344e:	c1 78       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003450:	31 5c       	mov	r12,21
80003452:	f0 1f 00 0e 	mcall	80003488 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003456:	c1 38       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003458:	30 3c       	mov	r12,3
8000345a:	f0 1f 00 0b 	mcall	80003484 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
8000345e:	30 0c       	mov	r12,0
80003460:	f0 1f 00 0b 	mcall	8000348c <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003464:	c0 c8       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003466:	30 1c       	mov	r12,1
80003468:	f0 1f 00 09 	mcall	8000348c <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000346c:	c0 88       	rjmp	8000347c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000346e:	30 0c       	mov	r12,0
80003470:	f0 1f 00 05 	mcall	80003484 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003474:	30 2c       	mov	r12,2
80003476:	f0 1f 00 06 	mcall	8000348c <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000347a:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
8000347c:	2f fd       	sub	sp,-4
8000347e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003482:	00 00       	add	r0,r0
80003484:	80 00       	ld.sh	r0,r0[0x0]
80003486:	32 68       	mov	r8,38
80003488:	80 00       	ld.sh	r0,r0[0x0]
8000348a:	32 88       	mov	r8,40
8000348c:	80 00       	ld.sh	r0,r0[0x0]
8000348e:	32 a8       	mov	r8,42

80003490 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003490:	eb cd 40 80 	pushm	r7,lr
80003494:	1a 97       	mov	r7,sp
80003496:	20 cd       	sub	sp,48
80003498:	ef 4c ff d4 	st.w	r7[-44],r12
8000349c:	ef 4b ff d0 	st.w	r7[-48],r11
800034a0:	ee f8 ff d4 	ld.w	r8,r7[-44]
800034a4:	ef 48 ff dc 	st.w	r7[-36],r8
800034a8:	ee f8 ff d0 	ld.w	r8,r7[-48]
800034ac:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
800034b0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800034b4:	58 18       	cp.w	r8,1
800034b6:	c2 11       	brne	800034f8 <ioport_set_pin_dir+0x68>
800034b8:	ee f8 ff dc 	ld.w	r8,r7[-36]
800034bc:	ef 48 ff e0 	st.w	r7[-32],r8
800034c0:	ee f8 ff e0 	ld.w	r8,r7[-32]
800034c4:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800034c8:	ee f8 ff e4 	ld.w	r8,r7[-28]
800034cc:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800034ce:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800034d2:	ee f8 ff e8 	ld.w	r8,r7[-24]
800034d6:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800034d8:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800034dc:	ee f9 ff dc 	ld.w	r9,r7[-36]
800034e0:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800034e4:	ee f9 ff ec 	ld.w	r9,r7[-20]
800034e8:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800034ec:	30 1a       	mov	r10,1
800034ee:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800034f2:	f1 49 00 44 	st.w	r8[68],r9
800034f6:	c2 48       	rjmp	8000353e <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
800034f8:	ee f8 ff d8 	ld.w	r8,r7[-40]
800034fc:	58 08       	cp.w	r8,0
800034fe:	c2 01       	brne	8000353e <ioport_set_pin_dir+0xae>
80003500:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003504:	ef 48 ff f0 	st.w	r7[-16],r8
80003508:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000350c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003510:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003514:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003516:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000351a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000351e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003520:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003524:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003528:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000352c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003530:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003534:	30 1a       	mov	r10,1
80003536:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000353a:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
8000353e:	2f 4d       	sub	sp,-48
80003540:	e3 cd 80 80 	ldm	sp++,r7,pc

80003544 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80003544:	eb cd 40 80 	pushm	r7,lr
80003548:	1a 97       	mov	r7,sp
8000354a:	20 cd       	sub	sp,48
8000354c:	ef 4c ff d4 	st.w	r7[-44],r12
80003550:	16 98       	mov	r8,r11
80003552:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80003556:	ef 38 ff d0 	ld.ub	r8,r7[-48]
8000355a:	ee f9 ff d4 	ld.w	r9,r7[-44]
8000355e:	ef 49 ff dc 	st.w	r7[-36],r9
80003562:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80003566:	ef 39 ff db 	ld.ub	r9,r7[-37]
8000356a:	30 08       	mov	r8,0
8000356c:	f0 09 18 00 	cp.b	r9,r8
80003570:	c2 10       	breq	800035b2 <ioport_set_pin_level+0x6e>
80003572:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003576:	ef 48 ff e0 	st.w	r7[-32],r8
8000357a:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000357e:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003582:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003586:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003588:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000358c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003590:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003592:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003596:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000359a:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000359e:	ee f9 ff ec 	ld.w	r9,r7[-20]
800035a2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800035a6:	30 1a       	mov	r10,1
800035a8:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800035ac:	f1 49 00 54 	st.w	r8[84],r9
800035b0:	c2 08       	rjmp	800035f0 <ioport_set_pin_level+0xac>
800035b2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800035b6:	ef 48 ff f0 	st.w	r7[-16],r8
800035ba:	ee f8 ff f0 	ld.w	r8,r7[-16]
800035be:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800035c2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800035c6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800035c8:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800035cc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800035d0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800035d2:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800035d6:	ee f9 ff dc 	ld.w	r9,r7[-36]
800035da:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800035de:	ee f9 ff fc 	ld.w	r9,r7[-4]
800035e2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800035e6:	30 1a       	mov	r10,1
800035e8:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800035ec:	f1 49 00 58 	st.w	r8[88],r9
}
800035f0:	2f 4d       	sub	sp,-48
800035f2:	e3 cd 80 80 	ldm	sp++,r7,pc

800035f6 <spi_put>:
 * \param spi Base address of the SPI instance.
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
800035f6:	eb cd 40 80 	pushm	r7,lr
800035fa:	1a 97       	mov	r7,sp
800035fc:	20 2d       	sub	sp,8
800035fe:	ef 4c ff fc 	st.w	r7[-4],r12
80003602:	16 98       	mov	r8,r11
80003604:	ef 58 ff f8 	st.h	r7[-8],r8
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003608:	ef 19 ff f8 	ld.uh	r9,r7[-8]
8000360c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003610:	91 39       	st.w	r8[0xc],r9
}
80003612:	2f ed       	sub	sp,-8
80003614:	e3 cd 80 80 	ldm	sp++,r7,pc

80003618 <spi_get>:
 * \param spi Base address of the SPI instance.
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
80003618:	eb cd 40 80 	pushm	r7,lr
8000361c:	1a 97       	mov	r7,sp
8000361e:	20 1d       	sub	sp,4
80003620:	ef 4c ff fc 	st.w	r7[-4],r12
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80003624:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003628:	70 28       	ld.w	r8,r8[0x8]
8000362a:	5c 88       	casts.h	r8
}
8000362c:	10 9c       	mov	r12,r8
8000362e:	2f fd       	sub	sp,-4
80003630:	e3 cd 80 80 	ldm	sp++,r7,pc

80003634 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80003634:	eb cd 40 80 	pushm	r7,lr
80003638:	1a 97       	mov	r7,sp
8000363a:	20 2d       	sub	sp,8
8000363c:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80003640:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003644:	48 f9       	lddpc	r9,80003680 <sleepmgr_lock_mode+0x4c>
80003646:	f2 08 07 09 	ld.ub	r9,r9[r8]
8000364a:	3f f8       	mov	r8,-1
8000364c:	f0 09 18 00 	cp.b	r9,r8
80003650:	c0 21       	brne	80003654 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80003652:	c0 08       	rjmp	80003652 <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80003654:	f0 1f 00 0c 	mcall	80003684 <sleepmgr_lock_mode+0x50>
80003658:	18 98       	mov	r8,r12
8000365a:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
8000365e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003662:	48 89       	lddpc	r9,80003680 <sleepmgr_lock_mode+0x4c>
80003664:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003668:	2f f9       	sub	r9,-1
8000366a:	5c 59       	castu.b	r9
8000366c:	48 5a       	lddpc	r10,80003680 <sleepmgr_lock_mode+0x4c>
8000366e:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80003672:	ee fc ff fc 	ld.w	r12,r7[-4]
80003676:	f0 1f 00 05 	mcall	80003688 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
8000367a:	2f ed       	sub	sp,-8
8000367c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003680:	00 00       	add	r0,r0
80003682:	07 78       	ld.ub	r8,--r3
80003684:	80 00       	ld.sh	r0,r0[0x0]
80003686:	31 d4       	mov	r4,29
80003688:	80 00       	ld.sh	r0,r0[0x0]
8000368a:	32 14       	mov	r4,33

8000368c <com_spi_interrupt_handler>:


motor_values_t speed_1;

ISR(com_spi_interrupt_handler, AVR32_SPI_IRQ_GROUP, SPI_ARDU_IRQ_LEVEL)
{
8000368c:	eb cd 40 80 	pushm	r7,lr
80003690:	1a 97       	mov	r7,sp
80003692:	20 9d       	sub	sp,36
	irqflags_t flags = cpu_irq_save();
80003694:	f0 1f 00 62 	mcall	8000381c <com_spi_interrupt_handler+0x190>
80003698:	18 98       	mov	r8,r12
8000369a:	ef 48 ff f8 	st.w	r7[-8],r8
	
	pdca_disable(PDCA_CHANNEL_SPI_RX);
8000369e:	30 0c       	mov	r12,0
800036a0:	f0 1f 00 60 	mcall	80003820 <com_spi_interrupt_handler+0x194>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
800036a4:	30 1c       	mov	r12,1
800036a6:	f0 1f 00 5f 	mcall	80003820 <com_spi_interrupt_handler+0x194>
	volatile pdca_channel_options_t pdca_opt;
	pdca_opt.transfer_size	= PDCA_TRANSFER_SIZE_BYTE;
800036aa:	30 08       	mov	r8,0
800036ac:	ef 48 ff f0 	st.w	r7[-16],r8
	pdca_opt.etrig			= false;
800036b0:	30 08       	mov	r8,0
800036b2:	ef 68 ff f4 	st.b	r7[-12],r8
	pdca_opt.r_addr			= NULL;
800036b6:	30 08       	mov	r8,0
800036b8:	ef 48 ff e4 	st.w	r7[-28],r8
	pdca_opt.r_size			= 0;
800036bc:	30 08       	mov	r8,0
800036be:	ef 48 ff e8 	st.w	r7[-24],r8
	
	uint8_t cmd = spi_get(SPI_ARDU);
800036c2:	fe 7c 3c 00 	mov	r12,-50176
800036c6:	f0 1f 00 58 	mcall	80003824 <com_spi_interrupt_handler+0x198>
800036ca:	18 98       	mov	r8,r12
800036cc:	5c 88       	casts.h	r8
800036ce:	ef 68 ff ff 	st.b	r7[-1],r8
	spi_put(SPI_ARDU, cmd);
800036d2:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800036d6:	10 9b       	mov	r11,r8
800036d8:	fe 7c 3c 00 	mov	r12,-50176
800036dc:	f0 1f 00 53 	mcall	80003828 <com_spi_interrupt_handler+0x19c>
		//usart_write_line(USART,"CMD: ");
		//usart_putchar(USART,cmd);
		//usart_putchar(USART,'\n');
	//#endif
	
	switch (cmd)
800036e0:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800036e4:	58 58       	cp.w	r8,5
800036e6:	c6 60       	breq	800037b2 <com_spi_interrupt_handler+0x126>
800036e8:	e0 89 00 05 	brgt	800036f2 <com_spi_interrupt_handler+0x66>
800036ec:	58 28       	cp.w	r8,2
800036ee:	c0 a0       	breq	80003702 <com_spi_interrupt_handler+0x76>
800036f0:	c8 e8       	rjmp	8000380c <com_spi_interrupt_handler+0x180>
800036f2:	e0 48 00 28 	cp.w	r8,40
800036f6:	e0 80 00 8a 	breq	8000380a <com_spi_interrupt_handler+0x17e>
800036fa:	e0 48 00 99 	cp.w	r8,153
800036fe:	c2 e0       	breq	8000375a <com_spi_interrupt_handler+0xce>
80003700:	c8 68       	rjmp	8000380c <com_spi_interrupt_handler+0x180>
	{
		case SPI_CMD_EULER_COORD_BATT:
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80003702:	30 38       	mov	r8,3
80003704:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_in;
80003708:	4c 98       	lddpc	r8,8000382c <com_spi_interrupt_handler+0x1a0>
8000370a:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_NUM_BYTES;
8000370e:	30 98       	mov	r8,9
80003710:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80003714:	ee c8 00 24 	sub	r8,r7,36
80003718:	10 9b       	mov	r11,r8
8000371a:	30 0c       	mov	r12,0
8000371c:	f0 1f 00 45 	mcall	80003830 <com_spi_interrupt_handler+0x1a4>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80003720:	30 f8       	mov	r8,15
80003722:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_out;
80003726:	4c 48       	lddpc	r8,80003834 <com_spi_interrupt_handler+0x1a8>
80003728:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_NUM_BYTES;
8000372c:	30 98       	mov	r8,9
8000372e:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80003732:	ee c8 00 24 	sub	r8,r7,36
80003736:	10 9b       	mov	r11,r8
80003738:	30 1c       	mov	r12,1
8000373a:	f0 1f 00 3e 	mcall	80003830 <com_spi_interrupt_handler+0x1a4>
			
			MACRO_DIS_SPI_RX_INTR;
8000373e:	fe 78 3c 00 	mov	r8,-50176
80003742:	30 19       	mov	r9,1
80003744:	91 69       	st.w	r8[0x18],r9
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
80003746:	30 0c       	mov	r12,0
80003748:	f0 1f 00 3c 	mcall	80003838 <com_spi_interrupt_handler+0x1ac>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
8000374c:	30 0c       	mov	r12,0
8000374e:	f0 1f 00 3c 	mcall	8000383c <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80003752:	30 1c       	mov	r12,1
80003754:	f0 1f 00 3a 	mcall	8000383c <com_spi_interrupt_handler+0x1b0>
			break;
80003758:	c5 a8       	rjmp	8000380c <com_spi_interrupt_handler+0x180>
		case SPI_CMD_MOTOR_DEBUG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
8000375a:	30 38       	mov	r8,3
8000375c:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&speed_1;
80003760:	4b 88       	lddpc	r8,80003840 <com_spi_interrupt_handler+0x1b4>
80003762:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
80003766:	30 88       	mov	r8,8
80003768:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
8000376c:	ee c8 00 24 	sub	r8,r7,36
80003770:	10 9b       	mov	r11,r8
80003772:	30 0c       	mov	r12,0
80003774:	f0 1f 00 2f 	mcall	80003830 <com_spi_interrupt_handler+0x1a4>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80003778:	30 f8       	mov	r8,15
8000377a:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&esc_timer_compare_values;
8000377e:	4b 28       	lddpc	r8,80003844 <com_spi_interrupt_handler+0x1b8>
80003780:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
80003784:	30 88       	mov	r8,8
80003786:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
8000378a:	ee c8 00 24 	sub	r8,r7,36
8000378e:	10 9b       	mov	r11,r8
80003790:	30 1c       	mov	r12,1
80003792:	f0 1f 00 28 	mcall	80003830 <com_spi_interrupt_handler+0x1a4>
			
			MACRO_DIS_SPI_RX_INTR;
80003796:	fe 78 3c 00 	mov	r8,-50176
8000379a:	30 19       	mov	r9,1
8000379c:	91 69       	st.w	r8[0x18],r9
			
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
8000379e:	30 0c       	mov	r12,0
800037a0:	f0 1f 00 26 	mcall	80003838 <com_spi_interrupt_handler+0x1ac>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
800037a4:	30 0c       	mov	r12,0
800037a6:	f0 1f 00 26 	mcall	8000383c <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
800037aa:	30 1c       	mov	r12,1
800037ac:	f0 1f 00 24 	mcall	8000383c <com_spi_interrupt_handler+0x1b0>
			break;
800037b0:	c2 e8       	rjmp	8000380c <com_spi_interrupt_handler+0x180>
		case SPI_CMD_SET_WRITE:
			break;
		case SPI_CMD_EULER_COORD_BATT_DIAG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
800037b2:	30 38       	mov	r8,3
800037b4:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_in;
800037b8:	49 d8       	lddpc	r8,8000382c <com_spi_interrupt_handler+0x1a0>
800037ba:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_DIAG_NUM_BYTES;
800037be:	31 08       	mov	r8,16
800037c0:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
800037c4:	ee c8 00 24 	sub	r8,r7,36
800037c8:	10 9b       	mov	r11,r8
800037ca:	30 0c       	mov	r12,0
800037cc:	f0 1f 00 19 	mcall	80003830 <com_spi_interrupt_handler+0x1a4>
		
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
800037d0:	30 f8       	mov	r8,15
800037d2:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_out;
800037d6:	49 88       	lddpc	r8,80003834 <com_spi_interrupt_handler+0x1a8>
800037d8:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_DIAG_NUM_BYTES;
800037dc:	31 08       	mov	r8,16
800037de:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
800037e2:	ee c8 00 24 	sub	r8,r7,36
800037e6:	10 9b       	mov	r11,r8
800037e8:	30 1c       	mov	r12,1
800037ea:	f0 1f 00 12 	mcall	80003830 <com_spi_interrupt_handler+0x1a4>
		
			MACRO_DIS_SPI_RX_INTR;
800037ee:	fe 78 3c 00 	mov	r8,-50176
800037f2:	30 19       	mov	r9,1
800037f4:	91 69       	st.w	r8[0x18],r9
		
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
800037f6:	30 0c       	mov	r12,0
800037f8:	f0 1f 00 10 	mcall	80003838 <com_spi_interrupt_handler+0x1ac>
		
			pdca_enable(PDCA_CHANNEL_SPI_RX);
800037fc:	30 0c       	mov	r12,0
800037fe:	f0 1f 00 10 	mcall	8000383c <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80003802:	30 1c       	mov	r12,1
80003804:	f0 1f 00 0e 	mcall	8000383c <com_spi_interrupt_handler+0x1b0>
80003808:	c0 28       	rjmp	8000380c <com_spi_interrupt_handler+0x180>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
			pdca_enable(PDCA_CHANNEL_SPI_TX);
			break;
		case SPI_CMD_SET_WRITE:
			break;
8000380a:	d7 03       	nop
			break;
		default:
			break;
	}
	
	cpu_irq_restore(flags);
8000380c:	ee fc ff f8 	ld.w	r12,r7[-8]
80003810:	f0 1f 00 0e 	mcall	80003848 <com_spi_interrupt_handler+0x1bc>
};
80003814:	2f 7d       	sub	sp,-36
80003816:	e3 cd 40 80 	ldm	sp++,r7,lr
8000381a:	d6 03       	rete
8000381c:	80 00       	ld.sh	r0,r0[0x0]
8000381e:	31 d4       	mov	r4,29
80003820:	80 00       	ld.sh	r0,r0[0x0]
80003822:	30 a4       	mov	r4,10
80003824:	80 00       	ld.sh	r0,r0[0x0]
80003826:	36 18       	mov	r8,97
80003828:	80 00       	ld.sh	r0,r0[0x0]
8000382a:	35 f6       	mov	r6,95
8000382c:	00 00       	add	r0,r0
8000382e:	07 00       	ld.w	r0,r3++
80003830:	80 00       	ld.sh	r0,r0[0x0]
80003832:	2f d4       	sub	r4,-3
80003834:	00 00       	add	r0,r0
80003836:	07 18       	ld.sh	r8,r3++
80003838:	80 00       	ld.sh	r0,r0[0x0]
8000383a:	31 54       	mov	r4,21
8000383c:	80 00       	ld.sh	r0,r0[0x0]
8000383e:	30 d4       	mov	r4,13
80003840:	00 00       	add	r0,r0
80003842:	06 88       	andn	r8,r3
80003844:	00 00       	add	r0,r0
80003846:	06 80       	andn	r0,r3
80003848:	80 00       	ld.sh	r0,r0[0x0]
8000384a:	32 14       	mov	r4,33

8000384c <com_pdca_interrupt_handler>:

ISR(com_pdca_interrupt_handler, AVR32_PDCA_IRQ_GROUP, PDCA_IRQ_LEVEL)
{
8000384c:	eb cd 40 80 	pushm	r7,lr
80003850:	1a 97       	mov	r7,sp
	//#ifdef USART_DEBUG
		//usart_write_line(USART,"CMD END\n");
	//#endif
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
80003852:	30 0c       	mov	r12,0
80003854:	f0 1f 00 08 	mcall	80003874 <com_pdca_interrupt_handler+0x28>
	pdca_disable(PDCA_CHANNEL_SPI_RX);
80003858:	30 0c       	mov	r12,0
8000385a:	f0 1f 00 08 	mcall	80003878 <com_pdca_interrupt_handler+0x2c>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
8000385e:	30 1c       	mov	r12,1
80003860:	f0 1f 00 06 	mcall	80003878 <com_pdca_interrupt_handler+0x2c>
	//spi_get(SPI_ARDU);
	MACRO_EN_SPI_RX_INTR;
80003864:	fe 78 3c 00 	mov	r8,-50176
80003868:	30 19       	mov	r9,1
8000386a:	91 59       	st.w	r8[0x14],r9
};
8000386c:	e3 cd 40 80 	ldm	sp++,r7,lr
80003870:	d6 03       	rete
80003872:	00 00       	add	r0,r0
80003874:	80 00       	ld.sh	r0,r0[0x0]
80003876:	31 04       	mov	r4,16
80003878:	80 00       	ld.sh	r0,r0[0x0]
8000387a:	30 a4       	mov	r4,10

8000387c <com_spi_init>:

spi_status_t com_spi_init(void)
{
8000387c:	eb cd 40 80 	pushm	r7,lr
80003880:	1a 97       	mov	r7,sp
80003882:	20 1d       	sub	sp,4
	ioport_set_pin_dir(MISO_REG,IOPORT_DIR_OUTPUT);
80003884:	30 1b       	mov	r11,1
80003886:	30 0c       	mov	r12,0
80003888:	f0 1f 00 26 	mcall	80003920 <com_spi_init+0xa4>
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
8000388c:	30 0b       	mov	r11,0
8000388e:	30 1c       	mov	r12,1
80003890:	f0 1f 00 24 	mcall	80003920 <com_spi_init+0xa4>
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
80003894:	30 0b       	mov	r11,0
80003896:	30 2c       	mov	r12,2
80003898:	f0 1f 00 22 	mcall	80003920 <com_spi_init+0xa4>
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
8000389c:	30 0b       	mov	r11,0
8000389e:	30 0c       	mov	r12,0
800038a0:	f0 1f 00 21 	mcall	80003924 <com_spi_init+0xa8>
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
800038a4:	30 3b       	mov	r11,3
800038a6:	4a 1c       	lddpc	r12,80003928 <com_spi_init+0xac>
800038a8:	f0 1f 00 21 	mcall	8000392c <com_spi_init+0xb0>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
800038ac:	fe 7c 3c 00 	mov	r12,-50176
800038b0:	f0 1f 00 20 	mcall	80003930 <com_spi_init+0xb4>
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
800038b4:	30 0a       	mov	r10,0
800038b6:	30 8b       	mov	r11,8
800038b8:	fe 7c 3c 00 	mov	r12,-50176
800038bc:	f0 1f 00 1e 	mcall	80003934 <com_spi_init+0xb8>
	
	
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
800038c0:	e1 b8 00 00 	mfsr	r8,0x0
800038c4:	10 9c       	mov	r12,r8
800038c6:	f0 1f 00 1d 	mcall	80003938 <com_spi_init+0xbc>
800038ca:	18 98       	mov	r8,r12
800038cc:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) cpu_irq_disable();
800038d0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800038d4:	30 08       	mov	r8,0
800038d6:	f0 09 18 00 	cp.b	r9,r8
800038da:	c0 20       	breq	800038de <com_spi_init+0x62>
800038dc:	d3 03       	ssrf	0x10
	
	irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
800038de:	30 3a       	mov	r10,3
800038e0:	e0 6b 01 20 	mov	r11,288
800038e4:	49 6c       	lddpc	r12,8000393c <com_spi_init+0xc0>
800038e6:	f0 1f 00 17 	mcall	80003940 <com_spi_init+0xc4>
	
	sysclk_enable_peripheral_clock(&AVR32_PDCA);
800038ea:	fe 7c 00 00 	mov	r12,-65536
800038ee:	f0 1f 00 11 	mcall	80003930 <com_spi_init+0xb4>
	irq_register_handler(com_pdca_interrupt_handler, PDCA_IRQ_NR, PDCA_IRQ_LEVEL);
800038f2:	30 3a       	mov	r10,3
800038f4:	36 0b       	mov	r11,96
800038f6:	49 4c       	lddpc	r12,80003944 <com_spi_init+0xc8>
800038f8:	f0 1f 00 12 	mcall	80003940 <com_spi_init+0xc4>
	
	MACRO_EN_SPI_RX_INTR;
800038fc:	fe 78 3c 00 	mov	r8,-50176
80003900:	30 19       	mov	r9,1
80003902:	91 59       	st.w	r8[0x14],r9
	
	
	spi_enable(SPI_ARDU);
80003904:	fe 7c 3c 00 	mov	r12,-50176
80003908:	f0 1f 00 10 	mcall	80003948 <com_spi_init+0xcc>
	cpu_irq_enable();
8000390c:	d5 03       	csrf	0x10
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_IDLE);	//PDCA needs HSBClock
8000390e:	30 1c       	mov	r12,1
80003910:	f0 1f 00 0f 	mcall	8000394c <com_spi_init+0xd0>
#endif
	
	return SPI_OK;
80003914:	30 08       	mov	r8,0
}
80003916:	10 9c       	mov	r12,r8
80003918:	2f fd       	sub	sp,-4
8000391a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000391e:	00 00       	add	r0,r0
80003920:	80 00       	ld.sh	r0,r0[0x0]
80003922:	34 90       	mov	r0,73
80003924:	80 00       	ld.sh	r0,r0[0x0]
80003926:	35 44       	mov	r4,84
80003928:	80 00       	ld.sh	r0,r0[0x0]
8000392a:	d0 30       	acall	0x3
8000392c:	80 00       	ld.sh	r0,r0[0x0]
8000392e:	2c 44       	sub	r4,-60
80003930:	80 00       	ld.sh	r0,r0[0x0]
80003932:	32 c8       	mov	r8,44
80003934:	80 00       	ld.sh	r0,r0[0x0]
80003936:	62 d0       	ld.w	r0,r1[0x34]
80003938:	80 00       	ld.sh	r0,r0[0x0]
8000393a:	31 f2       	mov	r2,31
8000393c:	80 00       	ld.sh	r0,r0[0x0]
8000393e:	36 8c       	mov	r12,104
80003940:	80 00       	ld.sh	r0,r0[0x0]
80003942:	6e d8       	ld.w	r8,r7[0x34]
80003944:	80 00       	ld.sh	r0,r0[0x0]
80003946:	38 4c       	mov	r12,-124
80003948:	80 00       	ld.sh	r0,r0[0x0]
8000394a:	63 5a       	ld.w	r10,r1[0x54]
8000394c:	80 00       	ld.sh	r0,r0[0x0]
8000394e:	36 34       	mov	r4,99

80003950 <usart_init>:

void usart_init(void)
{
80003950:	eb cd 40 80 	pushm	r7,lr
80003954:	1a 97       	mov	r7,sp
80003956:	20 3d       	sub	sp,12
	
	ioport_set_pin_dir(USART_TX,IOPORT_DIR_OUTPUT);
80003958:	30 1b       	mov	r11,1
8000395a:	31 3c       	mov	r12,19
8000395c:	f0 1f 00 17 	mcall	800039b8 <usart_init+0x68>
	ioport_set_pin_dir(USART_RX,IOPORT_DIR_INPUT);
80003960:	30 0b       	mov	r11,0
80003962:	31 2c       	mov	r12,18
80003964:	f0 1f 00 15 	mcall	800039b8 <usart_init+0x68>
	
	static const gpio_map_t USART_GPIO_MAP =	{{USART_RX, USART_RX_PER_FUNC},{USART_TX, USART_TX_PER_FUNC}};
	gpio_enable_module(USART_GPIO_MAP,2);
80003968:	30 2b       	mov	r11,2
8000396a:	49 5c       	lddpc	r12,800039bc <usart_init+0x6c>
8000396c:	f0 1f 00 15 	mcall	800039c0 <usart_init+0x70>
		
	sysclk_enable_peripheral_clock(USART);
80003970:	fe 7c 30 00 	mov	r12,-53248
80003974:	f0 1f 00 14 	mcall	800039c4 <usart_init+0x74>
	
	usart_options_t opt;
	opt.baudrate = USART_BAUD;
80003978:	e0 68 96 00 	mov	r8,38400
8000397c:	ef 48 ff f4 	st.w	r7[-12],r8
	opt.charlength = USART_CHARLENGTH;
80003980:	30 88       	mov	r8,8
80003982:	ef 68 ff f8 	st.b	r7[-8],r8
	opt.channelmode = USART_CHMODE;
80003986:	30 08       	mov	r8,0
80003988:	ef 68 ff fc 	st.b	r7[-4],r8
	opt.paritytype = USART_PARITY;
8000398c:	30 48       	mov	r8,4
8000398e:	ef 68 ff f9 	st.b	r7[-7],r8
	opt.stopbits = USART_STOP;	
80003992:	30 08       	mov	r8,0
80003994:	ef 58 ff fa 	st.h	r7[-6],r8
	usart_init_rs232(USART, &opt, sysclk_get_pba_hz());
80003998:	f0 1f 00 0c 	mcall	800039c8 <usart_init+0x78>
8000399c:	18 98       	mov	r8,r12
8000399e:	10 99       	mov	r9,r8
800039a0:	ee c8 00 0c 	sub	r8,r7,12
800039a4:	12 9a       	mov	r10,r9
800039a6:	10 9b       	mov	r11,r8
800039a8:	fe 7c 30 00 	mov	r12,-53248
800039ac:	f0 1f 00 08 	mcall	800039cc <usart_init+0x7c>
}
800039b0:	2f dd       	sub	sp,-12
800039b2:	e3 cd 80 80 	ldm	sp++,r7,pc
800039b6:	00 00       	add	r0,r0
800039b8:	80 00       	ld.sh	r0,r0[0x0]
800039ba:	34 90       	mov	r0,73
800039bc:	80 00       	ld.sh	r0,r0[0x0]
800039be:	d0 20       	acall	0x2
800039c0:	80 00       	ld.sh	r0,r0[0x0]
800039c2:	2c 44       	sub	r4,-60
800039c4:	80 00       	ld.sh	r0,r0[0x0]
800039c6:	32 c8       	mov	r8,44
800039c8:	80 00       	ld.sh	r0,r0[0x0]
800039ca:	32 50       	mov	r0,37
800039cc:	80 00       	ld.sh	r0,r0[0x0]
800039ce:	6b 6c       	ld.w	r12,r5[0x58]

800039d0 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
800039d0:	eb cd 40 80 	pushm	r7,lr
800039d4:	1a 97       	mov	r7,sp
800039d6:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800039d8:	e1 b8 00 00 	mfsr	r8,0x0
800039dc:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800039e0:	d3 03       	ssrf	0x10

	return flags;
800039e2:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800039e6:	10 9c       	mov	r12,r8
800039e8:	2f fd       	sub	sp,-4
800039ea:	e3 cd 80 80 	ldm	sp++,r7,pc

800039ee <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800039ee:	eb cd 40 80 	pushm	r7,lr
800039f2:	1a 97       	mov	r7,sp
800039f4:	20 1d       	sub	sp,4
800039f6:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800039fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800039fe:	e6 18 00 01 	andh	r8,0x1,COH
80003a02:	5f 08       	sreq	r8
80003a04:	5c 58       	castu.b	r8
}
80003a06:	10 9c       	mov	r12,r8
80003a08:	2f fd       	sub	sp,-4
80003a0a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a0e:	d7 03       	nop

80003a10 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80003a10:	eb cd 40 80 	pushm	r7,lr
80003a14:	1a 97       	mov	r7,sp
80003a16:	20 1d       	sub	sp,4
80003a18:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003a1c:	ee fc ff fc 	ld.w	r12,r7[-4]
80003a20:	f0 1f 00 05 	mcall	80003a34 <cpu_irq_restore+0x24>
80003a24:	18 98       	mov	r8,r12
80003a26:	58 08       	cp.w	r8,0
80003a28:	c0 20       	breq	80003a2c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80003a2a:	d5 03       	csrf	0x10
   }

	barrier();
}
80003a2c:	2f fd       	sub	sp,-4
80003a2e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a32:	00 00       	add	r0,r0
80003a34:	80 00       	ld.sh	r0,r0[0x0]
80003a36:	39 ee       	mov	lr,-98

80003a38 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80003a38:	eb cd 40 80 	pushm	r7,lr
80003a3c:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80003a3e:	e0 68 0e 00 	mov	r8,3584
80003a42:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80003a46:	10 9c       	mov	r12,r8
80003a48:	e3 cd 80 80 	ldm	sp++,r7,pc

80003a4c <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80003a4c:	eb cd 40 80 	pushm	r7,lr
80003a50:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80003a52:	f0 1f 00 04 	mcall	80003a60 <sysclk_get_pba_hz+0x14>
80003a56:	18 98       	mov	r8,r12
80003a58:	a3 88       	lsr	r8,0x2
}
80003a5a:	10 9c       	mov	r12,r8
80003a5c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a60:	80 00       	ld.sh	r0,r0[0x0]
80003a62:	3a 38       	mov	r8,-93

80003a64 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003a64:	eb cd 40 80 	pushm	r7,lr
80003a68:	1a 97       	mov	r7,sp
80003a6a:	20 1d       	sub	sp,4
80003a6c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003a70:	ee fb ff fc 	ld.w	r11,r7[-4]
80003a74:	30 1c       	mov	r12,1
80003a76:	f0 1f 00 03 	mcall	80003a80 <sysclk_enable_hsb_module+0x1c>
}
80003a7a:	2f fd       	sub	sp,-4
80003a7c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a80:	80 00       	ld.sh	r0,r0[0x0]
80003a82:	60 f4       	ld.w	r4,r0[0x3c]

80003a84 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003a84:	eb cd 40 80 	pushm	r7,lr
80003a88:	1a 97       	mov	r7,sp
80003a8a:	20 1d       	sub	sp,4
80003a8c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003a90:	ee fb ff fc 	ld.w	r11,r7[-4]
80003a94:	30 2c       	mov	r12,2
80003a96:	f0 1f 00 03 	mcall	80003aa0 <sysclk_enable_pba_module+0x1c>
}
80003a9a:	2f fd       	sub	sp,-4
80003a9c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003aa0:	80 00       	ld.sh	r0,r0[0x0]
80003aa2:	60 f4       	ld.w	r4,r0[0x3c]

80003aa4 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003aa4:	eb cd 40 80 	pushm	r7,lr
80003aa8:	1a 97       	mov	r7,sp
80003aaa:	20 1d       	sub	sp,4
80003aac:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003ab0:	ee fb ff fc 	ld.w	r11,r7[-4]
80003ab4:	30 3c       	mov	r12,3
80003ab6:	f0 1f 00 03 	mcall	80003ac0 <sysclk_enable_pbb_module+0x1c>
}
80003aba:	2f fd       	sub	sp,-4
80003abc:	e3 cd 80 80 	ldm	sp++,r7,pc
80003ac0:	80 00       	ld.sh	r0,r0[0x0]
80003ac2:	60 f4       	ld.w	r4,r0[0x3c]

80003ac4 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003ac4:	eb cd 40 80 	pushm	r7,lr
80003ac8:	1a 97       	mov	r7,sp
80003aca:	20 1d       	sub	sp,4
80003acc:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80003ad0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003ad4:	fe 58 38 00 	cp.w	r8,-51200
80003ad8:	e0 80 00 8a 	breq	80003bec <sysclk_enable_peripheral_clock+0x128>
80003adc:	e0 8b 00 33 	brhi	80003b42 <sysclk_enable_peripheral_clock+0x7e>
80003ae0:	fe 58 14 00 	cp.w	r8,-60416
80003ae4:	c6 80       	breq	80003bb4 <sysclk_enable_peripheral_clock+0xf0>
80003ae6:	e0 8b 00 18 	brhi	80003b16 <sysclk_enable_peripheral_clock+0x52>
80003aea:	fe 48 14 00 	cp.w	r8,-125952
80003aee:	e0 80 00 be 	breq	80003c6a <sysclk_enable_peripheral_clock+0x1a6>
80003af2:	e0 8b 00 0b 	brhi	80003b08 <sysclk_enable_peripheral_clock+0x44>
80003af6:	fe 48 00 00 	cp.w	r8,-131072
80003afa:	e0 80 00 ad 	breq	80003c54 <sysclk_enable_peripheral_clock+0x190>
80003afe:	fe 48 10 00 	cp.w	r8,-126976
80003b02:	e0 80 00 b0 	breq	80003c62 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b06:	cb 98       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b08:	fe 58 00 00 	cp.w	r8,-65536
80003b0c:	c4 90       	breq	80003b9e <sysclk_enable_peripheral_clock+0xda>
80003b0e:	fe 58 10 00 	cp.w	r8,-61440
80003b12:	c4 d0       	breq	80003bac <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b14:	cb 28       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b16:	fe 58 20 00 	cp.w	r8,-57344
80003b1a:	c5 90       	breq	80003bcc <sysclk_enable_peripheral_clock+0x108>
80003b1c:	e0 8b 00 09 	brhi	80003b2e <sysclk_enable_peripheral_clock+0x6a>
80003b20:	fe 58 18 00 	cp.w	r8,-59392
80003b24:	c4 c0       	breq	80003bbc <sysclk_enable_peripheral_clock+0xf8>
80003b26:	fe 58 1c 00 	cp.w	r8,-58368
80003b2a:	c4 d0       	breq	80003bc4 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b2c:	ca 68       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b2e:	fe 58 30 00 	cp.w	r8,-53248
80003b32:	c5 50       	breq	80003bdc <sysclk_enable_peripheral_clock+0x118>
80003b34:	fe 58 34 00 	cp.w	r8,-52224
80003b38:	c5 60       	breq	80003be4 <sysclk_enable_peripheral_clock+0x120>
80003b3a:	fe 58 28 00 	cp.w	r8,-55296
80003b3e:	c4 b0       	breq	80003bd4 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b40:	c9 c8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b42:	fe 58 50 00 	cp.w	r8,-45056
80003b46:	c6 b0       	breq	80003c1c <sysclk_enable_peripheral_clock+0x158>
80003b48:	e0 8b 00 15 	brhi	80003b72 <sysclk_enable_peripheral_clock+0xae>
80003b4c:	fe 58 44 00 	cp.w	r8,-48128
80003b50:	c5 a0       	breq	80003c04 <sysclk_enable_peripheral_clock+0x140>
80003b52:	e0 8b 00 09 	brhi	80003b64 <sysclk_enable_peripheral_clock+0xa0>
80003b56:	fe 58 3c 00 	cp.w	r8,-50176
80003b5a:	c4 d0       	breq	80003bf4 <sysclk_enable_peripheral_clock+0x130>
80003b5c:	fe 58 40 00 	cp.w	r8,-49152
80003b60:	c4 e0       	breq	80003bfc <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b62:	c8 b8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b64:	fe 58 48 00 	cp.w	r8,-47104
80003b68:	c5 20       	breq	80003c0c <sysclk_enable_peripheral_clock+0x148>
80003b6a:	fe 58 4c 00 	cp.w	r8,-46080
80003b6e:	c5 30       	breq	80003c14 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b70:	c8 48       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b72:	fe 58 5c 00 	cp.w	r8,-41984
80003b76:	c5 f0       	breq	80003c34 <sysclk_enable_peripheral_clock+0x170>
80003b78:	e0 8b 00 09 	brhi	80003b8a <sysclk_enable_peripheral_clock+0xc6>
80003b7c:	fe 58 54 00 	cp.w	r8,-44032
80003b80:	c5 20       	breq	80003c24 <sysclk_enable_peripheral_clock+0x160>
80003b82:	fe 58 58 00 	cp.w	r8,-43008
80003b86:	c5 30       	breq	80003c2c <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b88:	c7 88       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b8a:	fe 58 64 00 	cp.w	r8,-39936
80003b8e:	c5 b0       	breq	80003c44 <sysclk_enable_peripheral_clock+0x180>
80003b90:	fe 58 68 00 	cp.w	r8,-38912
80003b94:	c5 c0       	breq	80003c4c <sysclk_enable_peripheral_clock+0x188>
80003b96:	fe 58 60 00 	cp.w	r8,-40960
80003b9a:	c5 10       	breq	80003c3c <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b9c:	c6 e8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003b9e:	30 4c       	mov	r12,4
80003ba0:	f0 1f 00 38 	mcall	80003c80 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003ba4:	30 0c       	mov	r12,0
80003ba6:	f0 1f 00 38 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003baa:	c6 78       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003bac:	30 1c       	mov	r12,1
80003bae:	f0 1f 00 36 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bb2:	c6 38       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003bb4:	30 2c       	mov	r12,2
80003bb6:	f0 1f 00 34 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bba:	c5 f8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003bbc:	30 3c       	mov	r12,3
80003bbe:	f0 1f 00 32 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bc2:	c5 b8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003bc4:	30 4c       	mov	r12,4
80003bc6:	f0 1f 00 30 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bca:	c5 78       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003bcc:	30 5c       	mov	r12,5
80003bce:	f0 1f 00 2e 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bd2:	c5 38       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003bd4:	30 6c       	mov	r12,6
80003bd6:	f0 1f 00 2c 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bda:	c4 f8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003bdc:	30 7c       	mov	r12,7
80003bde:	f0 1f 00 2a 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003be2:	c4 b8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003be4:	30 8c       	mov	r12,8
80003be6:	f0 1f 00 28 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bea:	c4 78       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003bec:	30 9c       	mov	r12,9
80003bee:	f0 1f 00 26 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bf2:	c4 38       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003bf4:	30 ac       	mov	r12,10
80003bf6:	f0 1f 00 24 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bfa:	c3 f8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003bfc:	30 bc       	mov	r12,11
80003bfe:	f0 1f 00 22 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c02:	c3 b8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003c04:	30 cc       	mov	r12,12
80003c06:	f0 1f 00 20 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c0a:	c3 78       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003c0c:	30 dc       	mov	r12,13
80003c0e:	f0 1f 00 1e 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c12:	c3 38       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003c14:	30 ec       	mov	r12,14
80003c16:	f0 1f 00 1c 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c1a:	c2 f8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003c1c:	30 fc       	mov	r12,15
80003c1e:	f0 1f 00 1a 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c22:	c2 b8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003c24:	31 0c       	mov	r12,16
80003c26:	f0 1f 00 18 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c2a:	c2 78       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003c2c:	31 1c       	mov	r12,17
80003c2e:	f0 1f 00 16 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c32:	c2 38       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003c34:	31 2c       	mov	r12,18
80003c36:	f0 1f 00 14 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c3a:	c1 f8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003c3c:	31 3c       	mov	r12,19
80003c3e:	f0 1f 00 12 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c42:	c1 b8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003c44:	31 4c       	mov	r12,20
80003c46:	f0 1f 00 10 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c4a:	c1 78       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003c4c:	31 5c       	mov	r12,21
80003c4e:	f0 1f 00 0e 	mcall	80003c84 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c52:	c1 38       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003c54:	30 3c       	mov	r12,3
80003c56:	f0 1f 00 0b 	mcall	80003c80 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003c5a:	30 0c       	mov	r12,0
80003c5c:	f0 1f 00 0b 	mcall	80003c88 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003c60:	c0 c8       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003c62:	30 1c       	mov	r12,1
80003c64:	f0 1f 00 09 	mcall	80003c88 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003c68:	c0 88       	rjmp	80003c78 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80003c6a:	30 0c       	mov	r12,0
80003c6c:	f0 1f 00 05 	mcall	80003c80 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003c70:	30 2c       	mov	r12,2
80003c72:	f0 1f 00 06 	mcall	80003c88 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003c76:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003c78:	2f fd       	sub	sp,-4
80003c7a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c7e:	00 00       	add	r0,r0
80003c80:	80 00       	ld.sh	r0,r0[0x0]
80003c82:	3a 64       	mov	r4,-90
80003c84:	80 00       	ld.sh	r0,r0[0x0]
80003c86:	3a 84       	mov	r4,-88
80003c88:	80 00       	ld.sh	r0,r0[0x0]
80003c8a:	3a a4       	mov	r4,-86

80003c8c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003c8c:	eb cd 40 80 	pushm	r7,lr
80003c90:	1a 97       	mov	r7,sp
80003c92:	20 cd       	sub	sp,48
80003c94:	ef 4c ff d4 	st.w	r7[-44],r12
80003c98:	ef 4b ff d0 	st.w	r7[-48],r11
80003c9c:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003ca0:	ef 48 ff dc 	st.w	r7[-36],r8
80003ca4:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003ca8:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003cac:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003cb0:	58 18       	cp.w	r8,1
80003cb2:	c2 11       	brne	80003cf4 <ioport_set_pin_dir+0x68>
80003cb4:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003cb8:	ef 48 ff e0 	st.w	r7[-32],r8
80003cbc:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003cc0:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003cc4:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003cc8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003cca:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003cce:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003cd2:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003cd4:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003cd8:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003cdc:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003ce0:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003ce4:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003ce8:	30 1a       	mov	r10,1
80003cea:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003cee:	f1 49 00 44 	st.w	r8[68],r9
80003cf2:	c2 48       	rjmp	80003d3a <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003cf4:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003cf8:	58 08       	cp.w	r8,0
80003cfa:	c2 01       	brne	80003d3a <ioport_set_pin_dir+0xae>
80003cfc:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003d00:	ef 48 ff f0 	st.w	r7[-16],r8
80003d04:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003d08:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003d0c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003d10:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003d12:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003d16:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d1a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003d1c:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003d20:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003d24:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003d28:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003d2c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003d30:	30 1a       	mov	r10,1
80003d32:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003d36:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003d3a:	2f 4d       	sub	sp,-48
80003d3c:	e3 cd 80 80 	ldm	sp++,r7,pc

80003d40 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80003d40:	eb cd 40 80 	pushm	r7,lr
80003d44:	1a 97       	mov	r7,sp
80003d46:	20 2d       	sub	sp,8
80003d48:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80003d4c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d50:	48 f9       	lddpc	r9,80003d8c <sleepmgr_lock_mode+0x4c>
80003d52:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003d56:	3f f8       	mov	r8,-1
80003d58:	f0 09 18 00 	cp.b	r9,r8
80003d5c:	c0 21       	brne	80003d60 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80003d5e:	c0 08       	rjmp	80003d5e <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80003d60:	f0 1f 00 0c 	mcall	80003d90 <sleepmgr_lock_mode+0x50>
80003d64:	18 98       	mov	r8,r12
80003d66:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80003d6a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d6e:	48 89       	lddpc	r9,80003d8c <sleepmgr_lock_mode+0x4c>
80003d70:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003d74:	2f f9       	sub	r9,-1
80003d76:	5c 59       	castu.b	r9
80003d78:	48 5a       	lddpc	r10,80003d8c <sleepmgr_lock_mode+0x4c>
80003d7a:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80003d7e:	ee fc ff fc 	ld.w	r12,r7[-4]
80003d82:	f0 1f 00 05 	mcall	80003d94 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80003d86:	2f ed       	sub	sp,-8
80003d88:	e3 cd 80 80 	ldm	sp++,r7,pc
80003d8c:	00 00       	add	r0,r0
80003d8e:	07 78       	ld.ub	r8,--r3
80003d90:	80 00       	ld.sh	r0,r0[0x0]
80003d92:	39 d0       	mov	r0,-99
80003d94:	80 00       	ld.sh	r0,r0[0x0]
80003d96:	3a 10       	mov	r0,-95

80003d98 <motor_init>:



// initializes the motor-functions, setting timer-preferences, etc. ...
void motor_init(void) //TODO: static?
{
80003d98:	eb cd 40 80 	pushm	r7,lr
80003d9c:	1a 97       	mov	r7,sp
80003d9e:	20 4d       	sub	sp,16
	//set-up the pins of all ESC
	ioport_set_pin_dir(ESC_BL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003da0:	30 1b       	mov	r11,1
80003da2:	31 bc       	mov	r12,27
80003da4:	f0 1f 00 cd 	mcall	800040d8 <motor_init+0x340>
	ioport_set_pin_dir(ESC_BR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003da8:	30 1b       	mov	r11,1
80003daa:	31 ac       	mov	r12,26
80003dac:	f0 1f 00 cb 	mcall	800040d8 <motor_init+0x340>
	ioport_set_pin_dir(ESC_FL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003db0:	30 1b       	mov	r11,1
80003db2:	31 6c       	mov	r12,22
80003db4:	f0 1f 00 c9 	mcall	800040d8 <motor_init+0x340>
	ioport_set_pin_dir(ESC_FR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003db8:	30 1b       	mov	r11,1
80003dba:	31 5c       	mov	r12,21
80003dbc:	f0 1f 00 c7 	mcall	800040d8 <motor_init+0x340>
	
	
	//enable clock for timer
	sysclk_enable_peripheral_clock(TIMER_ESC);
80003dc0:	fe 7c 50 00 	mov	r12,-45056
80003dc4:	f0 1f 00 c6 	mcall	800040dc <motor_init+0x344>
		{ESC_FL__SIGNAL_PIN, ESC_FL__SIGNAL_PER_FUNC},
		{ESC_FR__SIGNAL_PIN, ESC_FR__SIGNAL_PER_FUNC},
		{ESC_BL__SIGNAL_PIN, ESC_BL__SIGNAL_PER_FUNC},
		{ESC_BR__SIGNAL_PIN, ESC_BR__SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
80003dc8:	30 4b       	mov	r11,4
80003dca:	fe fc 03 16 	ld.w	r12,pc[790]
80003dce:	f0 1f 00 c6 	mcall	800040e4 <motor_init+0x34c>

	
	//timer-channel ESC__TIMER_USED_CHANNEL1 (x = channel = [0/1/2])
	tc_waveform_opt_t wf_opt;
	wf_opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
80003dd2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003dd6:	30 29       	mov	r9,2
80003dd8:	f1 d9 d2 02 	bfins	r8,r9,0x10,0x2
80003ddc:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
80003de0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003de4:	30 19       	mov	r9,1
80003de6:	f1 d9 d2 42 	bfins	r8,r9,0x12,0x2
80003dea:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
80003dee:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003df2:	30 09       	mov	r9,0
80003df4:	f1 d9 d2 82 	bfins	r8,r9,0x14,0x2
80003df8:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
80003dfc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e00:	30 09       	mov	r9,0
80003e02:	f1 d9 d2 c2 	bfins	r8,r9,0x16,0x2
80003e06:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
80003e0a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e0e:	30 29       	mov	r9,2
80003e10:	f1 d9 d3 02 	bfins	r8,r9,0x18,0x2
80003e14:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
80003e18:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e1c:	30 19       	mov	r9,1
80003e1e:	f1 d9 d3 42 	bfins	r8,r9,0x1a,0x2
80003e22:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
80003e26:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e2a:	30 09       	mov	r9,0
80003e2c:	f1 d9 d3 82 	bfins	r8,r9,0x1c,0x2
80003e30:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
80003e34:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e38:	30 09       	mov	r9,0
80003e3a:	f1 d9 d3 c2 	bfins	r8,r9,0x1e,0x2
80003e3e:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.burst = TC_BURST_NOT_GATED; //no burst
80003e42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e46:	30 09       	mov	r9,0
80003e48:	f1 d9 d0 82 	bfins	r8,r9,0x4,0x2
80003e4c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL1; //timer-channel
80003e50:	30 08       	mov	r8,0
80003e52:	ef 48 ff f4 	st.w	r7[-12],r8
	wf_opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
80003e56:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e5a:	30 09       	mov	r9,0
80003e5c:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003e60:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcdis = false; //counter clock disable on RC-Compare: false
80003e64:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e68:	30 09       	mov	r9,0
80003e6a:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80003e6e:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcstop = false; //counter clock stop on RC-Compare: false
80003e72:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e76:	30 09       	mov	r9,0
80003e78:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80003e7c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input
80003e80:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e84:	30 19       	mov	r9,1
80003e86:	f1 d9 d1 42 	bfins	r8,r9,0xa,0x2
80003e8a:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevtedg = TC_SEL_NO_EDGE; //external event edge selection
80003e8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e92:	30 09       	mov	r9,0
80003e94:	f1 d9 d1 02 	bfins	r8,r9,0x8,0x2
80003e98:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.enetrg = false; //event-trigger enable: false
80003e9c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ea0:	30 09       	mov	r9,0
80003ea2:	f1 d9 d1 81 	bfins	r8,r9,0xc,0x1
80003ea6:	ef 48 ff f8 	st.w	r7[-8],r8
	//TIMER_CLOCK1 32 KHz oscillator clock (CLK_32K)
	//TIMER_CLOCK2 PBA Clock / 2
	//TIMER_CLOCK3 PBA Clock / 8
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	wf_opt.tcclks = TC_CLOCK_SOURCE_TC3; // --> prescaler = 8
80003eaa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003eae:	30 29       	mov	r9,2
80003eb0:	f1 d9 d0 03 	bfins	r8,r9,0x0,0x3
80003eb4:	ef 48 ff f8 	st.w	r7[-8],r8
	
	
	//timer-values are calculated on base of (variable) pba-clock (pba_c)
	esc_timer_values.period =  sysclk_get_pba_hz()/2000; //ticks for one (periode=4ms): pba_c/2000 = pba_c/(8/4*1000) = pba_c/(prescaler/periode)
80003eb8:	f0 1f 00 8c 	mcall	800040e8 <motor_init+0x350>
80003ebc:	18 99       	mov	r9,r12
80003ebe:	e0 68 4d d3 	mov	r8,19923
80003ec2:	ea 18 10 62 	orh	r8,0x1062
80003ec6:	f2 08 06 48 	mulu.d	r8,r9,r8
80003eca:	f2 08 16 07 	lsr	r8,r9,0x7
80003ece:	10 99       	mov	r9,r8
80003ed0:	fe f8 02 1c 	ld.w	r8,pc[540]
80003ed4:	91 09       	st.w	r8[0x0],r9
	esc_timer_values.max = esc_timer_values.period/2; //ticks for fastest-signal (2ms)
80003ed6:	fe f8 02 16 	ld.w	r8,pc[534]
80003eda:	70 08       	ld.w	r8,r8[0x0]
80003edc:	f0 09 16 1f 	lsr	r9,r8,0x1f
80003ee0:	f2 08 00 08 	add	r8,r9,r8
80003ee4:	a1 58       	asr	r8,0x1
80003ee6:	10 99       	mov	r9,r8
80003ee8:	fe f8 02 04 	ld.w	r8,pc[516]
80003eec:	91 29       	st.w	r8[0x8],r9
	esc_timer_values.min = esc_timer_values.period/4; //ticks for slowest-signal (1ms)
80003eee:	fe f8 01 fe 	ld.w	r8,pc[510]
80003ef2:	70 08       	ld.w	r8,r8[0x0]
80003ef4:	f0 c9 ff fd 	sub	r9,r8,-3
80003ef8:	58 08       	cp.w	r8,0
80003efa:	f2 08 17 50 	movlt	r8,r9
80003efe:	a3 48       	asr	r8,0x2
80003f00:	10 99       	mov	r9,r8
80003f02:	4f b8       	lddpc	r8,800040ec <motor_init+0x354>
80003f04:	91 19       	st.w	r8[0x4],r9
	esc_timer_values.max_motorspeed = esc_timer_values.max - esc_timer_values.min; //[0; max_motorspeed] = interval for controller
80003f06:	4f a8       	lddpc	r8,800040ec <motor_init+0x354>
80003f08:	70 29       	ld.w	r9,r8[0x8]
80003f0a:	4f 98       	lddpc	r8,800040ec <motor_init+0x354>
80003f0c:	70 18       	ld.w	r8,r8[0x4]
80003f0e:	10 19       	sub	r9,r8
80003f10:	4f 78       	lddpc	r8,800040ec <motor_init+0x354>
80003f12:	91 39       	st.w	r8[0xc],r9
	
	
	
	
	
	wf_opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
80003f14:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f18:	30 29       	mov	r9,2
80003f1a:	f1 d9 d1 a2 	bfins	r8,r9,0xd,0x2
80003f1e:	ef 48 ff f8 	st.w	r7[-8],r8
	tc_init_waveform(TIMER_ESC, &wf_opt); //init waveform, timer-channel=ESC__TIMER_USED_CHANNEL1
80003f22:	ee c8 00 0c 	sub	r8,r7,12
80003f26:	10 9b       	mov	r11,r8
80003f28:	fe 7c 50 00 	mov	r12,-45056
80003f2c:	f0 1f 00 71 	mcall	800040f0 <motor_init+0x358>
	
	
	//edit for channel 1
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
80003f30:	30 18       	mov	r8,1
80003f32:	ef 48 ff f4 	st.w	r7[-12],r8
	tc_init_waveform(TIMER_ESC, &wf_opt);
80003f36:	ee c8 00 0c 	sub	r8,r7,12
80003f3a:	10 9b       	mov	r11,r8
80003f3c:	fe 7c 50 00 	mov	r12,-45056
80003f40:	f0 1f 00 6c 	mcall	800040f0 <motor_init+0x358>
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003f44:	30 08       	mov	r8,0
80003f46:	ef 48 ff fc 	st.w	r7[-4],r8
80003f4a:	c0 e8       	rjmp	80003f66 <motor_init+0x1ce>
	{
		esc_timer_compare_values[i] = esc_timer_values.min;
80003f4c:	ee fa ff fc 	ld.w	r10,r7[-4]
80003f50:	4e 78       	lddpc	r8,800040ec <motor_init+0x354>
80003f52:	70 18       	ld.w	r8,r8[0x4]
80003f54:	5c 88       	casts.h	r8
80003f56:	4e 89       	lddpc	r9,800040f4 <motor_init+0x35c>
80003f58:	f2 0a 0a 18 	st.h	r9[r10<<0x1],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
	tc_init_waveform(TIMER_ESC, &wf_opt);
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003f5c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003f60:	2f f8       	sub	r8,-1
80003f62:	ef 48 ff fc 	st.w	r7[-4],r8
80003f66:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003f6a:	58 38       	cp.w	r8,3
80003f6c:	fe 98 ff f0 	brls	80003f4c <motor_init+0x1b4>
		esc_timer_compare_values[i] = esc_timer_values.min;
	}
	
	
	//set pwm-frequency
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.period);
80003f70:	4d f8       	lddpc	r8,800040ec <motor_init+0x354>
80003f72:	70 08       	ld.w	r8,r8[0x0]
80003f74:	5c 88       	casts.h	r8
80003f76:	5c 78       	castu.h	r8
80003f78:	10 9a       	mov	r10,r8
80003f7a:	30 0b       	mov	r11,0
80003f7c:	fe 7c 50 00 	mov	r12,-45056
80003f80:	f0 1f 00 5e 	mcall	800040f8 <motor_init+0x360>
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.period);
80003f84:	4d a8       	lddpc	r8,800040ec <motor_init+0x354>
80003f86:	70 08       	ld.w	r8,r8[0x0]
80003f88:	5c 88       	casts.h	r8
80003f8a:	5c 78       	castu.h	r8
80003f8c:	10 9a       	mov	r10,r8
80003f8e:	30 1b       	mov	r11,1
80003f90:	fe 7c 50 00 	mov	r12,-45056
80003f94:	f0 1f 00 59 	mcall	800040f8 <motor_init+0x360>
	
	
	//pre-fill
	esc_timer_compare_values[MOTOR_POS_FL] = esc_timer_values.min;
80003f98:	4d 58       	lddpc	r8,800040ec <motor_init+0x354>
80003f9a:	70 18       	ld.w	r8,r8[0x4]
80003f9c:	5c 88       	casts.h	r8
80003f9e:	4d 69       	lddpc	r9,800040f4 <motor_init+0x35c>
80003fa0:	b2 08       	st.h	r9[0x0],r8
	esc_timer_compare_values[MOTOR_POS_FR] = esc_timer_values.min;
80003fa2:	4d 38       	lddpc	r8,800040ec <motor_init+0x354>
80003fa4:	70 18       	ld.w	r8,r8[0x4]
80003fa6:	5c 88       	casts.h	r8
80003fa8:	4d 39       	lddpc	r9,800040f4 <motor_init+0x35c>
80003faa:	b2 18       	st.h	r9[0x2],r8
	esc_timer_compare_values[MOTOR_POS_BL] = esc_timer_values.min;
80003fac:	4d 08       	lddpc	r8,800040ec <motor_init+0x354>
80003fae:	70 18       	ld.w	r8,r8[0x4]
80003fb0:	5c 88       	casts.h	r8
80003fb2:	4d 19       	lddpc	r9,800040f4 <motor_init+0x35c>
80003fb4:	b2 28       	st.h	r9[0x4],r8
	esc_timer_compare_values[MOTOR_POS_BR] = esc_timer_values.min;
80003fb6:	4c e8       	lddpc	r8,800040ec <motor_init+0x354>
80003fb8:	70 18       	ld.w	r8,r8[0x4]
80003fba:	5c 88       	casts.h	r8
80003fbc:	4c e9       	lddpc	r9,800040f4 <motor_init+0x35c>
80003fbe:	b2 38       	st.h	r9[0x6],r8
	
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min); 
80003fc0:	4c b8       	lddpc	r8,800040ec <motor_init+0x354>
80003fc2:	70 18       	ld.w	r8,r8[0x4]
80003fc4:	5c 88       	casts.h	r8
80003fc6:	5c 78       	castu.h	r8
80003fc8:	10 9a       	mov	r10,r8
80003fca:	30 0b       	mov	r11,0
80003fcc:	fe 7c 50 00 	mov	r12,-45056
80003fd0:	f0 1f 00 4b 	mcall	800040fc <motor_init+0x364>
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80003fd4:	4c 68       	lddpc	r8,800040ec <motor_init+0x354>
80003fd6:	70 18       	ld.w	r8,r8[0x4]
80003fd8:	5c 88       	casts.h	r8
80003fda:	5c 78       	castu.h	r8
80003fdc:	10 9a       	mov	r10,r8
80003fde:	30 1b       	mov	r11,1
80003fe0:	fe 7c 50 00 	mov	r12,-45056
80003fe4:	f0 1f 00 46 	mcall	800040fc <motor_init+0x364>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003fe8:	4c 18       	lddpc	r8,800040ec <motor_init+0x354>
80003fea:	70 18       	ld.w	r8,r8[0x4]
80003fec:	5c 88       	casts.h	r8
80003fee:	5c 78       	castu.h	r8
80003ff0:	10 9a       	mov	r10,r8
80003ff2:	30 0b       	mov	r11,0
80003ff4:	fe 7c 50 00 	mov	r12,-45056
80003ff8:	f0 1f 00 42 	mcall	80004100 <motor_init+0x368>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80003ffc:	4b c8       	lddpc	r8,800040ec <motor_init+0x354>
80003ffe:	70 18       	ld.w	r8,r8[0x4]
80004000:	5c 88       	casts.h	r8
80004002:	5c 78       	castu.h	r8
80004004:	10 9a       	mov	r10,r8
80004006:	30 1b       	mov	r11,1
80004008:	fe 7c 50 00 	mov	r12,-45056
8000400c:	f0 1f 00 3d 	mcall	80004100 <motor_init+0x368>
	
	
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL1); //starting timer-channel
80004010:	30 0b       	mov	r11,0
80004012:	fe 7c 50 00 	mov	r12,-45056
80004016:	f0 1f 00 3c 	mcall	80004104 <motor_init+0x36c>
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
8000401a:	30 1b       	mov	r11,1
8000401c:	fe 7c 50 00 	mov	r12,-45056
80004020:	f0 1f 00 39 	mcall	80004104 <motor_init+0x36c>
	
	
	
	
	tc_interrupt_t ir_conf;
	ir_conf.covfs = 0; // counter-overflow-interrupt
80004024:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004028:	30 09       	mov	r9,0
8000402a:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
8000402e:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpas = 0; // RA-compare-interrupt
80004032:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004036:	30 09       	mov	r9,0
80004038:	f1 d9 d0 41 	bfins	r8,r9,0x2,0x1
8000403c:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpbs = 0; // RB-compare-interrupt
80004040:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004044:	30 09       	mov	r9,0
80004046:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000404a:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpcs = 1; // RC-compare-interrupt
8000404e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004052:	30 19       	mov	r9,1
80004054:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80004058:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.etrgs = 0; // external-trigger-interrupt
8000405c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004060:	30 09       	mov	r9,0
80004062:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80004066:	ef 48 ff f0 	st.w	r7[-16],r8
	//ir_conf.int // function?
	ir_conf.ldras = 0; // RA-load-interrupt
8000406a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000406e:	30 09       	mov	r9,0
80004070:	f1 d9 d0 a1 	bfins	r8,r9,0x5,0x1
80004074:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.ldrbs = 0; // RB-load-interrupt
80004078:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000407c:	30 09       	mov	r9,0
8000407e:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80004082:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.lovrs = 0; // load-overrun-interrupt
80004086:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000408a:	30 09       	mov	r9,0
8000408c:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80004090:	ef 48 ff f0 	st.w	r7[-16],r8
	
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, &ir_conf);
80004094:	ee c8 00 10 	sub	r8,r7,16
80004098:	10 9a       	mov	r10,r8
8000409a:	30 0b       	mov	r11,0
8000409c:	fe 7c 50 00 	mov	r12,-45056
800040a0:	f0 1f 00 1a 	mcall	80004108 <motor_init+0x370>
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, &ir_conf);
800040a4:	ee c8 00 10 	sub	r8,r7,16
800040a8:	10 9a       	mov	r10,r8
800040aa:	30 1b       	mov	r11,1
800040ac:	fe 7c 50 00 	mov	r12,-45056
800040b0:	f0 1f 00 16 	mcall	80004108 <motor_init+0x370>
	
	//Disable_global_interrupt(); //was done previously --> in board_init() (init.c)
	//INTC_init_interrupts(); //initializing hardware-interrupt-controller
	
	//Register the RTC interrupt handler to the interrupt controller
	INTC_register_interrupt(&t_c1_rc_isr, AVR32_TC_IRQ0, AVR32_INTC_INT0);
800040b4:	30 0a       	mov	r10,0
800040b6:	e0 6b 01 c0 	mov	r11,448
800040ba:	49 5c       	lddpc	r12,8000410c <motor_init+0x374>
800040bc:	f0 1f 00 15 	mcall	80004110 <motor_init+0x378>
	INTC_register_interrupt(&t_c2_rc_isr, AVR32_TC_IRQ1, AVR32_INTC_INT0);
800040c0:	30 0a       	mov	r10,0
800040c2:	e0 6b 01 c1 	mov	r11,449
800040c6:	49 4c       	lddpc	r12,80004114 <motor_init+0x37c>
800040c8:	f0 1f 00 12 	mcall	80004110 <motor_init+0x378>
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_STDBY);
800040cc:	30 3c       	mov	r12,3
800040ce:	f0 1f 00 13 	mcall	80004118 <motor_init+0x380>
#endif
};
800040d2:	2f cd       	sub	sp,-16
800040d4:	e3 cd 80 80 	ldm	sp++,r7,pc
800040d8:	80 00       	ld.sh	r0,r0[0x0]
800040da:	3c 8c       	mov	r12,-56
800040dc:	80 00       	ld.sh	r0,r0[0x0]
800040de:	3a c4       	mov	r4,-84
800040e0:	80 00       	ld.sh	r0,r0[0x0]
800040e2:	d0 48       	*unknown*
800040e4:	80 00       	ld.sh	r0,r0[0x0]
800040e6:	2c 44       	sub	r4,-60
800040e8:	80 00       	ld.sh	r0,r0[0x0]
800040ea:	3a 4c       	mov	r12,-92
800040ec:	00 00       	add	r0,r0
800040ee:	06 70       	tst	r0,r3
800040f0:	80 00       	ld.sh	r0,r0[0x0]
800040f2:	5b fc       	cp.w	r12,-1
800040f4:	00 00       	add	r0,r0
800040f6:	06 80       	andn	r0,r3
800040f8:	80 00       	ld.sh	r0,r0[0x0]
800040fa:	5e b4       	rethi	r4
800040fc:	80 00       	ld.sh	r0,r0[0x0]
800040fe:	5d c4       	*unknown*
80004100:	80 00       	ld.sh	r0,r0[0x0]
80004102:	5e 3c       	retlo	r12
80004104:	80 00       	ld.sh	r0,r0[0x0]
80004106:	5d 50       	*unknown*
80004108:	80 00       	ld.sh	r0,r0[0x0]
8000410a:	5a 14       	cp.w	r4,-31
8000410c:	80 00       	ld.sh	r0,r0[0x0]
8000410e:	41 1c       	lddsp	r12,sp[0x44]
80004110:	80 00       	ld.sh	r0,r0[0x0]
80004112:	6e d8       	ld.w	r8,r7[0x34]
80004114:	80 00       	ld.sh	r0,r0[0x0]
80004116:	41 6c       	lddsp	r12,sp[0x58]
80004118:	80 00       	ld.sh	r0,r0[0x0]
8000411a:	3d 40       	mov	r0,-44

8000411c <t_c1_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c1_rc_isr(void)
{
8000411c:	eb cd 40 80 	pushm	r7,lr
80004120:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_A]);
80004122:	48 f8       	lddpc	r8,8000415c <t_c1_rc_isr+0x40>
80004124:	90 38       	ld.sh	r8,r8[0x6]
80004126:	5c 88       	casts.h	r8
80004128:	5c 78       	castu.h	r8
8000412a:	10 9a       	mov	r10,r8
8000412c:	30 0b       	mov	r11,0
8000412e:	fe 7c 50 00 	mov	r12,-45056
80004132:	f0 1f 00 0c 	mcall	80004160 <t_c1_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_B]);
80004136:	48 a8       	lddpc	r8,8000415c <t_c1_rc_isr+0x40>
80004138:	90 28       	ld.sh	r8,r8[0x4]
8000413a:	5c 88       	casts.h	r8
8000413c:	5c 78       	castu.h	r8
8000413e:	10 9a       	mov	r10,r8
80004140:	30 0b       	mov	r11,0
80004142:	fe 7c 50 00 	mov	r12,-45056
80004146:	f0 1f 00 08 	mcall	80004164 <t_c1_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL1);
8000414a:	30 0b       	mov	r11,0
8000414c:	fe 7c 50 00 	mov	r12,-45056
80004150:	f0 1f 00 06 	mcall	80004168 <t_c1_rc_isr+0x4c>
	//testInteger = 222;
}
80004154:	e3 cd 40 80 	ldm	sp++,r7,lr
80004158:	d6 03       	rete
8000415a:	00 00       	add	r0,r0
8000415c:	00 00       	add	r0,r0
8000415e:	06 80       	andn	r0,r3
80004160:	80 00       	ld.sh	r0,r0[0x0]
80004162:	5d c4       	*unknown*
80004164:	80 00       	ld.sh	r0,r0[0x0]
80004166:	5e 3c       	retlo	r12
80004168:	80 00       	ld.sh	r0,r0[0x0]
8000416a:	5d 8a       	*unknown*

8000416c <t_c2_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c2_rc_isr(void)
{
8000416c:	eb cd 40 80 	pushm	r7,lr
80004170:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_A]);
80004172:	48 f8       	lddpc	r8,800041ac <t_c2_rc_isr+0x40>
80004174:	90 18       	ld.sh	r8,r8[0x2]
80004176:	5c 88       	casts.h	r8
80004178:	5c 78       	castu.h	r8
8000417a:	10 9a       	mov	r10,r8
8000417c:	30 1b       	mov	r11,1
8000417e:	fe 7c 50 00 	mov	r12,-45056
80004182:	f0 1f 00 0c 	mcall	800041b0 <t_c2_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_B]);
80004186:	48 a8       	lddpc	r8,800041ac <t_c2_rc_isr+0x40>
80004188:	90 08       	ld.sh	r8,r8[0x0]
8000418a:	5c 88       	casts.h	r8
8000418c:	5c 78       	castu.h	r8
8000418e:	10 9a       	mov	r10,r8
80004190:	30 1b       	mov	r11,1
80004192:	fe 7c 50 00 	mov	r12,-45056
80004196:	f0 1f 00 08 	mcall	800041b4 <t_c2_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
8000419a:	30 1b       	mov	r11,1
8000419c:	fe 7c 50 00 	mov	r12,-45056
800041a0:	f0 1f 00 06 	mcall	800041b8 <t_c2_rc_isr+0x4c>
	//testInteger = 333;
}
800041a4:	e3 cd 40 80 	ldm	sp++,r7,lr
800041a8:	d6 03       	rete
800041aa:	00 00       	add	r0,r0
800041ac:	00 00       	add	r0,r0
800041ae:	06 80       	andn	r0,r3
800041b0:	80 00       	ld.sh	r0,r0[0x0]
800041b2:	5d c4       	*unknown*
800041b4:	80 00       	ld.sh	r0,r0[0x0]
800041b6:	5e 3c       	retlo	r12
800041b8:	80 00       	ld.sh	r0,r0[0x0]
800041ba:	5d 8a       	*unknown*

800041bc <set_motor_speeds>:
// -1 as motor_speed in struct means that the specific speed is not set
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
800041bc:	eb cd 40 80 	pushm	r7,lr
800041c0:	1a 97       	mov	r7,sp
800041c2:	20 1d       	sub	sp,4
800041c4:	ee c8 ff f8 	sub	r8,r7,-8
	for (uint_fast8_t i=0; i<4; ++i)
800041c8:	30 09       	mov	r9,0
800041ca:	ef 49 ff fc 	st.w	r7[-4],r9
800041ce:	c4 28       	rjmp	80004252 <set_motor_speeds+0x96>
	{
		if (motor_speeds.position[i] != -1)
800041d0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800041d4:	f0 09 04 1a 	ld.sh	r10,r8[r9<<0x1]
800041d8:	3f f9       	mov	r9,-1
800041da:	f2 0a 19 00 	cp.h	r10,r9
800041de:	c3 50       	breq	80004248 <set_motor_speeds+0x8c>
		{
			if (motor_speeds.position[i] < 0) // check underflow
800041e0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800041e4:	f0 09 04 1a 	ld.sh	r10,r8[r9<<0x1]
800041e8:	30 09       	mov	r9,0
800041ea:	f2 0a 19 00 	cp.h	r10,r9
800041ee:	c0 a4       	brge	80004202 <set_motor_speeds+0x46>
			{
				esc_timer_compare_values[i] = esc_timer_values.min;
800041f0:	ee fb ff fc 	ld.w	r11,r7[-4]
800041f4:	49 c9       	lddpc	r9,80004264 <set_motor_speeds+0xa8>
800041f6:	72 19       	ld.w	r9,r9[0x4]
800041f8:	5c 89       	casts.h	r9
800041fa:	49 ca       	lddpc	r10,80004268 <set_motor_speeds+0xac>
800041fc:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
80004200:	c2 48       	rjmp	80004248 <set_motor_speeds+0x8c>
			}
			else if (motor_speeds.position[i] > esc_timer_values.max_motorspeed) // check overflow
80004202:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004206:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
8000420a:	12 9a       	mov	r10,r9
8000420c:	49 69       	lddpc	r9,80004264 <set_motor_speeds+0xa8>
8000420e:	72 39       	ld.w	r9,r9[0xc]
80004210:	12 3a       	cp.w	r10,r9
80004212:	e0 8a 00 0b 	brle	80004228 <set_motor_speeds+0x6c>
			{
				esc_timer_compare_values[i] = esc_timer_values.max;
80004216:	ee fb ff fc 	ld.w	r11,r7[-4]
8000421a:	49 39       	lddpc	r9,80004264 <set_motor_speeds+0xa8>
8000421c:	72 29       	ld.w	r9,r9[0x8]
8000421e:	5c 89       	casts.h	r9
80004220:	49 2a       	lddpc	r10,80004268 <set_motor_speeds+0xac>
80004222:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
80004226:	c1 18       	rjmp	80004248 <set_motor_speeds+0x8c>
			}
			else
			{
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
80004228:	ee fb ff fc 	ld.w	r11,r7[-4]
8000422c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004230:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
80004234:	12 9a       	mov	r10,r9
80004236:	48 c9       	lddpc	r9,80004264 <set_motor_speeds+0xa8>
80004238:	72 19       	ld.w	r9,r9[0x4]
8000423a:	5c 89       	casts.h	r9
8000423c:	f4 09 00 09 	add	r9,r10,r9
80004240:	5c 89       	casts.h	r9
80004242:	48 aa       	lddpc	r10,80004268 <set_motor_speeds+0xac>
80004244:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
	for (uint_fast8_t i=0; i<4; ++i)
80004248:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000424c:	2f f9       	sub	r9,-1
8000424e:	ef 49 ff fc 	st.w	r7[-4],r9
80004252:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004256:	58 39       	cp.w	r9,3
80004258:	fe 98 ff bc 	brls	800041d0 <set_motor_speeds+0x14>
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
			}
		}
	}
}
8000425c:	2f fd       	sub	sp,-4
8000425e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004262:	00 00       	add	r0,r0
80004264:	00 00       	add	r0,r0
80004266:	06 70       	tst	r0,r3
80004268:	00 00       	add	r0,r0
8000426a:	06 80       	andn	r0,r3
8000426c:	45 09       	lddsp	r9,sp[0x140]
8000426e:	25 69       	sub	r9,86
80004270:	09 25       	ld.uh	r5,r4++
80004272:	69 09       	ld.w	r9,r4[0x40]
80004274:	25 69       	sub	r9,86
80004276:	0a 00       	add	r0,r5
80004278:	4d 09       	lddpc	r9,800043b8 <pid_init+0x24>
8000427a:	25 69       	sub	r9,86
8000427c:	09 25       	ld.uh	r5,r4++
8000427e:	69 09       	ld.w	r9,r4[0x40]
80004280:	25 69       	sub	r9,86
80004282:	09 25       	ld.uh	r5,r4++
80004284:	69 0a       	ld.w	r10,r4[0x40]
	...

80004288 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80004288:	eb cd 40 80 	pushm	r7,lr
8000428c:	1a 97       	mov	r7,sp
8000428e:	20 cd       	sub	sp,48
80004290:	ef 4c ff d4 	st.w	r7[-44],r12
80004294:	16 98       	mov	r8,r11
80004296:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
8000429a:	ef 38 ff d0 	ld.ub	r8,r7[-48]
8000429e:	ee f9 ff d4 	ld.w	r9,r7[-44]
800042a2:	ef 49 ff dc 	st.w	r7[-36],r9
800042a6:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
800042aa:	ef 39 ff db 	ld.ub	r9,r7[-37]
800042ae:	30 08       	mov	r8,0
800042b0:	f0 09 18 00 	cp.b	r9,r8
800042b4:	c2 10       	breq	800042f6 <ioport_set_pin_level+0x6e>
800042b6:	ee f8 ff dc 	ld.w	r8,r7[-36]
800042ba:	ef 48 ff e0 	st.w	r7[-32],r8
800042be:	ee f8 ff e0 	ld.w	r8,r7[-32]
800042c2:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800042c6:	ee f8 ff e4 	ld.w	r8,r7[-28]
800042ca:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800042cc:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800042d0:	ee f8 ff e8 	ld.w	r8,r7[-24]
800042d4:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800042d6:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800042da:	ee f9 ff dc 	ld.w	r9,r7[-36]
800042de:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800042e2:	ee f9 ff ec 	ld.w	r9,r7[-20]
800042e6:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800042ea:	30 1a       	mov	r10,1
800042ec:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800042f0:	f1 49 00 54 	st.w	r8[84],r9
800042f4:	c2 08       	rjmp	80004334 <ioport_set_pin_level+0xac>
800042f6:	ee f8 ff dc 	ld.w	r8,r7[-36]
800042fa:	ef 48 ff f0 	st.w	r7[-16],r8
800042fe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004302:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004306:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000430a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000430c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004310:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004314:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004316:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000431a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000431e:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004322:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004326:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000432a:	30 1a       	mov	r10,1
8000432c:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004330:	f1 49 00 58 	st.w	r8[88],r9
}
80004334:	2f 4d       	sub	sp,-48
80004336:	e3 cd 80 80 	ldm	sp++,r7,pc

8000433a <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
8000433a:	eb cd 40 80 	pushm	r7,lr
8000433e:	1a 97       	mov	r7,sp
80004340:	20 6d       	sub	sp,24
80004342:	ef 4c ff e8 	st.w	r7[-24],r12
80004346:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000434a:	ef 48 ff ec 	st.w	r7[-20],r8
8000434e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004352:	ef 48 ff f0 	st.w	r7[-16],r8
80004356:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000435a:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000435e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004362:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004364:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004368:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000436c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000436e:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
80004372:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004376:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000437a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000437e:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004382:	30 1a       	mov	r10,1
80004384:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
80004388:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
8000438c:	2f ad       	sub	sp,-24
8000438e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004392:	d7 03       	nop

80004394 <pid_init>:
#endif	

int_fast32_t volatile act_time = 0;

void pid_init(void)
{
80004394:	eb cd 40 80 	pushm	r7,lr
80004398:	1a 97       	mov	r7,sp
		test_set.p = 1;
		test_set.i = 1000;
		test_set.d = 10;
		ioport_set_pin_mode(GPIO_PB18,IOPORT_MODE_PULLUP);
	#endif
	act_time = (int_fast32_t) ast_get_per_time_ms(AST_PIR_PID_PRESCALSER);
8000439a:	30 dc       	mov	r12,13
8000439c:	f0 1f 00 07 	mcall	800043b8 <pid_init+0x24>
800043a0:	18 98       	mov	r8,r12
800043a2:	10 99       	mov	r9,r8
800043a4:	48 68       	lddpc	r8,800043bc <pid_init+0x28>
800043a6:	91 09       	st.w	r8[0x0],r9
	ast_set_periodic_interrupt(AST_RTC,AST_PIR_PID_PRESCALSER,AST_PIR_PID);
800043a8:	30 0a       	mov	r10,0
800043aa:	30 db       	mov	r11,13
800043ac:	fe 7c 18 00 	mov	r12,-59392
800043b0:	f0 1f 00 04 	mcall	800043c0 <pid_init+0x2c>
}
800043b4:	e3 cd 80 80 	ldm	sp++,r7,pc
800043b8:	80 00       	ld.sh	r0,r0[0x0]
800043ba:	26 58       	sub	r8,101
800043bc:	00 00       	add	r0,r0
800043be:	05 14       	ld.sh	r4,r2++
800043c0:	80 00       	ld.sh	r0,r0[0x0]
800043c2:	26 f8       	sub	r8,111

800043c4 <calculate_actuating_variable>:

//w is set value, x is the actual meassured value	
//w ist Sollwert, x ist Istwert
int_fast32_t calculate_actuating_variable(pid_settings_t _set, int_fast32_t w, int_fast32_t x, pid_tmp *_tmp)
{
800043c4:	eb cd 40 80 	pushm	r7,lr
800043c8:	1a 97       	mov	r7,sp
800043ca:	20 6d       	sub	sp,24
800043cc:	ee c8 ff f8 	sub	r8,r7,-8
800043d0:	ef 4c ff f0 	st.w	r7[-16],r12
800043d4:	ef 4b ff ec 	st.w	r7[-20],r11
800043d8:	ef 4a ff e8 	st.w	r7[-24],r10
	
	int_fast32_t e,y;
	
	e = w - x;			//Calculating the control deviation
800043dc:	ee fa ff f0 	ld.w	r10,r7[-16]
800043e0:	ee f9 ff ec 	ld.w	r9,r7[-20]
800043e4:	f4 09 01 09 	sub	r9,r10,r9
800043e8:	ef 49 ff f4 	st.w	r7[-12],r9
	
	if(abs(e) > 180*16)
800043ec:	ee f9 ff f4 	ld.w	r9,r7[-12]
800043f0:	ef 49 ff fc 	st.w	r7[-4],r9
800043f4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800043f8:	5c 49       	abs	r9
800043fa:	ef 49 ff fc 	st.w	r7[-4],r9
800043fe:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004402:	e0 49 0b 40 	cp.w	r9,2880
80004406:	e0 8a 00 14 	brle	8000442e <calculate_actuating_variable+0x6a>
	{
		e += (w>x)?(-360*16):(360*16);
8000440a:	ee fa ff f0 	ld.w	r10,r7[-16]
8000440e:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004412:	12 3a       	cp.w	r10,r9
80004414:	e0 8a 00 05 	brle	8000441e <calculate_actuating_variable+0x5a>
80004418:	fe 79 e9 80 	mov	r9,-5760
8000441c:	c0 38       	rjmp	80004422 <calculate_actuating_variable+0x5e>
8000441e:	e0 69 16 80 	mov	r9,5760
80004422:	ee fa ff f4 	ld.w	r10,r7[-12]
80004426:	f4 09 00 09 	add	r9,r10,r9
8000442a:	ef 49 ff f4 	st.w	r7[-12],r9
	}

	//e = e << PID_SHIFT_AMOUNT;
	
	if(_tmp->wind_up == WIND_UP_OFF) _tmp->e_int += e;
8000442e:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004432:	72 29       	ld.w	r9,r9[0x8]
80004434:	58 09       	cp.w	r9,0
80004436:	c0 b1       	brne	8000444c <calculate_actuating_variable+0x88>
80004438:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000443c:	72 1a       	ld.w	r10,r9[0x4]
8000443e:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004442:	12 0a       	add	r10,r9
80004444:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004448:	93 1a       	st.w	r9[0x4],r10
8000444a:	c2 78       	rjmp	80004498 <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_NEG && e > 0) _tmp->e_int += e;
8000444c:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004450:	72 29       	ld.w	r9,r9[0x8]
80004452:	58 29       	cp.w	r9,2
80004454:	c1 01       	brne	80004474 <calculate_actuating_variable+0xb0>
80004456:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000445a:	58 09       	cp.w	r9,0
8000445c:	e0 8a 00 0c 	brle	80004474 <calculate_actuating_variable+0xb0>
80004460:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004464:	72 1a       	ld.w	r10,r9[0x4]
80004466:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000446a:	12 0a       	add	r10,r9
8000446c:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004470:	93 1a       	st.w	r9[0x4],r10
80004472:	c1 38       	rjmp	80004498 <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_POS && e < 0) _tmp->e_int += e;
80004474:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004478:	72 29       	ld.w	r9,r9[0x8]
8000447a:	58 19       	cp.w	r9,1
8000447c:	c0 e1       	brne	80004498 <calculate_actuating_variable+0xd4>
8000447e:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004482:	58 09       	cp.w	r9,0
80004484:	c0 a4       	brge	80004498 <calculate_actuating_variable+0xd4>
80004486:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000448a:	72 1a       	ld.w	r10,r9[0x4]
8000448c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004490:	12 0a       	add	r10,r9
80004492:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004496:	93 1a       	st.w	r9[0x4],r10
	
		
	//Calculating the actuation variable out of the controlled system include a proportional, integration and a differentation part
	// y = KP * e + KI * INT(e,dt) + KD (de/dt)
	y = _set.p * e;
80004498:	70 0a       	ld.w	r10,r8[0x0]
8000449a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000449e:	f4 09 02 49 	mul	r9,r10,r9
800044a2:	ef 49 ff f8 	st.w	r7[-8],r9
	if (_set.i != 0) y += (_tmp->e_int * act_time) / _set.i;
800044a6:	70 19       	ld.w	r9,r8[0x4]
800044a8:	58 09       	cp.w	r9,0
800044aa:	c1 30       	breq	800044d0 <calculate_actuating_variable+0x10c>
800044ac:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044b0:	72 1a       	ld.w	r10,r9[0x4]
800044b2:	4a 29       	lddpc	r9,80004538 <calculate_actuating_variable+0x174>
800044b4:	72 09       	ld.w	r9,r9[0x0]
800044b6:	f4 09 02 49 	mul	r9,r10,r9
800044ba:	70 1a       	ld.w	r10,r8[0x4]
800044bc:	f2 0a 0d 0a 	divu	r10,r9,r10
800044c0:	14 99       	mov	r9,r10
800044c2:	12 9a       	mov	r10,r9
800044c4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800044c8:	f4 09 00 09 	add	r9,r10,r9
800044cc:	ef 49 ff f8 	st.w	r7[-8],r9
	y += _set.d *(e - _tmp->e_old)/act_time;
800044d0:	70 29       	ld.w	r9,r8[0x8]
800044d2:	ee f8 ff e8 	ld.w	r8,r7[-24]
800044d6:	70 08       	ld.w	r8,r8[0x0]
800044d8:	ee fa ff f4 	ld.w	r10,r7[-12]
800044dc:	f4 08 01 08 	sub	r8,r10,r8
800044e0:	f2 08 02 48 	mul	r8,r9,r8
800044e4:	49 59       	lddpc	r9,80004538 <calculate_actuating_variable+0x174>
800044e6:	72 09       	ld.w	r9,r9[0x0]
800044e8:	f0 09 0d 08 	divu	r8,r8,r9
800044ec:	10 99       	mov	r9,r8
800044ee:	ee f8 ff f8 	ld.w	r8,r7[-8]
800044f2:	f2 08 00 08 	add	r8,r9,r8
800044f6:	ef 48 ff f8 	st.w	r7[-8],r8
	
	_tmp->wind_up = (y >= esc_timer_values.max_motorspeed)?WIND_UP_POS:(y <= 0)?WIND_UP_NEG:WIND_UP_OFF;
800044fa:	49 18       	lddpc	r8,8000453c <calculate_actuating_variable+0x178>
800044fc:	70 39       	ld.w	r9,r8[0xc]
800044fe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004502:	10 39       	cp.w	r9,r8
80004504:	e0 8a 00 0b 	brle	8000451a <calculate_actuating_variable+0x156>
80004508:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000450c:	58 08       	cp.w	r8,0
8000450e:	e0 89 00 04 	brgt	80004516 <calculate_actuating_variable+0x152>
80004512:	30 28       	mov	r8,2
80004514:	c0 28       	rjmp	80004518 <calculate_actuating_variable+0x154>
80004516:	30 08       	mov	r8,0
80004518:	c0 28       	rjmp	8000451c <calculate_actuating_variable+0x158>
8000451a:	30 18       	mov	r8,1
8000451c:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004520:	93 28       	st.w	r9[0x8],r8
	
	//Speichern des Wertes fr die nchste Regelung
	//Save the Control Deviation for the next controlling cycle
	_tmp->e_old = e;
80004522:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004526:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000452a:	91 09       	st.w	r8[0x0],r9

	return y; // >> PID_SHIFT_AMOUNT;
8000452c:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80004530:	10 9c       	mov	r12,r8
80004532:	2f ad       	sub	sp,-24
80004534:	e3 cd 80 80 	ldm	sp++,r7,pc
80004538:	00 00       	add	r0,r0
8000453a:	05 14       	ld.sh	r4,r2++
8000453c:	00 00       	add	r0,r0
8000453e:	06 70       	tst	r0,r3

80004540 <pid_control>:
	
void pid_control()
{
80004540:	eb cd 40 c0 	pushm	r6-r7,lr
80004544:	1a 97       	mov	r7,sp
80004546:	21 8d       	sub	sp,96
	ioport_toggle_pin_level(LED_B_SENS);
80004548:	30 ec       	mov	r12,14
8000454a:	f0 1f 00 ce 	mcall	80004880 <pid_control+0x340>
	ioport_set_pin_level(GPIO_PA25, HIGH);
8000454e:	30 1b       	mov	r11,1
80004550:	31 9c       	mov	r12,25
80004552:	f0 1f 00 cd 	mcall	80004884 <pid_control+0x344>
		speed.position[MOTOR_POS_FL] = test_tmp.wind_up;
		speed.position[MOTOR_POS_FR] = test_w;
		speed.position[MOTOR_POS_BL] = a;
		speed.position[MOTOR_POS_BR] = test_tmp.e_int;
	#else
		communication_frame_out.sensor_euler =  sensor_read_euler();
80004556:	fe f6 03 32 	ld.w	r6,pc[818]
8000455a:	ee c8 00 60 	sub	r8,r7,96
8000455e:	10 9c       	mov	r12,r8
80004560:	f0 1f 00 cb 	mcall	8000488c <pid_control+0x34c>
80004564:	0c 98       	mov	r8,r6
80004566:	ee c9 00 60 	sub	r9,r7,96
8000456a:	30 6a       	mov	r10,6
8000456c:	12 9b       	mov	r11,r9
8000456e:	10 9c       	mov	r12,r8
80004570:	f0 1f 00 c8 	mcall	80004890 <pid_control+0x350>
		struct bno055_euler_t volatile y = {0,0,0};
80004574:	30 08       	mov	r8,0
80004576:	ef 58 ff ea 	st.h	r7[-22],r8
8000457a:	30 08       	mov	r8,0
8000457c:	ef 58 ff ec 	st.h	r7[-20],r8
80004580:	30 08       	mov	r8,0
80004582:	ef 58 ff ee 	st.h	r7[-18],r8
		
		//throttle constant for the controller
		uint_fast32_t volatile _thr = 0;
80004586:	30 08       	mov	r8,0
80004588:	ef 48 ff e4 	st.w	r7[-28],r8
		static volatile pid_tmp r_tmp = {0,0,false};
	//	static pid_tmp thr_tmp = {0,0};
	
	
		//calculate all actuating variables 
		y.p = calculate_actuating_variable(set.pid_pitch, (communication_frame_in.app_euler.p<0)?communication_frame_in.app_euler.p+360*16:communication_frame_in.app_euler.p, (communication_frame_out.sensor_euler.p<0)?communication_frame_out.sensor_euler.p+360*16:communication_frame_out.sensor_euler.p, &p_tmp);
8000458c:	fe f8 02 fc 	ld.w	r8,pc[764]
80004590:	11 c9       	ld.ub	r9,r8[0x4]
80004592:	5c 59       	castu.b	r9
80004594:	a9 69       	lsl	r9,0x8
80004596:	11 d8       	ld.ub	r8,r8[0x5]
80004598:	5c 58       	castu.b	r8
8000459a:	12 48       	or	r8,r9
8000459c:	b1 68       	lsl	r8,0x10
8000459e:	b1 48       	asr	r8,0x10
800045a0:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800045a4:	30 08       	mov	r8,0
800045a6:	f0 09 19 00 	cp.h	r9,r8
800045aa:	c0 f4       	brge	800045c8 <pid_control+0x88>
800045ac:	fe f8 02 dc 	ld.w	r8,pc[732]
800045b0:	11 c9       	ld.ub	r9,r8[0x4]
800045b2:	5c 59       	castu.b	r9
800045b4:	a9 69       	lsl	r9,0x8
800045b6:	11 d8       	ld.ub	r8,r8[0x5]
800045b8:	5c 58       	castu.b	r8
800045ba:	12 48       	or	r8,r9
800045bc:	b1 68       	lsl	r8,0x10
800045be:	b1 48       	asr	r8,0x10
800045c0:	5c 88       	casts.h	r8
800045c2:	f0 cb e9 80 	sub	r11,r8,-5760
800045c6:	c0 d8       	rjmp	800045e0 <pid_control+0xa0>
800045c8:	fe f8 02 c0 	ld.w	r8,pc[704]
800045cc:	11 c9       	ld.ub	r9,r8[0x4]
800045ce:	5c 59       	castu.b	r9
800045d0:	a9 69       	lsl	r9,0x8
800045d2:	11 d8       	ld.ub	r8,r8[0x5]
800045d4:	5c 58       	castu.b	r8
800045d6:	12 48       	or	r8,r9
800045d8:	b1 68       	lsl	r8,0x10
800045da:	b1 48       	asr	r8,0x10
800045dc:	5c 88       	casts.h	r8
800045de:	10 9b       	mov	r11,r8
800045e0:	fe f8 02 b4 	ld.w	r8,pc[692]
800045e4:	f1 39 00 0a 	ld.ub	r9,r8[10]
800045e8:	5c 59       	castu.b	r9
800045ea:	a9 69       	lsl	r9,0x8
800045ec:	f1 38 00 0b 	ld.ub	r8,r8[11]
800045f0:	5c 58       	castu.b	r8
800045f2:	12 48       	or	r8,r9
800045f4:	b1 68       	lsl	r8,0x10
800045f6:	b1 48       	asr	r8,0x10
800045f8:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800045fc:	30 08       	mov	r8,0
800045fe:	f0 09 19 00 	cp.h	r9,r8
80004602:	c1 14       	brge	80004624 <pid_control+0xe4>
80004604:	fe f8 02 90 	ld.w	r8,pc[656]
80004608:	f1 39 00 0a 	ld.ub	r9,r8[10]
8000460c:	5c 59       	castu.b	r9
8000460e:	a9 69       	lsl	r9,0x8
80004610:	f1 38 00 0b 	ld.ub	r8,r8[11]
80004614:	5c 58       	castu.b	r8
80004616:	12 48       	or	r8,r9
80004618:	b1 68       	lsl	r8,0x10
8000461a:	b1 48       	asr	r8,0x10
8000461c:	5c 88       	casts.h	r8
8000461e:	f0 cc e9 80 	sub	r12,r8,-5760
80004622:	c0 f8       	rjmp	80004640 <pid_control+0x100>
80004624:	fe f8 02 70 	ld.w	r8,pc[624]
80004628:	f1 39 00 0a 	ld.ub	r9,r8[10]
8000462c:	5c 59       	castu.b	r9
8000462e:	a9 69       	lsl	r9,0x8
80004630:	f1 38 00 0b 	ld.ub	r8,r8[11]
80004634:	5c 58       	castu.b	r8
80004636:	12 48       	or	r8,r9
80004638:	b1 68       	lsl	r8,0x10
8000463a:	b1 48       	asr	r8,0x10
8000463c:	5c 88       	casts.h	r8
8000463e:	10 9c       	mov	r12,r8
80004640:	fe f8 02 58 	ld.w	r8,pc[600]
80004644:	20 3d       	sub	sp,12
80004646:	1a 99       	mov	r9,sp
80004648:	12 9a       	mov	r10,r9
8000464a:	f0 ce ff f0 	sub	lr,r8,-16
8000464e:	fc e8 00 00 	ld.d	r8,lr[0]
80004652:	f4 e9 00 00 	st.d	r10[0],r8
80004656:	7c 28       	ld.w	r8,lr[0x8]
80004658:	95 28       	st.w	r10[0x8],r8
8000465a:	fe fa 02 42 	ld.w	r10,pc[578]
8000465e:	f0 1f 00 91 	mcall	800048a0 <pid_control+0x360>
80004662:	2f dd       	sub	sp,-12
80004664:	18 98       	mov	r8,r12
80004666:	5c 88       	casts.h	r8
80004668:	ef 58 ff ee 	st.h	r7[-18],r8
		y.r = calculate_actuating_variable(set.pid_roll, communication_frame_in.app_euler.r, communication_frame_out.sensor_euler.r, &r_tmp);
8000466c:	fe f8 02 1c 	ld.w	r8,pc[540]
80004670:	11 a9       	ld.ub	r9,r8[0x2]
80004672:	5c 59       	castu.b	r9
80004674:	a9 69       	lsl	r9,0x8
80004676:	11 b8       	ld.ub	r8,r8[0x3]
80004678:	5c 58       	castu.b	r8
8000467a:	12 48       	or	r8,r9
8000467c:	b1 68       	lsl	r8,0x10
8000467e:	b1 48       	asr	r8,0x10
80004680:	5c 88       	casts.h	r8
80004682:	10 9e       	mov	lr,r8
80004684:	fe f8 02 10 	ld.w	r8,pc[528]
80004688:	f1 39 00 08 	ld.ub	r9,r8[8]
8000468c:	5c 59       	castu.b	r9
8000468e:	a9 69       	lsl	r9,0x8
80004690:	f1 38 00 09 	ld.ub	r8,r8[9]
80004694:	5c 58       	castu.b	r8
80004696:	12 48       	or	r8,r9
80004698:	b1 68       	lsl	r8,0x10
8000469a:	b1 48       	asr	r8,0x10
8000469c:	5c 88       	casts.h	r8
8000469e:	10 9c       	mov	r12,r8
800046a0:	4f e8       	lddpc	r8,80004898 <pid_control+0x358>
800046a2:	20 3d       	sub	sp,12
800046a4:	1a 99       	mov	r9,sp
800046a6:	12 9a       	mov	r10,r9
800046a8:	f0 cb ff e4 	sub	r11,r8,-28
800046ac:	f6 e8 00 00 	ld.d	r8,r11[0]
800046b0:	f4 e9 00 00 	st.d	r10[0],r8
800046b4:	76 28       	ld.w	r8,r11[0x8]
800046b6:	95 28       	st.w	r10[0x8],r8
800046b8:	4f ba       	lddpc	r10,800048a4 <pid_control+0x364>
800046ba:	1c 9b       	mov	r11,lr
800046bc:	f0 1f 00 79 	mcall	800048a0 <pid_control+0x360>
800046c0:	2f dd       	sub	sp,-12
800046c2:	18 98       	mov	r8,r12
800046c4:	5c 88       	casts.h	r8
800046c6:	ef 58 ff ec 	st.h	r7[-20],r8
		y.h = calculate_actuating_variable(set.pid_yaw, communication_frame_in.app_euler.h, communication_frame_out.sensor_euler.h, &h_tmp);
800046ca:	4f 08       	lddpc	r8,80004888 <pid_control+0x348>
800046cc:	11 89       	ld.ub	r9,r8[0x0]
800046ce:	5c 59       	castu.b	r9
800046d0:	a9 69       	lsl	r9,0x8
800046d2:	11 98       	ld.ub	r8,r8[0x1]
800046d4:	5c 58       	castu.b	r8
800046d6:	12 48       	or	r8,r9
800046d8:	b1 68       	lsl	r8,0x10
800046da:	b1 48       	asr	r8,0x10
800046dc:	5c 88       	casts.h	r8
800046de:	10 9e       	mov	lr,r8
800046e0:	4e d8       	lddpc	r8,80004894 <pid_control+0x354>
800046e2:	11 e9       	ld.ub	r9,r8[0x6]
800046e4:	5c 59       	castu.b	r9
800046e6:	a9 69       	lsl	r9,0x8
800046e8:	11 f8       	ld.ub	r8,r8[0x7]
800046ea:	5c 58       	castu.b	r8
800046ec:	12 48       	or	r8,r9
800046ee:	b1 68       	lsl	r8,0x10
800046f0:	b1 48       	asr	r8,0x10
800046f2:	5c 88       	casts.h	r8
800046f4:	10 9c       	mov	r12,r8
800046f6:	4e 98       	lddpc	r8,80004898 <pid_control+0x358>
800046f8:	20 3d       	sub	sp,12
800046fa:	1a 99       	mov	r9,sp
800046fc:	12 9a       	mov	r10,r9
800046fe:	f0 cb ff fc 	sub	r11,r8,-4
80004702:	f6 e8 00 00 	ld.d	r8,r11[0]
80004706:	f4 e9 00 00 	st.d	r10[0],r8
8000470a:	76 28       	ld.w	r8,r11[0x8]
8000470c:	95 28       	st.w	r10[0x8],r8
8000470e:	4e 7a       	lddpc	r10,800048a8 <pid_control+0x368>
80004710:	1c 9b       	mov	r11,lr
80004712:	f0 1f 00 64 	mcall	800048a0 <pid_control+0x360>
80004716:	2f dd       	sub	sp,-12
80004718:	18 98       	mov	r8,r12
8000471a:	5c 88       	casts.h	r8
8000471c:	ef 58 ff ea 	st.h	r7[-22],r8
		//int_fast32_t throttle = calculate_actuating_variable(set.pid_throttle, throotle, _thr, &thr_tmp);
	

	
		//Add all actuating variables to the motor speeds
		int_fast32_t _esc0 =	 y.r	+	 y.h	+	 y.p	+	throotle;
80004720:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004724:	5c 88       	casts.h	r8
80004726:	10 99       	mov	r9,r8
80004728:	ef 08 ff ea 	ld.sh	r8,r7[-22]
8000472c:	5c 88       	casts.h	r8
8000472e:	10 09       	add	r9,r8
80004730:	ef 08 ff ee 	ld.sh	r8,r7[-18]
80004734:	5c 88       	casts.h	r8
80004736:	f2 08 00 08 	add	r8,r9,r8
8000473a:	10 99       	mov	r9,r8
8000473c:	4d c8       	lddpc	r8,800048ac <pid_control+0x36c>
8000473e:	70 08       	ld.w	r8,r8[0x0]
80004740:	f2 08 00 08 	add	r8,r9,r8
80004744:	ef 48 ff f0 	st.w	r7[-16],r8
		int_fast32_t _esc1 =	-y.r	+	-y.h	+	 y.p	+	throotle;
80004748:	ef 08 ff ec 	ld.sh	r8,r7[-20]
8000474c:	5c 88       	casts.h	r8
8000474e:	f0 09 11 00 	rsub	r9,r8,0
80004752:	ef 08 ff ea 	ld.sh	r8,r7[-22]
80004756:	5c 88       	casts.h	r8
80004758:	10 19       	sub	r9,r8
8000475a:	ef 08 ff ee 	ld.sh	r8,r7[-18]
8000475e:	5c 88       	casts.h	r8
80004760:	f2 08 00 08 	add	r8,r9,r8
80004764:	10 99       	mov	r9,r8
80004766:	4d 28       	lddpc	r8,800048ac <pid_control+0x36c>
80004768:	70 08       	ld.w	r8,r8[0x0]
8000476a:	f2 08 00 08 	add	r8,r9,r8
8000476e:	ef 48 ff f4 	st.w	r7[-12],r8
		int_fast32_t _esc2 =	 y.r	+	-y.h	+	-y.p	+	throotle;
80004772:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004776:	5c 88       	casts.h	r8
80004778:	10 99       	mov	r9,r8
8000477a:	ef 08 ff ea 	ld.sh	r8,r7[-22]
8000477e:	5c 88       	casts.h	r8
80004780:	10 19       	sub	r9,r8
80004782:	ef 08 ff ee 	ld.sh	r8,r7[-18]
80004786:	5c 88       	casts.h	r8
80004788:	f2 08 01 08 	sub	r8,r9,r8
8000478c:	10 99       	mov	r9,r8
8000478e:	4c 88       	lddpc	r8,800048ac <pid_control+0x36c>
80004790:	70 08       	ld.w	r8,r8[0x0]
80004792:	f2 08 00 08 	add	r8,r9,r8
80004796:	ef 48 ff f8 	st.w	r7[-8],r8
		int_fast32_t _esc3 =	-y.r	+	 y.h	+	-y.p	+	throotle;
8000479a:	ef 08 ff ea 	ld.sh	r8,r7[-22]
8000479e:	5c 88       	casts.h	r8
800047a0:	10 99       	mov	r9,r8
800047a2:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800047a6:	5c 88       	casts.h	r8
800047a8:	10 19       	sub	r9,r8
800047aa:	ef 08 ff ee 	ld.sh	r8,r7[-18]
800047ae:	5c 88       	casts.h	r8
800047b0:	f2 08 01 08 	sub	r8,r9,r8
800047b4:	10 99       	mov	r9,r8
800047b6:	4b e8       	lddpc	r8,800048ac <pid_control+0x36c>
800047b8:	70 08       	ld.w	r8,r8[0x0]
800047ba:	f2 08 00 08 	add	r8,r9,r8
800047be:	ef 48 ff fc 	st.w	r7[-4],r8
	
		//TODO: check
	
		speed.position[MOTOR_POS_FL] = _esc0;
800047c2:	ee f8 ff f0 	ld.w	r8,r7[-16]
800047c6:	5c 88       	casts.h	r8
800047c8:	4b a9       	lddpc	r9,800048b0 <pid_control+0x370>
800047ca:	b2 08       	st.h	r9[0x0],r8
		speed.position[MOTOR_POS_FR] = _esc1;
800047cc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800047d0:	5c 88       	casts.h	r8
800047d2:	4b 89       	lddpc	r9,800048b0 <pid_control+0x370>
800047d4:	b2 18       	st.h	r9[0x2],r8
		speed.position[MOTOR_POS_BL] = _esc2;
800047d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047da:	5c 88       	casts.h	r8
800047dc:	4b 59       	lddpc	r9,800048b0 <pid_control+0x370>
800047de:	b2 28       	st.h	r9[0x4],r8
		speed.position[MOTOR_POS_BR] = _esc3;
800047e0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047e4:	5c 88       	casts.h	r8
800047e6:	4b 39       	lddpc	r9,800048b0 <pid_control+0x370>
800047e8:	b2 38       	st.h	r9[0x6],r8
		
		#ifdef USART_DEBUG
			char str[60];
			sprintf(&str,"E\t%i\t%i\t%i\n", p_tmp.e_old, r_tmp.e_old, h_tmp.e_old);
800047ea:	4b 08       	lddpc	r8,800048a8 <pid_control+0x368>
800047ec:	70 0b       	ld.w	r11,r8[0x0]
800047ee:	4a e8       	lddpc	r8,800048a4 <pid_control+0x364>
800047f0:	70 0a       	ld.w	r10,r8[0x0]
800047f2:	4a b8       	lddpc	r8,8000489c <pid_control+0x35c>
800047f4:	70 09       	ld.w	r9,r8[0x0]
800047f6:	ee c8 00 58 	sub	r8,r7,88
800047fa:	1a db       	st.w	--sp,r11
800047fc:	1a da       	st.w	--sp,r10
800047fe:	1a d9       	st.w	--sp,r9
80004800:	4a db       	lddpc	r11,800048b4 <pid_control+0x374>
80004802:	10 9c       	mov	r12,r8
80004804:	f0 1f 00 2d 	mcall	800048b8 <pid_control+0x378>
80004808:	2f dd       	sub	sp,-12
			usart_write_line(USART,str);
8000480a:	ee c8 00 58 	sub	r8,r7,88
8000480e:	10 9b       	mov	r11,r8
80004810:	fe 7c 30 00 	mov	r12,-53248
80004814:	f0 1f 00 2a 	mcall	800048bc <pid_control+0x37c>
			sprintf(&str,"M\t%i\t%i\t%i\t%i\n", speed.position[MOTOR_POS_FL], speed.position[MOTOR_POS_FR], speed.position[MOTOR_POS_BL],speed.position[MOTOR_POS_BR]);
80004818:	4a 68       	lddpc	r8,800048b0 <pid_control+0x370>
8000481a:	90 38       	ld.sh	r8,r8[0x6]
8000481c:	5c 88       	casts.h	r8
8000481e:	10 9c       	mov	r12,r8
80004820:	4a 48       	lddpc	r8,800048b0 <pid_control+0x370>
80004822:	90 28       	ld.sh	r8,r8[0x4]
80004824:	5c 88       	casts.h	r8
80004826:	10 9b       	mov	r11,r8
80004828:	4a 28       	lddpc	r8,800048b0 <pid_control+0x370>
8000482a:	90 18       	ld.sh	r8,r8[0x2]
8000482c:	5c 88       	casts.h	r8
8000482e:	10 9a       	mov	r10,r8
80004830:	4a 08       	lddpc	r8,800048b0 <pid_control+0x370>
80004832:	90 08       	ld.sh	r8,r8[0x0]
80004834:	5c 88       	casts.h	r8
80004836:	10 99       	mov	r9,r8
80004838:	ee c8 00 58 	sub	r8,r7,88
8000483c:	1a dc       	st.w	--sp,r12
8000483e:	1a db       	st.w	--sp,r11
80004840:	1a da       	st.w	--sp,r10
80004842:	1a d9       	st.w	--sp,r9
80004844:	49 fb       	lddpc	r11,800048c0 <pid_control+0x380>
80004846:	10 9c       	mov	r12,r8
80004848:	f0 1f 00 1c 	mcall	800048b8 <pid_control+0x378>
8000484c:	2f cd       	sub	sp,-16
			usart_write_line(USART,str);
8000484e:	ee c8 00 58 	sub	r8,r7,88
80004852:	10 9b       	mov	r11,r8
80004854:	fe 7c 30 00 	mov	r12,-53248
80004858:	f0 1f 00 19 	mcall	800048bc <pid_control+0x37c>
		#endif
		
	#endif
	
	set_motor_speeds(speed);
8000485c:	49 59       	lddpc	r9,800048b0 <pid_control+0x370>
8000485e:	20 2d       	sub	sp,8
80004860:	1a 98       	mov	r8,sp
80004862:	30 8a       	mov	r10,8
80004864:	12 9b       	mov	r11,r9
80004866:	10 9c       	mov	r12,r8
80004868:	f0 1f 00 0a 	mcall	80004890 <pid_control+0x350>
8000486c:	f0 1f 00 16 	mcall	800048c4 <pid_control+0x384>
80004870:	2f ed       	sub	sp,-8
	
	ioport_set_pin_level(GPIO_PA25, LOW);
80004872:	30 0b       	mov	r11,0
80004874:	31 9c       	mov	r12,25
80004876:	f0 1f 00 04 	mcall	80004884 <pid_control+0x344>
}
8000487a:	2e 8d       	sub	sp,-96
8000487c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004880:	80 00       	ld.sh	r0,r0[0x0]
80004882:	43 3a       	lddsp	r10,sp[0xcc]
80004884:	80 00       	ld.sh	r0,r0[0x0]
80004886:	42 88       	lddsp	r8,sp[0xa0]
80004888:	00 00       	add	r0,r0
8000488a:	07 18       	ld.sh	r8,r3++
8000488c:	80 00       	ld.sh	r0,r0[0x0]
8000488e:	55 60       	stdsp	sp[0x158],r0
80004890:	80 00       	ld.sh	r0,r0[0x0]
80004892:	75 b0       	ld.w	r0,r10[0x6c]
80004894:	00 00       	add	r0,r0
80004896:	07 00       	ld.w	r0,r3++
80004898:	00 00       	add	r0,r0
8000489a:	07 2c       	ld.uh	r12,r3++
8000489c:	00 00       	add	r0,r0
8000489e:	05 18       	ld.sh	r8,r2++
800048a0:	80 00       	ld.sh	r0,r0[0x0]
800048a2:	43 c4       	lddsp	r4,sp[0xf0]
800048a4:	00 00       	add	r0,r0
800048a6:	05 24       	ld.uh	r4,r2++
800048a8:	00 00       	add	r0,r0
800048aa:	05 30       	ld.ub	r0,r2++
800048ac:	00 00       	add	r0,r0
800048ae:	06 64       	and	r4,r3
800048b0:	00 00       	add	r0,r0
800048b2:	06 68       	and	r8,r3
800048b4:	80 00       	ld.sh	r0,r0[0x0]
800048b6:	42 6c       	lddsp	r12,sp[0x98]
800048b8:	80 00       	ld.sh	r0,r0[0x0]
800048ba:	76 f8       	ld.w	r8,r11[0x3c]
800048bc:	80 00       	ld.sh	r0,r0[0x0]
800048be:	6d 74       	ld.w	r4,r6[0x5c]
800048c0:	80 00       	ld.sh	r0,r0[0x0]
800048c2:	42 78       	lddsp	r8,sp[0x9c]
800048c4:	80 00       	ld.sh	r0,r0[0x0]
800048c6:	41 bc       	lddsp	r12,sp[0x6c]

800048c8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800048c8:	eb cd 40 80 	pushm	r7,lr
800048cc:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800048ce:	e0 68 0e 00 	mov	r8,3584
800048d2:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
800048d6:	10 9c       	mov	r12,r8
800048d8:	e3 cd 80 80 	ldm	sp++,r7,pc

800048dc <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
800048dc:	eb cd 40 80 	pushm	r7,lr
800048e0:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
800048e2:	f0 1f 00 04 	mcall	800048f0 <sysclk_get_cpu_hz+0x14>
800048e6:	18 98       	mov	r8,r12
800048e8:	a3 88       	lsr	r8,0x2
}
800048ea:	10 9c       	mov	r12,r8
800048ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800048f0:	80 00       	ld.sh	r0,r0[0x0]
800048f2:	48 c8       	lddpc	r8,80004920 <sysclk_enable_hsb_module+0x14>

800048f4 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
800048f4:	eb cd 40 80 	pushm	r7,lr
800048f8:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
800048fa:	f0 1f 00 04 	mcall	80004908 <sysclk_get_pba_hz+0x14>
800048fe:	18 98       	mov	r8,r12
80004900:	a3 88       	lsr	r8,0x2
}
80004902:	10 9c       	mov	r12,r8
80004904:	e3 cd 80 80 	ldm	sp++,r7,pc
80004908:	80 00       	ld.sh	r0,r0[0x0]
8000490a:	48 c8       	lddpc	r8,80004938 <sysclk_enable_pba_module+0xc>

8000490c <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
8000490c:	eb cd 40 80 	pushm	r7,lr
80004910:	1a 97       	mov	r7,sp
80004912:	20 1d       	sub	sp,4
80004914:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80004918:	ee fb ff fc 	ld.w	r11,r7[-4]
8000491c:	30 1c       	mov	r12,1
8000491e:	f0 1f 00 03 	mcall	80004928 <sysclk_enable_hsb_module+0x1c>
}
80004922:	2f fd       	sub	sp,-4
80004924:	e3 cd 80 80 	ldm	sp++,r7,pc
80004928:	80 00       	ld.sh	r0,r0[0x0]
8000492a:	60 f4       	ld.w	r4,r0[0x3c]

8000492c <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
8000492c:	eb cd 40 80 	pushm	r7,lr
80004930:	1a 97       	mov	r7,sp
80004932:	20 1d       	sub	sp,4
80004934:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80004938:	ee fb ff fc 	ld.w	r11,r7[-4]
8000493c:	30 2c       	mov	r12,2
8000493e:	f0 1f 00 03 	mcall	80004948 <sysclk_enable_pba_module+0x1c>
}
80004942:	2f fd       	sub	sp,-4
80004944:	e3 cd 80 80 	ldm	sp++,r7,pc
80004948:	80 00       	ld.sh	r0,r0[0x0]
8000494a:	60 f4       	ld.w	r4,r0[0x3c]

8000494c <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
8000494c:	eb cd 40 80 	pushm	r7,lr
80004950:	1a 97       	mov	r7,sp
80004952:	20 1d       	sub	sp,4
80004954:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80004958:	ee fb ff fc 	ld.w	r11,r7[-4]
8000495c:	30 3c       	mov	r12,3
8000495e:	f0 1f 00 03 	mcall	80004968 <sysclk_enable_pbb_module+0x1c>
}
80004962:	2f fd       	sub	sp,-4
80004964:	e3 cd 80 80 	ldm	sp++,r7,pc
80004968:	80 00       	ld.sh	r0,r0[0x0]
8000496a:	60 f4       	ld.w	r4,r0[0x3c]

8000496c <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
8000496c:	eb cd 40 80 	pushm	r7,lr
80004970:	1a 97       	mov	r7,sp
80004972:	20 1d       	sub	sp,4
80004974:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80004978:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000497c:	fe 58 38 00 	cp.w	r8,-51200
80004980:	e0 80 00 8a 	breq	80004a94 <sysclk_enable_peripheral_clock+0x128>
80004984:	e0 8b 00 33 	brhi	800049ea <sysclk_enable_peripheral_clock+0x7e>
80004988:	fe 58 14 00 	cp.w	r8,-60416
8000498c:	c6 80       	breq	80004a5c <sysclk_enable_peripheral_clock+0xf0>
8000498e:	e0 8b 00 18 	brhi	800049be <sysclk_enable_peripheral_clock+0x52>
80004992:	fe 48 14 00 	cp.w	r8,-125952
80004996:	e0 80 00 be 	breq	80004b12 <sysclk_enable_peripheral_clock+0x1a6>
8000499a:	e0 8b 00 0b 	brhi	800049b0 <sysclk_enable_peripheral_clock+0x44>
8000499e:	fe 48 00 00 	cp.w	r8,-131072
800049a2:	e0 80 00 ad 	breq	80004afc <sysclk_enable_peripheral_clock+0x190>
800049a6:	fe 48 10 00 	cp.w	r8,-126976
800049aa:	e0 80 00 b0 	breq	80004b0a <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800049ae:	cb 98       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800049b0:	fe 58 00 00 	cp.w	r8,-65536
800049b4:	c4 90       	breq	80004a46 <sysclk_enable_peripheral_clock+0xda>
800049b6:	fe 58 10 00 	cp.w	r8,-61440
800049ba:	c4 d0       	breq	80004a54 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800049bc:	cb 28       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800049be:	fe 58 20 00 	cp.w	r8,-57344
800049c2:	c5 90       	breq	80004a74 <sysclk_enable_peripheral_clock+0x108>
800049c4:	e0 8b 00 09 	brhi	800049d6 <sysclk_enable_peripheral_clock+0x6a>
800049c8:	fe 58 18 00 	cp.w	r8,-59392
800049cc:	c4 c0       	breq	80004a64 <sysclk_enable_peripheral_clock+0xf8>
800049ce:	fe 58 1c 00 	cp.w	r8,-58368
800049d2:	c4 d0       	breq	80004a6c <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800049d4:	ca 68       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800049d6:	fe 58 30 00 	cp.w	r8,-53248
800049da:	c5 50       	breq	80004a84 <sysclk_enable_peripheral_clock+0x118>
800049dc:	fe 58 34 00 	cp.w	r8,-52224
800049e0:	c5 60       	breq	80004a8c <sysclk_enable_peripheral_clock+0x120>
800049e2:	fe 58 28 00 	cp.w	r8,-55296
800049e6:	c4 b0       	breq	80004a7c <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800049e8:	c9 c8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800049ea:	fe 58 50 00 	cp.w	r8,-45056
800049ee:	c6 b0       	breq	80004ac4 <sysclk_enable_peripheral_clock+0x158>
800049f0:	e0 8b 00 15 	brhi	80004a1a <sysclk_enable_peripheral_clock+0xae>
800049f4:	fe 58 44 00 	cp.w	r8,-48128
800049f8:	c5 a0       	breq	80004aac <sysclk_enable_peripheral_clock+0x140>
800049fa:	e0 8b 00 09 	brhi	80004a0c <sysclk_enable_peripheral_clock+0xa0>
800049fe:	fe 58 3c 00 	cp.w	r8,-50176
80004a02:	c4 d0       	breq	80004a9c <sysclk_enable_peripheral_clock+0x130>
80004a04:	fe 58 40 00 	cp.w	r8,-49152
80004a08:	c4 e0       	breq	80004aa4 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a0a:	c8 b8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004a0c:	fe 58 48 00 	cp.w	r8,-47104
80004a10:	c5 20       	breq	80004ab4 <sysclk_enable_peripheral_clock+0x148>
80004a12:	fe 58 4c 00 	cp.w	r8,-46080
80004a16:	c5 30       	breq	80004abc <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a18:	c8 48       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004a1a:	fe 58 5c 00 	cp.w	r8,-41984
80004a1e:	c5 f0       	breq	80004adc <sysclk_enable_peripheral_clock+0x170>
80004a20:	e0 8b 00 09 	brhi	80004a32 <sysclk_enable_peripheral_clock+0xc6>
80004a24:	fe 58 54 00 	cp.w	r8,-44032
80004a28:	c5 20       	breq	80004acc <sysclk_enable_peripheral_clock+0x160>
80004a2a:	fe 58 58 00 	cp.w	r8,-43008
80004a2e:	c5 30       	breq	80004ad4 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a30:	c7 88       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004a32:	fe 58 64 00 	cp.w	r8,-39936
80004a36:	c5 b0       	breq	80004aec <sysclk_enable_peripheral_clock+0x180>
80004a38:	fe 58 68 00 	cp.w	r8,-38912
80004a3c:	c5 c0       	breq	80004af4 <sysclk_enable_peripheral_clock+0x188>
80004a3e:	fe 58 60 00 	cp.w	r8,-40960
80004a42:	c5 10       	breq	80004ae4 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a44:	c6 e8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80004a46:	30 4c       	mov	r12,4
80004a48:	f0 1f 00 38 	mcall	80004b28 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80004a4c:	30 0c       	mov	r12,0
80004a4e:	f0 1f 00 38 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a52:	c6 78       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80004a54:	30 1c       	mov	r12,1
80004a56:	f0 1f 00 36 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a5a:	c6 38       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80004a5c:	30 2c       	mov	r12,2
80004a5e:	f0 1f 00 34 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a62:	c5 f8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80004a64:	30 3c       	mov	r12,3
80004a66:	f0 1f 00 32 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a6a:	c5 b8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80004a6c:	30 4c       	mov	r12,4
80004a6e:	f0 1f 00 30 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a72:	c5 78       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80004a74:	30 5c       	mov	r12,5
80004a76:	f0 1f 00 2e 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a7a:	c5 38       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80004a7c:	30 6c       	mov	r12,6
80004a7e:	f0 1f 00 2c 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a82:	c4 f8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80004a84:	30 7c       	mov	r12,7
80004a86:	f0 1f 00 2a 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a8a:	c4 b8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80004a8c:	30 8c       	mov	r12,8
80004a8e:	f0 1f 00 28 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a92:	c4 78       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80004a94:	30 9c       	mov	r12,9
80004a96:	f0 1f 00 26 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004a9a:	c4 38       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80004a9c:	30 ac       	mov	r12,10
80004a9e:	f0 1f 00 24 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004aa2:	c3 f8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80004aa4:	30 bc       	mov	r12,11
80004aa6:	f0 1f 00 22 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004aaa:	c3 b8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80004aac:	30 cc       	mov	r12,12
80004aae:	f0 1f 00 20 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ab2:	c3 78       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80004ab4:	30 dc       	mov	r12,13
80004ab6:	f0 1f 00 1e 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004aba:	c3 38       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80004abc:	30 ec       	mov	r12,14
80004abe:	f0 1f 00 1c 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ac2:	c2 f8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80004ac4:	30 fc       	mov	r12,15
80004ac6:	f0 1f 00 1a 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004aca:	c2 b8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80004acc:	31 0c       	mov	r12,16
80004ace:	f0 1f 00 18 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ad2:	c2 78       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80004ad4:	31 1c       	mov	r12,17
80004ad6:	f0 1f 00 16 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ada:	c2 38       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80004adc:	31 2c       	mov	r12,18
80004ade:	f0 1f 00 14 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ae2:	c1 f8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80004ae4:	31 3c       	mov	r12,19
80004ae6:	f0 1f 00 12 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004aea:	c1 b8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80004aec:	31 4c       	mov	r12,20
80004aee:	f0 1f 00 10 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004af2:	c1 78       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80004af4:	31 5c       	mov	r12,21
80004af6:	f0 1f 00 0e 	mcall	80004b2c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004afa:	c1 38       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80004afc:	30 3c       	mov	r12,3
80004afe:	f0 1f 00 0b 	mcall	80004b28 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80004b02:	30 0c       	mov	r12,0
80004b04:	f0 1f 00 0b 	mcall	80004b30 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80004b08:	c0 c8       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80004b0a:	30 1c       	mov	r12,1
80004b0c:	f0 1f 00 09 	mcall	80004b30 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80004b10:	c0 88       	rjmp	80004b20 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80004b12:	30 0c       	mov	r12,0
80004b14:	f0 1f 00 05 	mcall	80004b28 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80004b18:	30 2c       	mov	r12,2
80004b1a:	f0 1f 00 06 	mcall	80004b30 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80004b1e:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80004b20:	2f fd       	sub	sp,-4
80004b22:	e3 cd 80 80 	ldm	sp++,r7,pc
80004b26:	00 00       	add	r0,r0
80004b28:	80 00       	ld.sh	r0,r0[0x0]
80004b2a:	49 0c       	lddpc	r12,80004b68 <ioport_set_pin_dir+0x34>
80004b2c:	80 00       	ld.sh	r0,r0[0x0]
80004b2e:	49 2c       	lddpc	r12,80004b74 <ioport_set_pin_dir+0x40>
80004b30:	80 00       	ld.sh	r0,r0[0x0]
80004b32:	49 4c       	lddpc	r12,80004b80 <ioport_set_pin_dir+0x4c>

80004b34 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80004b34:	eb cd 40 80 	pushm	r7,lr
80004b38:	1a 97       	mov	r7,sp
80004b3a:	20 cd       	sub	sp,48
80004b3c:	ef 4c ff d4 	st.w	r7[-44],r12
80004b40:	ef 4b ff d0 	st.w	r7[-48],r11
80004b44:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004b48:	ef 48 ff dc 	st.w	r7[-36],r8
80004b4c:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004b50:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80004b54:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004b58:	58 18       	cp.w	r8,1
80004b5a:	c2 11       	brne	80004b9c <ioport_set_pin_dir+0x68>
80004b5c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004b60:	ef 48 ff e0 	st.w	r7[-32],r8
80004b64:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004b68:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004b6c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004b70:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004b72:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004b76:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004b7a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004b7c:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80004b80:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004b84:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004b88:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004b8c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004b90:	30 1a       	mov	r10,1
80004b92:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80004b96:	f1 49 00 44 	st.w	r8[68],r9
80004b9a:	c2 48       	rjmp	80004be2 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80004b9c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004ba0:	58 08       	cp.w	r8,0
80004ba2:	c2 01       	brne	80004be2 <ioport_set_pin_dir+0xae>
80004ba4:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004ba8:	ef 48 ff f0 	st.w	r7[-16],r8
80004bac:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004bb0:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004bb4:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004bb8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004bba:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004bbe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004bc2:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004bc4:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004bc8:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004bcc:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004bd0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004bd4:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004bd8:	30 1a       	mov	r10,1
80004bda:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004bde:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80004be2:	2f 4d       	sub	sp,-48
80004be4:	e3 cd 80 80 	ldm	sp++,r7,pc

80004be8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80004be8:	eb cd 40 80 	pushm	r7,lr
80004bec:	1a 97       	mov	r7,sp
80004bee:	20 cd       	sub	sp,48
80004bf0:	ef 4c ff d4 	st.w	r7[-44],r12
80004bf4:	16 98       	mov	r8,r11
80004bf6:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80004bfa:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80004bfe:	ee f9 ff d4 	ld.w	r9,r7[-44]
80004c02:	ef 49 ff dc 	st.w	r7[-36],r9
80004c06:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80004c0a:	ef 39 ff db 	ld.ub	r9,r7[-37]
80004c0e:	30 08       	mov	r8,0
80004c10:	f0 09 18 00 	cp.b	r9,r8
80004c14:	c2 10       	breq	80004c56 <ioport_set_pin_level+0x6e>
80004c16:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004c1a:	ef 48 ff e0 	st.w	r7[-32],r8
80004c1e:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004c22:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004c26:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004c2a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004c2c:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004c30:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004c34:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004c36:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80004c3a:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004c3e:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004c42:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004c46:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004c4a:	30 1a       	mov	r10,1
80004c4c:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80004c50:	f1 49 00 54 	st.w	r8[84],r9
80004c54:	c2 08       	rjmp	80004c94 <ioport_set_pin_level+0xac>
80004c56:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004c5a:	ef 48 ff f0 	st.w	r7[-16],r8
80004c5e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c62:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004c66:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004c6a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004c6c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004c70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004c74:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004c76:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004c7a:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004c7e:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004c82:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004c86:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004c8a:	30 1a       	mov	r10,1
80004c8c:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004c90:	f1 49 00 58 	st.w	r8[88],r9
}
80004c94:	2f 4d       	sub	sp,-48
80004c96:	e3 cd 80 80 	ldm	sp++,r7,pc
80004c9a:	d7 03       	nop

80004c9c <sensor_init>:
#include "settings_t.h"

volatile bno055_reg_page0_t sensor_reg_page0;
volatile bno055_reg_page1_t sensor_reg_page1;

void sensor_init(void){
80004c9c:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80004ca0:	1a 97       	mov	r7,sp
80004ca2:	fa cd 00 b8 	sub	sp,sp,184
	//ioport_set_pin_dir(BOOT_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(ADDR0_SENS, IOPORT_DIR_OUTPUT);
80004ca6:	30 1b       	mov	r11,1
80004ca8:	31 0c       	mov	r12,16
80004caa:	f0 1f 01 41 	mcall	800051ac <sensor_init+0x510>
	ioport_set_pin_dir(RST_SENS, IOPORT_DIR_OUTPUT);
80004cae:	30 1b       	mov	r11,1
80004cb0:	30 8c       	mov	r12,8
80004cb2:	f0 1f 01 3f 	mcall	800051ac <sensor_init+0x510>
	ioport_set_pin_dir(INT_SENS, IOPORT_DIR_INPUT);
80004cb6:	30 0b       	mov	r11,0
80004cb8:	30 dc       	mov	r12,13
80004cba:	f0 1f 01 3d 	mcall	800051ac <sensor_init+0x510>
	
	sensor_led_init();
80004cbe:	f0 1f 01 3d 	mcall	800051b0 <sensor_init+0x514>
	
	//TODO: CHECK BOOT_SENS PIN LEVEL (NOT HIGH??)
	
	//ioport_set_pin_level(BOOT_SENS, HIGH);
	ioport_set_pin_level(ADDR0_SENS, ADDR0_SENS_LEVEL);
80004cc2:	30 0b       	mov	r11,0
80004cc4:	31 0c       	mov	r12,16
80004cc6:	f0 1f 01 3c 	mcall	800051b4 <sensor_init+0x518>
	ioport_set_pin_level(RST_SENS, LOW);
80004cca:	30 0b       	mov	r11,0
80004ccc:	30 8c       	mov	r12,8
80004cce:	f0 1f 01 3a 	mcall	800051b4 <sensor_init+0x518>
	
	sysclk_enable_peripheral_clock(TWI_SENS);
80004cd2:	fe 7c 40 00 	mov	r12,-49152
80004cd6:	f0 1f 01 39 	mcall	800051b8 <sensor_init+0x51c>
	
	static const gpio_map_t TWI_GPIO_MAP =	{{SDA_SENS, SDA_SENS_PER_FUNC},{SCL_SENS, SCL_SENS_PER_FUNC}};
	gpio_enable_module(TWI_GPIO_MAP,2);
80004cda:	30 2b       	mov	r11,2
80004cdc:	fe fc 04 e0 	ld.w	r12,pc[1248]
80004ce0:	f0 1f 01 38 	mcall	800051c0 <sensor_init+0x524>
	
	twim_options_t _twi_opt;
	_twi_opt.chip = BNO055_TWI_ADDR_SENSOR;
80004ce4:	32 88       	mov	r8,40
80004ce6:	ef 48 ff 98 	st.w	r7[-104],r8
	_twi_opt.pba_hz = sysclk_get_pba_hz();
80004cea:	f0 1f 01 37 	mcall	800051c4 <sensor_init+0x528>
80004cee:	18 98       	mov	r8,r12
80004cf0:	ef 48 ff 90 	st.w	r7[-112],r8
	_twi_opt.smbus = false;
80004cf4:	30 08       	mov	r8,0
80004cf6:	ef 68 ff 9c 	st.b	r7[-100],r8
	_twi_opt.speed = TWI_SENS_SPEED;
80004cfa:	e6 68 1a 80 	mov	r8,400000
80004cfe:	ef 48 ff 94 	st.w	r7[-108],r8
	
	cpu_delay_ms(5,sysclk_get_cpu_hz());
80004d02:	f0 1f 01 32 	mcall	800051c8 <sensor_init+0x52c>
80004d06:	18 98       	mov	r8,r12
80004d08:	30 59       	mov	r9,5
80004d0a:	ef 49 ff a4 	st.w	r7[-92],r9
80004d0e:	ef 48 ff a0 	st.w	r7[-96],r8
80004d12:	ee f8 ff a4 	ld.w	r8,r7[-92]
80004d16:	ef 48 ff ac 	st.w	r7[-84],r8
80004d1a:	ee f8 ff a0 	ld.w	r8,r7[-96]
80004d1e:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004d22:	ee fc ff ac 	ld.w	r12,r7[-84]
80004d26:	ef 4c ff 54 	st.w	r7[-172],r12
80004d2a:	30 0b       	mov	r11,0
80004d2c:	ef 4b ff 50 	st.w	r7[-176],r11
80004d30:	ee f9 ff a8 	ld.w	r9,r7[-88]
80004d34:	ef 49 ff 4c 	st.w	r7[-180],r9
80004d38:	30 08       	mov	r8,0
80004d3a:	ef 48 ff 48 	st.w	r7[-184],r8
80004d3e:	ee fa ff 50 	ld.w	r10,r7[-176]
80004d42:	ee fc ff 4c 	ld.w	r12,r7[-180]
80004d46:	b9 3a       	mul	r10,r12
80004d48:	ee f8 ff 48 	ld.w	r8,r7[-184]
80004d4c:	ee fb ff 54 	ld.w	r11,r7[-172]
80004d50:	b7 38       	mul	r8,r11
80004d52:	10 0a       	add	r10,r8
80004d54:	ee fc ff 54 	ld.w	r12,r7[-172]
80004d58:	ee fb ff 4c 	ld.w	r11,r7[-180]
80004d5c:	f8 0b 06 48 	mulu.d	r8,r12,r11
80004d60:	12 0a       	add	r10,r9
80004d62:	14 99       	mov	r9,r10
80004d64:	e0 6a 03 e7 	mov	r10,999
80004d68:	30 0b       	mov	r11,0
80004d6a:	f0 0a 00 0a 	add	r10,r8,r10
80004d6e:	f2 0b 00 4b 	adc	r11,r9,r11
80004d72:	e0 68 03 e8 	mov	r8,1000
80004d76:	30 09       	mov	r9,0
80004d78:	f0 1f 01 15 	mcall	800051cc <sensor_init+0x530>
80004d7c:	14 98       	mov	r8,r10
80004d7e:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004d80:	ef 48 ff b4 	st.w	r7[-76],r8
80004d84:	ee c8 00 98 	sub	r8,r7,152
80004d88:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004d8c:	e1 b8 00 42 	mfsr	r8,0x108
80004d90:	10 99       	mov	r9,r8
80004d92:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004d96:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004d98:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004d9c:	70 09       	ld.w	r9,r8[0x0]
80004d9e:	ee f8 ff b4 	ld.w	r8,r7[-76]
80004da2:	10 09       	add	r9,r8
80004da4:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004da8:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004daa:	ee f9 ff b0 	ld.w	r9,r7[-80]
80004dae:	30 08       	mov	r8,0
80004db0:	f3 68 00 08 	st.b	r9[8],r8
80004db4:	ee c8 00 98 	sub	r8,r7,152
80004db8:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004dbc:	e1 b8 00 42 	mfsr	r8,0x108
80004dc0:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004dc4:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004dc8:	f1 39 00 08 	ld.ub	r9,r8[8]
80004dcc:	30 28       	mov	r8,2
80004dce:	f0 09 18 00 	cp.b	r9,r8
80004dd2:	c0 31       	brne	80004dd8 <sensor_init+0x13c>
    return false;
80004dd4:	30 08       	mov	r8,0
80004dd6:	c4 38       	rjmp	80004e5c <sensor_init+0x1c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004dd8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004ddc:	f1 39 00 08 	ld.ub	r9,r8[8]
80004de0:	30 18       	mov	r8,1
80004de2:	f0 09 18 00 	cp.b	r9,r8
80004de6:	c0 31       	brne	80004dec <sensor_init+0x150>
    return true;
80004de8:	30 18       	mov	r8,1
80004dea:	c3 98       	rjmp	80004e5c <sensor_init+0x1c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004dec:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004df0:	70 09       	ld.w	r9,r8[0x0]
80004df2:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004df6:	70 18       	ld.w	r8,r8[0x4]
80004df8:	10 39       	cp.w	r9,r8
80004dfa:	e0 88 00 1a 	brls	80004e2e <sensor_init+0x192>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004dfe:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004e02:	70 08       	ld.w	r8,r8[0x0]
80004e04:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004e08:	10 39       	cp.w	r9,r8
80004e0a:	c1 02       	brcc	80004e2a <sensor_init+0x18e>
80004e0c:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004e10:	70 18       	ld.w	r8,r8[0x4]
80004e12:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004e16:	10 39       	cp.w	r9,r8
80004e18:	e0 88 00 09 	brls	80004e2a <sensor_init+0x18e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004e1c:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004e20:	30 18       	mov	r8,1
80004e22:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004e26:	30 18       	mov	r8,1
80004e28:	c1 a8       	rjmp	80004e5c <sensor_init+0x1c0>
    }
    return false;
80004e2a:	30 08       	mov	r8,0
80004e2c:	c1 88       	rjmp	80004e5c <sensor_init+0x1c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004e2e:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004e32:	70 08       	ld.w	r8,r8[0x0]
80004e34:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004e38:	10 39       	cp.w	r9,r8
80004e3a:	c0 93       	brcs	80004e4c <sensor_init+0x1b0>
80004e3c:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004e40:	70 18       	ld.w	r8,r8[0x4]
80004e42:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004e46:	10 39       	cp.w	r9,r8
80004e48:	e0 88 00 09 	brls	80004e5a <sensor_init+0x1be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004e4c:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004e50:	30 18       	mov	r8,1
80004e52:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004e56:	30 18       	mov	r8,1
80004e58:	c0 28       	rjmp	80004e5c <sensor_init+0x1c0>
    }
    return false;
80004e5a:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004e5c:	58 08       	cp.w	r8,0
80004e5e:	ca b0       	breq	80004db4 <sensor_init+0x118>
	
	ioport_set_pin_level(RST_SENS, HIGH);
80004e60:	30 1b       	mov	r11,1
80004e62:	30 8c       	mov	r12,8
80004e64:	f0 1f 00 d4 	mcall	800051b4 <sensor_init+0x518>
	cpu_delay_ms(BNO055_STARTUP_TIME_MS,sysclk_get_cpu_hz());							//SENSOR STARTUP TIME
80004e68:	f0 1f 00 d8 	mcall	800051c8 <sensor_init+0x52c>
80004e6c:	18 98       	mov	r8,r12
80004e6e:	e0 69 02 bc 	mov	r9,700
80004e72:	ef 49 ff c4 	st.w	r7[-60],r9
80004e76:	ef 48 ff c0 	st.w	r7[-64],r8
80004e7a:	ee f8 ff c4 	ld.w	r8,r7[-60]
80004e7e:	ef 48 ff cc 	st.w	r7[-52],r8
80004e82:	ee f8 ff c0 	ld.w	r8,r7[-64]
80004e86:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004e8a:	ee f9 ff cc 	ld.w	r9,r7[-52]
80004e8e:	ef 49 ff 64 	st.w	r7[-156],r9
80004e92:	30 08       	mov	r8,0
80004e94:	ef 48 ff 60 	st.w	r7[-160],r8
80004e98:	ee fc ff c8 	ld.w	r12,r7[-56]
80004e9c:	ef 4c ff 5c 	st.w	r7[-164],r12
80004ea0:	30 0b       	mov	r11,0
80004ea2:	ef 4b ff 58 	st.w	r7[-168],r11
80004ea6:	ee fa ff 60 	ld.w	r10,r7[-160]
80004eaa:	ee f9 ff 5c 	ld.w	r9,r7[-164]
80004eae:	b3 3a       	mul	r10,r9
80004eb0:	ee f8 ff 58 	ld.w	r8,r7[-168]
80004eb4:	ee fc ff 64 	ld.w	r12,r7[-156]
80004eb8:	b9 38       	mul	r8,r12
80004eba:	10 0a       	add	r10,r8
80004ebc:	ee fb ff 64 	ld.w	r11,r7[-156]
80004ec0:	ee fc ff 5c 	ld.w	r12,r7[-164]
80004ec4:	f6 0c 06 48 	mulu.d	r8,r11,r12
80004ec8:	12 0a       	add	r10,r9
80004eca:	14 99       	mov	r9,r10
80004ecc:	e0 6a 03 e7 	mov	r10,999
80004ed0:	30 0b       	mov	r11,0
80004ed2:	f0 0a 00 0a 	add	r10,r8,r10
80004ed6:	f2 0b 00 4b 	adc	r11,r9,r11
80004eda:	e0 68 03 e8 	mov	r8,1000
80004ede:	30 09       	mov	r9,0
80004ee0:	f0 1f 00 bb 	mcall	800051cc <sensor_init+0x530>
80004ee4:	14 98       	mov	r8,r10
80004ee6:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004ee8:	ef 48 ff d4 	st.w	r7[-44],r8
80004eec:	ee c8 00 8c 	sub	r8,r7,140
80004ef0:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004ef4:	e1 b8 00 42 	mfsr	r8,0x108
80004ef8:	10 99       	mov	r9,r8
80004efa:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004efe:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004f00:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004f04:	70 09       	ld.w	r9,r8[0x0]
80004f06:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004f0a:	10 09       	add	r9,r8
80004f0c:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004f10:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004f12:	ee f9 ff d0 	ld.w	r9,r7[-48]
80004f16:	30 08       	mov	r8,0
80004f18:	f3 68 00 08 	st.b	r9[8],r8
80004f1c:	ee c8 00 8c 	sub	r8,r7,140
80004f20:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004f24:	e1 b8 00 42 	mfsr	r8,0x108
80004f28:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004f2c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f30:	f1 39 00 08 	ld.ub	r9,r8[8]
80004f34:	30 28       	mov	r8,2
80004f36:	f0 09 18 00 	cp.b	r9,r8
80004f3a:	c0 31       	brne	80004f40 <sensor_init+0x2a4>
    return false;
80004f3c:	30 08       	mov	r8,0
80004f3e:	c4 38       	rjmp	80004fc4 <sensor_init+0x328>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004f40:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f44:	f1 39 00 08 	ld.ub	r9,r8[8]
80004f48:	30 18       	mov	r8,1
80004f4a:	f0 09 18 00 	cp.b	r9,r8
80004f4e:	c0 31       	brne	80004f54 <sensor_init+0x2b8>
    return true;
80004f50:	30 18       	mov	r8,1
80004f52:	c3 98       	rjmp	80004fc4 <sensor_init+0x328>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004f54:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f58:	70 09       	ld.w	r9,r8[0x0]
80004f5a:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f5e:	70 18       	ld.w	r8,r8[0x4]
80004f60:	10 39       	cp.w	r9,r8
80004f62:	e0 88 00 1a 	brls	80004f96 <sensor_init+0x2fa>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004f66:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f6a:	70 08       	ld.w	r8,r8[0x0]
80004f6c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004f70:	10 39       	cp.w	r9,r8
80004f72:	c1 02       	brcc	80004f92 <sensor_init+0x2f6>
80004f74:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f78:	70 18       	ld.w	r8,r8[0x4]
80004f7a:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004f7e:	10 39       	cp.w	r9,r8
80004f80:	e0 88 00 09 	brls	80004f92 <sensor_init+0x2f6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004f84:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004f88:	30 18       	mov	r8,1
80004f8a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004f8e:	30 18       	mov	r8,1
80004f90:	c1 a8       	rjmp	80004fc4 <sensor_init+0x328>
    }
    return false;
80004f92:	30 08       	mov	r8,0
80004f94:	c1 88       	rjmp	80004fc4 <sensor_init+0x328>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004f96:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004f9a:	70 08       	ld.w	r8,r8[0x0]
80004f9c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004fa0:	10 39       	cp.w	r9,r8
80004fa2:	c0 93       	brcs	80004fb4 <sensor_init+0x318>
80004fa4:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004fa8:	70 18       	ld.w	r8,r8[0x4]
80004faa:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004fae:	10 39       	cp.w	r9,r8
80004fb0:	e0 88 00 09 	brls	80004fc2 <sensor_init+0x326>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004fb4:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004fb8:	30 18       	mov	r8,1
80004fba:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004fbe:	30 18       	mov	r8,1
80004fc0:	c0 28       	rjmp	80004fc4 <sensor_init+0x328>
    }
    return false;
80004fc2:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004fc4:	58 08       	cp.w	r8,0
80004fc6:	ca b0       	breq	80004f1c <sensor_init+0x280>
	twim_master_init(TWI_SENS, &_twi_opt);
80004fc8:	ee c8 00 70 	sub	r8,r7,112
80004fcc:	10 9b       	mov	r11,r8
80004fce:	fe 7c 40 00 	mov	r12,-49152
80004fd2:	f0 1f 00 80 	mcall	800051d0 <sensor_init+0x534>
	
	//Konfigurieren des Sensores
	
	uint8_t val;
	
	sensor_reg_page0.page_id = BNO055_PAGE_ZERO;
80004fd6:	fe f9 01 fe 	ld.w	r9,pc[510]
80004fda:	30 08       	mov	r8,0
80004fdc:	b2 f8       	st.b	r9[0x7],r8
		
	sensor_read_page0();
80004fde:	f0 1f 00 7f 	mcall	800051d8 <sensor_init+0x53c>
	
	//Set normal power mode
	val = BNO055_POWER_MODE_NORMAL_MODE;
80004fe2:	30 08       	mov	r8,0
80004fe4:	ef 68 ff 8f 	st.b	r7[-113],r8
	sensor_write_data(BNO055_POWER_MODE_REG, &val, 1);
80004fe8:	ee c8 00 71 	sub	r8,r7,113
80004fec:	30 1a       	mov	r10,1
80004fee:	10 9b       	mov	r11,r8
80004ff0:	33 ec       	mov	r12,62
80004ff2:	f0 1f 00 7b 	mcall	800051dc <sensor_init+0x540>
	
	val = BNO055_CLK_SRC_EXTERNAL << BNO055_CLK_SRC_POS;
80004ff6:	38 08       	mov	r8,-128
80004ff8:	ef 68 ff 8f 	st.b	r7[-113],r8
 	sensor_write_data(BNO055_CLK_SRC_REG, &val,1);
80004ffc:	ee c8 00 71 	sub	r8,r7,113
80005000:	30 1a       	mov	r10,1
80005002:	10 9b       	mov	r11,r8
80005004:	33 fc       	mov	r12,63
80005006:	f0 1f 00 76 	mcall	800051dc <sensor_init+0x540>
	 
	cpu_delay_ms(20,sysclk_get_cpu_hz());
8000500a:	f0 1f 00 70 	mcall	800051c8 <sensor_init+0x52c>
8000500e:	18 98       	mov	r8,r12
80005010:	31 49       	mov	r9,20
80005012:	ef 49 ff e4 	st.w	r7[-28],r9
80005016:	ef 48 ff e0 	st.w	r7[-32],r8
8000501a:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000501e:	ef 48 ff ec 	st.w	r7[-20],r8
80005022:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005026:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000502a:	ee f0 ff ec 	ld.w	r0,r7[-20]
8000502e:	30 01       	mov	r1,0
80005030:	ee f2 ff e8 	ld.w	r2,r7[-24]
80005034:	30 03       	mov	r3,0
80005036:	e2 02 02 4a 	mul	r10,r1,r2
8000503a:	e6 00 02 48 	mul	r8,r3,r0
8000503e:	10 0a       	add	r10,r8
80005040:	e0 02 06 48 	mulu.d	r8,r0,r2
80005044:	12 0a       	add	r10,r9
80005046:	14 99       	mov	r9,r10
80005048:	e0 6a 03 e7 	mov	r10,999
8000504c:	30 0b       	mov	r11,0
8000504e:	f0 0a 00 0a 	add	r10,r8,r10
80005052:	f2 0b 00 4b 	adc	r11,r9,r11
80005056:	e0 68 03 e8 	mov	r8,1000
8000505a:	30 09       	mov	r9,0
8000505c:	f0 1f 00 5c 	mcall	800051cc <sensor_init+0x530>
80005060:	14 98       	mov	r8,r10
80005062:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80005064:	ef 48 ff f4 	st.w	r7[-12],r8
80005068:	ee c8 00 80 	sub	r8,r7,128
8000506c:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80005070:	e1 b8 00 42 	mfsr	r8,0x108
80005074:	10 99       	mov	r9,r8
80005076:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000507a:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000507c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005080:	70 09       	ld.w	r9,r8[0x0]
80005082:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005086:	10 09       	add	r9,r8
80005088:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000508c:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000508e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005092:	30 08       	mov	r8,0
80005094:	f3 68 00 08 	st.b	r9[8],r8
80005098:	ee c8 00 80 	sub	r8,r7,128
8000509c:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800050a0:	e1 b8 00 42 	mfsr	r8,0x108
800050a4:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800050a8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050ac:	f1 39 00 08 	ld.ub	r9,r8[8]
800050b0:	30 28       	mov	r8,2
800050b2:	f0 09 18 00 	cp.b	r9,r8
800050b6:	c0 31       	brne	800050bc <sensor_init+0x420>
    return false;
800050b8:	30 08       	mov	r8,0
800050ba:	c4 38       	rjmp	80005140 <sensor_init+0x4a4>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800050bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050c0:	f1 39 00 08 	ld.ub	r9,r8[8]
800050c4:	30 18       	mov	r8,1
800050c6:	f0 09 18 00 	cp.b	r9,r8
800050ca:	c0 31       	brne	800050d0 <sensor_init+0x434>
    return true;
800050cc:	30 18       	mov	r8,1
800050ce:	c3 98       	rjmp	80005140 <sensor_init+0x4a4>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800050d0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050d4:	70 09       	ld.w	r9,r8[0x0]
800050d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050da:	70 18       	ld.w	r8,r8[0x4]
800050dc:	10 39       	cp.w	r9,r8
800050de:	e0 88 00 1a 	brls	80005112 <sensor_init+0x476>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800050e2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050e6:	70 08       	ld.w	r8,r8[0x0]
800050e8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800050ec:	10 39       	cp.w	r9,r8
800050ee:	c1 02       	brcc	8000510e <sensor_init+0x472>
800050f0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050f4:	70 18       	ld.w	r8,r8[0x4]
800050f6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800050fa:	10 39       	cp.w	r9,r8
800050fc:	e0 88 00 09 	brls	8000510e <sensor_init+0x472>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80005100:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005104:	30 18       	mov	r8,1
80005106:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000510a:	30 18       	mov	r8,1
8000510c:	c1 a8       	rjmp	80005140 <sensor_init+0x4a4>
    }
    return false;
8000510e:	30 08       	mov	r8,0
80005110:	c1 88       	rjmp	80005140 <sensor_init+0x4a4>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005112:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005116:	70 08       	ld.w	r8,r8[0x0]
80005118:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000511c:	10 39       	cp.w	r9,r8
8000511e:	c0 93       	brcs	80005130 <sensor_init+0x494>
80005120:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005124:	70 18       	ld.w	r8,r8[0x4]
80005126:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000512a:	10 39       	cp.w	r9,r8
8000512c:	e0 88 00 09 	brls	8000513e <sensor_init+0x4a2>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80005130:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005134:	30 18       	mov	r8,1
80005136:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000513a:	30 18       	mov	r8,1
8000513c:	c0 28       	rjmp	80005140 <sensor_init+0x4a4>
    }
    return false;
8000513e:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80005140:	58 08       	cp.w	r8,0
80005142:	ca b0       	breq	80005098 <sensor_init+0x3fc>
	 
	//Remap Axes
 	val = BNO055_REMAP_X_Y_Z_TYPE0;
80005144:	31 28       	mov	r8,18
80005146:	ef 68 ff 8f 	st.b	r7[-113],r8
	sensor_write_data(BNO055_AXIS_MAP_CONFIG_ADDR, &val,1);											//AXIS REMAPPING
8000514a:	ee c8 00 71 	sub	r8,r7,113
8000514e:	30 1a       	mov	r10,1
80005150:	10 9b       	mov	r11,r8
80005152:	34 1c       	mov	r12,65
80005154:	f0 1f 00 22 	mcall	800051dc <sensor_init+0x540>
	
	val =	(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_Z_SIGN_POS)| \
80005158:	30 28       	mov	r8,2
8000515a:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_REMAP_AXIS_NEGATIVE << BNO055_REMAP_Y_SIGN_POS )| \
			(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_X_SIGN_POS);
	sensor_write_data(BNO055_AXIS_MAP_SIGN_ADDR, &val, 1);											//AXIS REMAPPING SIGN
8000515e:	ee c8 00 71 	sub	r8,r7,113
80005162:	30 1a       	mov	r10,1
80005164:	10 9b       	mov	r11,r8
80005166:	34 2c       	mov	r12,66
80005168:	f0 1f 00 1d 	mcall	800051dc <sensor_init+0x540>
	
	//Output Data Format
	val =	(BNO055_ACCEL_UNIT_MSQ << BNO055_ACCEL_UNIT_POS) | \
8000516c:	30 28       	mov	r8,2
8000516e:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_GYRO_UNIT_RPS << BNO055_GYRO_UNIT_POS) | \
			(BNO055_EULER_UNIT_DEG << BNO055_EULER_UNIT_POS) | \
			(BNO055_TEMP_UNIT_CELSIUS << BNO055_TEMP_UNIT_POS); 
	sensor_write_data(BNO055_UNIT_SEL_ADDR, &val, 1);
80005172:	ee c8 00 71 	sub	r8,r7,113
80005176:	30 1a       	mov	r10,1
80005178:	10 9b       	mov	r11,r8
8000517a:	33 bc       	mov	r12,59
8000517c:	f0 1f 00 18 	mcall	800051dc <sensor_init+0x540>
		//if (sensor_reg_page0.sys_stat != BNO055_SYS_STAT_EXECUTING_SELFTEST) break;
	//}
	//
	//sensor_read_page0();
	
	sensor_switch_mode(BNO055_OPERATION_MODE_NDOF);
80005180:	30 cc       	mov	r12,12
80005182:	f0 1f 00 18 	mcall	800051e0 <sensor_init+0x544>
	
	sensor_read_status();
80005186:	f0 1f 00 18 	mcall	800051e4 <sensor_init+0x548>
	ioport_set_pin_level(LED_G_SENS,sensor_reg_page0.sys_stat == BNO055_SYS_STAT_SENSOR_FUSION_ALGORITHM_RUNNING?LED_SENS_ON:LED_SENS_OFF);
8000518a:	49 38       	lddpc	r8,800051d4 <sensor_init+0x538>
8000518c:	f1 38 00 39 	ld.ub	r8,r8[57]
80005190:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80005194:	30 58       	mov	r8,5
80005196:	f0 09 18 00 	cp.b	r9,r8
8000519a:	5f 18       	srne	r8
8000519c:	10 9b       	mov	r11,r8
8000519e:	31 1c       	mov	r12,17
800051a0:	f0 1f 00 05 	mcall	800051b4 <sensor_init+0x518>
}
800051a4:	2d 2d       	sub	sp,-184
800051a6:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
800051aa:	00 00       	add	r0,r0
800051ac:	80 00       	ld.sh	r0,r0[0x0]
800051ae:	4b 34       	lddpc	r4,80005278 <sensor_switch_mode+0x90>
800051b0:	80 00       	ld.sh	r0,r0[0x0]
800051b2:	53 68       	stdsp	sp[0xd8],r8
800051b4:	80 00       	ld.sh	r0,r0[0x0]
800051b6:	4b e8       	lddpc	r8,800052ac <sensor_switch_mode+0xc4>
800051b8:	80 00       	ld.sh	r0,r0[0x0]
800051ba:	49 6c       	lddpc	r12,80005210 <sensor_switch_mode+0x28>
800051bc:	80 00       	ld.sh	r0,r0[0x0]
800051be:	d0 68       	*unknown*
800051c0:	80 00       	ld.sh	r0,r0[0x0]
800051c2:	2c 44       	sub	r4,-60
800051c4:	80 00       	ld.sh	r0,r0[0x0]
800051c6:	48 f4       	lddpc	r4,80005200 <sensor_switch_mode+0x18>
800051c8:	80 00       	ld.sh	r0,r0[0x0]
800051ca:	48 dc       	lddpc	r12,800051fc <sensor_switch_mode+0x14>
800051cc:	80 00       	ld.sh	r0,r0[0x0]
800051ce:	73 4c       	ld.w	r12,r9[0x50]
800051d0:	80 00       	ld.sh	r0,r0[0x0]
800051d2:	65 c8       	ld.w	r8,r2[0x70]
800051d4:	00 00       	add	r0,r0
800051d6:	06 90       	mov	r0,r3
800051d8:	80 00       	ld.sh	r0,r0[0x0]
800051da:	56 0c       	stdsp	sp[0x180],r12
800051dc:	80 00       	ld.sh	r0,r0[0x0]
800051de:	54 24       	stdsp	sp[0x108],r4
800051e0:	80 00       	ld.sh	r0,r0[0x0]
800051e2:	51 e8       	stdsp	sp[0x78],r8
800051e4:	80 00       	ld.sh	r0,r0[0x0]
800051e6:	56 50       	stdsp	sp[0x194],r0

800051e8 <sensor_switch_mode>:

void sensor_switch_mode(bno055_opr_mode_t mode)
{
800051e8:	eb cd 40 8f 	pushm	r0-r3,r7,lr
800051ec:	1a 97       	mov	r7,sp
800051ee:	20 cd       	sub	sp,48
800051f0:	18 98       	mov	r8,r12
800051f2:	ef 68 ff d0 	st.b	r7[-48],r8
	if (sensor_write_data(BNO055_OPR_MODE_ADDR, &mode,1) == TWI_SUCCESS)
800051f6:	ee c8 00 30 	sub	r8,r7,48
800051fa:	30 1a       	mov	r10,1
800051fc:	10 9b       	mov	r11,r8
800051fe:	33 dc       	mov	r12,61
80005200:	f0 1f 00 56 	mcall	80005358 <sensor_switch_mode+0x170>
80005204:	18 98       	mov	r8,r12
80005206:	58 08       	cp.w	r8,0
80005208:	c0 61       	brne	80005214 <sensor_switch_mode+0x2c>
		sensor_reg_page0.opr_mode = mode;
8000520a:	ef 38 ff d0 	ld.ub	r8,r7[-48]
8000520e:	4d 49       	lddpc	r9,8000535c <sensor_switch_mode+0x174>
80005210:	f3 68 00 3c 	st.b	r9[60],r8
		
	cpu_delay_ms(BNO055_MODE_SWITCHING_DELAY,sysclk_get_cpu_hz());					//SENSOR SWITCHING OPERATION MODE TIME
80005214:	f0 1f 00 53 	mcall	80005360 <sensor_switch_mode+0x178>
80005218:	18 98       	mov	r8,r12
8000521a:	e0 69 02 58 	mov	r9,600
8000521e:	ef 49 ff e4 	st.w	r7[-28],r9
80005222:	ef 48 ff e0 	st.w	r7[-32],r8
80005226:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000522a:	ef 48 ff ec 	st.w	r7[-20],r8
8000522e:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005232:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80005236:	ee f0 ff ec 	ld.w	r0,r7[-20]
8000523a:	30 01       	mov	r1,0
8000523c:	ee f2 ff e8 	ld.w	r2,r7[-24]
80005240:	30 03       	mov	r3,0
80005242:	e2 02 02 4a 	mul	r10,r1,r2
80005246:	e6 00 02 48 	mul	r8,r3,r0
8000524a:	10 0a       	add	r10,r8
8000524c:	e0 02 06 48 	mulu.d	r8,r0,r2
80005250:	12 0a       	add	r10,r9
80005252:	14 99       	mov	r9,r10
80005254:	e0 6a 03 e7 	mov	r10,999
80005258:	30 0b       	mov	r11,0
8000525a:	f0 0a 00 0a 	add	r10,r8,r10
8000525e:	f2 0b 00 4b 	adc	r11,r9,r11
80005262:	e0 68 03 e8 	mov	r8,1000
80005266:	30 09       	mov	r9,0
80005268:	f0 1f 00 3f 	mcall	80005364 <sensor_switch_mode+0x17c>
8000526c:	14 98       	mov	r8,r10
8000526e:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80005270:	ef 48 ff f4 	st.w	r7[-12],r8
80005274:	ee c8 00 2c 	sub	r8,r7,44
80005278:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000527c:	e1 b8 00 42 	mfsr	r8,0x108
80005280:	10 99       	mov	r9,r8
80005282:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005286:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005288:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000528c:	70 09       	ld.w	r9,r8[0x0]
8000528e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005292:	10 09       	add	r9,r8
80005294:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005298:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000529a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000529e:	30 08       	mov	r8,0
800052a0:	f3 68 00 08 	st.b	r9[8],r8
800052a4:	ee c8 00 2c 	sub	r8,r7,44
800052a8:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800052ac:	e1 b8 00 42 	mfsr	r8,0x108
800052b0:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800052b4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800052b8:	f1 39 00 08 	ld.ub	r9,r8[8]
800052bc:	30 28       	mov	r8,2
800052be:	f0 09 18 00 	cp.b	r9,r8
800052c2:	c0 31       	brne	800052c8 <sensor_switch_mode+0xe0>
    return false;
800052c4:	30 08       	mov	r8,0
800052c6:	c4 38       	rjmp	8000534c <sensor_switch_mode+0x164>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800052c8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800052cc:	f1 39 00 08 	ld.ub	r9,r8[8]
800052d0:	30 18       	mov	r8,1
800052d2:	f0 09 18 00 	cp.b	r9,r8
800052d6:	c0 31       	brne	800052dc <sensor_switch_mode+0xf4>
    return true;
800052d8:	30 18       	mov	r8,1
800052da:	c3 98       	rjmp	8000534c <sensor_switch_mode+0x164>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800052dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800052e0:	70 09       	ld.w	r9,r8[0x0]
800052e2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800052e6:	70 18       	ld.w	r8,r8[0x4]
800052e8:	10 39       	cp.w	r9,r8
800052ea:	e0 88 00 1a 	brls	8000531e <sensor_switch_mode+0x136>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800052ee:	ee f8 ff f8 	ld.w	r8,r7[-8]
800052f2:	70 08       	ld.w	r8,r8[0x0]
800052f4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800052f8:	10 39       	cp.w	r9,r8
800052fa:	c1 02       	brcc	8000531a <sensor_switch_mode+0x132>
800052fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005300:	70 18       	ld.w	r8,r8[0x4]
80005302:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005306:	10 39       	cp.w	r9,r8
80005308:	e0 88 00 09 	brls	8000531a <sensor_switch_mode+0x132>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000530c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005310:	30 18       	mov	r8,1
80005312:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80005316:	30 18       	mov	r8,1
80005318:	c1 a8       	rjmp	8000534c <sensor_switch_mode+0x164>
    }
    return false;
8000531a:	30 08       	mov	r8,0
8000531c:	c1 88       	rjmp	8000534c <sensor_switch_mode+0x164>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000531e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005322:	70 08       	ld.w	r8,r8[0x0]
80005324:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005328:	10 39       	cp.w	r9,r8
8000532a:	c0 93       	brcs	8000533c <sensor_switch_mode+0x154>
8000532c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005330:	70 18       	ld.w	r8,r8[0x4]
80005332:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005336:	10 39       	cp.w	r9,r8
80005338:	e0 88 00 09 	brls	8000534a <sensor_switch_mode+0x162>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
8000533c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005340:	30 18       	mov	r8,1
80005342:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80005346:	30 18       	mov	r8,1
80005348:	c0 28       	rjmp	8000534c <sensor_switch_mode+0x164>
    }
    return false;
8000534a:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
8000534c:	58 08       	cp.w	r8,0
8000534e:	ca b0       	breq	800052a4 <sensor_switch_mode+0xbc>
}
80005350:	2f 4d       	sub	sp,-48
80005352:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80005356:	00 00       	add	r0,r0
80005358:	80 00       	ld.sh	r0,r0[0x0]
8000535a:	54 24       	stdsp	sp[0x108],r4
8000535c:	00 00       	add	r0,r0
8000535e:	06 90       	mov	r0,r3
80005360:	80 00       	ld.sh	r0,r0[0x0]
80005362:	48 dc       	lddpc	r12,80005394 <sensor_led_init+0x2c>
80005364:	80 00       	ld.sh	r0,r0[0x0]
80005366:	73 4c       	ld.w	r12,r9[0x50]

80005368 <sensor_led_init>:
	sensor_switch_mode(old_mode);
	return true;
}

void sensor_led_init(void)
{
80005368:	eb cd 40 80 	pushm	r7,lr
8000536c:	1a 97       	mov	r7,sp
	ioport_set_pin_level(LED_B_SENS, LED_SENS_OFF);
8000536e:	30 1b       	mov	r11,1
80005370:	30 ec       	mov	r12,14
80005372:	f0 1f 00 0d 	mcall	800053a4 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_G_SENS, LED_SENS_OFF);
80005376:	30 1b       	mov	r11,1
80005378:	31 1c       	mov	r12,17
8000537a:	f0 1f 00 0b 	mcall	800053a4 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
8000537e:	30 1b       	mov	r11,1
80005380:	30 fc       	mov	r12,15
80005382:	f0 1f 00 09 	mcall	800053a4 <sensor_led_init+0x3c>
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
80005386:	30 1b       	mov	r11,1
80005388:	30 fc       	mov	r12,15
8000538a:	f0 1f 00 08 	mcall	800053a8 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
8000538e:	30 1b       	mov	r11,1
80005390:	31 1c       	mov	r12,17
80005392:	f0 1f 00 06 	mcall	800053a8 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
80005396:	30 1b       	mov	r11,1
80005398:	30 ec       	mov	r12,14
8000539a:	f0 1f 00 04 	mcall	800053a8 <sensor_led_init+0x40>
}
8000539e:	e3 cd 80 80 	ldm	sp++,r7,pc
800053a2:	00 00       	add	r0,r0
800053a4:	80 00       	ld.sh	r0,r0[0x0]
800053a6:	4b e8       	lddpc	r8,8000549c <sensor_write_data+0x78>
800053a8:	80 00       	ld.sh	r0,r0[0x0]
800053aa:	4b 34       	lddpc	r4,80005474 <sensor_write_data+0x50>

800053ac <sensor_read_data>:

status_code_t sensor_read_data(bno055_register_addr_t _addr, void* values, uint32_t count){
800053ac:	eb cd 40 80 	pushm	r7,lr
800053b0:	1a 97       	mov	r7,sp
800053b2:	20 9d       	sub	sp,36
800053b4:	ef 4c ff e4 	st.w	r7[-28],r12
800053b8:	ef 4b ff e0 	st.w	r7[-32],r11
800053bc:	ef 4a ff dc 	st.w	r7[-36],r10
	
	ioport_set_pin_level(LED_TRANS,HIGH);
800053c0:	30 1b       	mov	r11,1
800053c2:	31 7c       	mov	r12,23
800053c4:	f0 1f 00 16 	mcall	8000541c <sensor_read_data+0x70>
	twim_package_t pack;
	pack.addr[0] = _addr;
800053c8:	ee f8 ff e4 	ld.w	r8,r7[-28]
800053cc:	5c 58       	castu.b	r8
800053ce:	ef 68 ff ec 	st.b	r7[-20],r8
	pack.addr_length = 1;
800053d2:	30 18       	mov	r8,1
800053d4:	ef 68 ff ef 	st.b	r7[-17],r8
	pack.buffer = values;
800053d8:	ee f8 ff e0 	ld.w	r8,r7[-32]
800053dc:	ef 48 ff f0 	st.w	r7[-16],r8
	pack.chip = BNO055_TWI_ADDR_SENSOR;
800053e0:	32 88       	mov	r8,40
800053e2:	ef 48 ff e8 	st.w	r7[-24],r8
	pack.length = count;
800053e6:	ee f8 ff dc 	ld.w	r8,r7[-36]
800053ea:	ef 48 ff f4 	st.w	r7[-12],r8
	pack.no_wait = false;
800053ee:	30 08       	mov	r8,0
800053f0:	ef 68 ff f8 	st.b	r7[-8],r8
	
	status_code_t rt = twim_read_packet(TWI_SENS, &pack);
800053f4:	ee c8 00 18 	sub	r8,r7,24
800053f8:	10 9b       	mov	r11,r8
800053fa:	fe 7c 40 00 	mov	r12,-49152
800053fe:	f0 1f 00 09 	mcall	80005420 <sensor_read_data+0x74>
80005402:	18 98       	mov	r8,r12
80005404:	ef 48 ff fc 	st.w	r7[-4],r8
	ioport_set_pin_level(LED_TRANS,LOW);
80005408:	30 0b       	mov	r11,0
8000540a:	31 7c       	mov	r12,23
8000540c:	f0 1f 00 04 	mcall	8000541c <sensor_read_data+0x70>
	return rt;
80005410:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005414:	10 9c       	mov	r12,r8
80005416:	2f 7d       	sub	sp,-36
80005418:	e3 cd 80 80 	ldm	sp++,r7,pc
8000541c:	80 00       	ld.sh	r0,r0[0x0]
8000541e:	4b e8       	lddpc	r8,80005514 <sensor_write_data+0xf0>
80005420:	80 00       	ld.sh	r0,r0[0x0]
80005422:	67 54       	ld.w	r4,r3[0x54]

80005424 <sensor_write_data>:

status_code_t sensor_write_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
80005424:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
80005428:	1a 97       	mov	r7,sp
8000542a:	20 bd       	sub	sp,44
8000542c:	ef 4c ff ec 	st.w	r7[-20],r12
80005430:	ef 4b ff e8 	st.w	r7[-24],r11
80005434:	ef 4a ff e4 	st.w	r7[-28],r10
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
	
	status_code_t rt = twim_write(TWI_SENS, (void*) &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
	ioport_set_pin_level(LED_TRANS,LOW);
	return rt;
};
80005438:	1a 96       	mov	r6,sp
	ioport_set_pin_level(LED_TRANS,LOW);
	return rt;
}

status_code_t sensor_write_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
8000543a:	1a 98       	mov	r8,sp
8000543c:	10 95       	mov	r5,r8
	ioport_set_pin_level(LED_TRANS,HIGH);
8000543e:	30 1b       	mov	r11,1
80005440:	31 7c       	mov	r12,23
80005442:	f0 1f 00 46 	mcall	80005558 <sensor_write_data+0x134>
	uint8_t volatile _values[count + 1];
80005446:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000544a:	2f f8       	sub	r8,-1
8000544c:	10 99       	mov	r9,r8
8000544e:	20 19       	sub	r9,1
80005450:	ef 49 ff f0 	st.w	r7[-16],r9
80005454:	10 90       	mov	r0,r8
80005456:	30 01       	mov	r1,0
80005458:	3f fa       	mov	r10,-1
8000545a:	30 fb       	mov	r11,15
8000545c:	14 60       	and	r0,r10
8000545e:	16 61       	and	r1,r11
80005460:	e0 09 16 1d 	lsr	r9,r0,0x1d
80005464:	e2 0a 15 03 	lsl	r10,r1,0x3
80005468:	ef 4a ff d4 	st.w	r7[-44],r10
8000546c:	ee f3 ff d4 	ld.w	r3,r7[-44]
80005470:	f3 e3 10 03 	or	r3,r9,r3
80005474:	ef 43 ff d4 	st.w	r7[-44],r3
80005478:	e0 02 15 03 	lsl	r2,r0,0x3
8000547c:	ef 42 ff d8 	st.w	r7[-40],r2
80005480:	3f fa       	mov	r10,-1
80005482:	30 fb       	mov	r11,15
80005484:	ee e2 ff d4 	ld.d	r2,r7[-44]
80005488:	14 62       	and	r2,r10
8000548a:	16 63       	and	r3,r11
8000548c:	10 92       	mov	r2,r8
8000548e:	30 03       	mov	r3,0
80005490:	3f fa       	mov	r10,-1
80005492:	30 fb       	mov	r11,15
80005494:	14 62       	and	r2,r10
80005496:	16 63       	and	r3,r11
80005498:	e4 09 16 1d 	lsr	r9,r2,0x1d
8000549c:	e6 0a 15 03 	lsl	r10,r3,0x3
800054a0:	ef 4a ff dc 	st.w	r7[-36],r10
800054a4:	ee fa ff dc 	ld.w	r10,r7[-36]
800054a8:	f3 ea 10 0a 	or	r10,r9,r10
800054ac:	ef 4a ff dc 	st.w	r7[-36],r10
800054b0:	e4 09 15 03 	lsl	r9,r2,0x3
800054b4:	ef 49 ff e0 	st.w	r7[-32],r9
800054b8:	3f fa       	mov	r10,-1
800054ba:	30 fb       	mov	r11,15
800054bc:	ee e2 ff dc 	ld.d	r2,r7[-36]
800054c0:	14 62       	and	r2,r10
800054c2:	16 63       	and	r3,r11
800054c4:	2f d8       	sub	r8,-3
800054c6:	2f d8       	sub	r8,-3
800054c8:	a3 88       	lsr	r8,0x2
800054ca:	a3 68       	lsl	r8,0x2
800054cc:	10 1d       	sub	sp,r8
800054ce:	1a 98       	mov	r8,sp
800054d0:	2f d8       	sub	r8,-3
800054d2:	a3 88       	lsr	r8,0x2
800054d4:	a3 68       	lsl	r8,0x2
800054d6:	ef 48 ff f4 	st.w	r7[-12],r8
	_values[0] = _addr;
800054da:	ee f8 ff ec 	ld.w	r8,r7[-20]
800054de:	5c 58       	castu.b	r8
800054e0:	ee f9 ff f4 	ld.w	r9,r7[-12]
800054e4:	b2 88       	st.b	r9[0x0],r8
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
800054e6:	30 08       	mov	r8,0
800054e8:	ef 48 ff fc 	st.w	r7[-4],r8
800054ec:	c1 58       	rjmp	80005516 <sensor_write_data+0xf2>
800054ee:	ee f8 ff fc 	ld.w	r8,r7[-4]
800054f2:	f0 c9 ff ff 	sub	r9,r8,-1
800054f6:	ee fa ff e8 	ld.w	r10,r7[-24]
800054fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800054fe:	f4 08 00 08 	add	r8,r10,r8
80005502:	11 88       	ld.ub	r8,r8[0x0]
80005504:	ee fa ff f4 	ld.w	r10,r7[-12]
80005508:	f4 09 0b 08 	st.b	r10[r9],r8
8000550c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005510:	2f f8       	sub	r8,-1
80005512:	ef 48 ff fc 	st.w	r7[-4],r8
80005516:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000551a:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000551e:	10 39       	cp.w	r9,r8
80005520:	ce 73       	brcs	800054ee <sensor_write_data+0xca>
	
	status_code_t rt = twim_write(TWI_SENS, (void*) &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
80005522:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005526:	f0 ca ff ff 	sub	r10,r8,-1
8000552a:	ee fb ff f4 	ld.w	r11,r7[-12]
8000552e:	30 08       	mov	r8,0
80005530:	32 89       	mov	r9,40
80005532:	fe 7c 40 00 	mov	r12,-49152
80005536:	f0 1f 00 0a 	mcall	8000555c <sensor_write_data+0x138>
8000553a:	18 98       	mov	r8,r12
8000553c:	ef 48 ff f8 	st.w	r7[-8],r8
	ioport_set_pin_level(LED_TRANS,LOW);
80005540:	30 0b       	mov	r11,0
80005542:	31 7c       	mov	r12,23
80005544:	f0 1f 00 05 	mcall	80005558 <sensor_write_data+0x134>
	return rt;
80005548:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000554c:	0a 9d       	mov	sp,r5
};
8000554e:	10 9c       	mov	r12,r8
80005550:	0c 9d       	mov	sp,r6
80005552:	2f 5d       	sub	sp,-44
80005554:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
80005558:	80 00       	ld.sh	r0,r0[0x0]
8000555a:	4b e8       	lddpc	r8,80005650 <sensor_read_status>
8000555c:	80 00       	ld.sh	r0,r0[0x0]
8000555e:	68 d0       	ld.w	r0,r4[0x34]

80005560 <sensor_read_euler>:
	_mag.z = (((int16_t) sensor_reg_page0.mag_data_z_msb) << 8) + ((int16_t) sensor_reg_page0.mag_data_z_lsb);
	return _mag;
};

struct bno055_euler_t sensor_read_euler(void)
{
80005560:	eb cd 40 c0 	pushm	r6-r7,lr
80005564:	1a 97       	mov	r7,sp
80005566:	20 2d       	sub	sp,8
80005568:	18 96       	mov	r6,r12
	sensor_switch_page(BNO055_PAGE_ZERO);
8000556a:	30 0c       	mov	r12,0
8000556c:	f0 1f 00 24 	mcall	800055fc <sensor_read_euler+0x9c>
	struct bno055_euler_t _eul;
	sensor_read_data(BNO055_EULER_H_LSB_ADDR, &sensor_reg_page0.euler_h_lsb,6);
80005570:	4a 48       	lddpc	r8,80005600 <sensor_read_euler+0xa0>
80005572:	2e 68       	sub	r8,-26
80005574:	30 6a       	mov	r10,6
80005576:	10 9b       	mov	r11,r8
80005578:	31 ac       	mov	r12,26
8000557a:	f0 1f 00 23 	mcall	80005604 <sensor_read_euler+0xa4>
	_eul.h = (((int16_t) sensor_reg_page0.euler_h_msb) << 8) + ((int16_t) sensor_reg_page0.euler_h_lsb);
8000557e:	4a 18       	lddpc	r8,80005600 <sensor_read_euler+0xa0>
80005580:	f1 38 00 1b 	ld.ub	r8,r8[27]
80005584:	5c 58       	castu.b	r8
80005586:	a9 68       	lsl	r8,0x8
80005588:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000558c:	49 d8       	lddpc	r8,80005600 <sensor_read_euler+0xa0>
8000558e:	f1 38 00 1a 	ld.ub	r8,r8[26]
80005592:	5c 58       	castu.b	r8
80005594:	f2 08 00 08 	add	r8,r9,r8
80005598:	5c 88       	casts.h	r8
8000559a:	5c 88       	casts.h	r8
8000559c:	ef 58 ff fa 	st.h	r7[-6],r8
	_eul.r = (((int16_t) sensor_reg_page0.euler_r_msb) << 8) + ((int16_t) sensor_reg_page0.euler_r_lsb);
800055a0:	49 88       	lddpc	r8,80005600 <sensor_read_euler+0xa0>
800055a2:	f1 38 00 1d 	ld.ub	r8,r8[29]
800055a6:	5c 58       	castu.b	r8
800055a8:	a9 68       	lsl	r8,0x8
800055aa:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800055ae:	49 58       	lddpc	r8,80005600 <sensor_read_euler+0xa0>
800055b0:	f1 38 00 1c 	ld.ub	r8,r8[28]
800055b4:	5c 58       	castu.b	r8
800055b6:	f2 08 00 08 	add	r8,r9,r8
800055ba:	5c 88       	casts.h	r8
800055bc:	5c 88       	casts.h	r8
800055be:	ef 58 ff fc 	st.h	r7[-4],r8
	_eul.p = (((int16_t) sensor_reg_page0.euler_p_msb) << 8) + ((int16_t) sensor_reg_page0.euler_p_lsb);
800055c2:	49 08       	lddpc	r8,80005600 <sensor_read_euler+0xa0>
800055c4:	f1 38 00 1f 	ld.ub	r8,r8[31]
800055c8:	5c 58       	castu.b	r8
800055ca:	a9 68       	lsl	r8,0x8
800055cc:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800055d0:	48 c8       	lddpc	r8,80005600 <sensor_read_euler+0xa0>
800055d2:	f1 38 00 1e 	ld.ub	r8,r8[30]
800055d6:	5c 58       	castu.b	r8
800055d8:	f2 08 00 08 	add	r8,r9,r8
800055dc:	5c 88       	casts.h	r8
800055de:	5c 88       	casts.h	r8
800055e0:	ef 58 ff fe 	st.h	r7[-2],r8
	//#ifdef USART_DEBUG
		//usart_write_line(USART,"EULER:");
		//usart_serial_write_packet(USART, &sensor_reg_page0.euler_h_lsb, 6);
	//#endif
	
	return _eul;
800055e4:	0c 98       	mov	r8,r6
800055e6:	ee c9 00 06 	sub	r9,r7,6
800055ea:	30 6a       	mov	r10,6
800055ec:	12 9b       	mov	r11,r9
800055ee:	10 9c       	mov	r12,r8
800055f0:	f0 1f 00 06 	mcall	80005608 <sensor_read_euler+0xa8>
};
800055f4:	0c 9c       	mov	r12,r6
800055f6:	2f ed       	sub	sp,-8
800055f8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800055fc:	80 00       	ld.sh	r0,r0[0x0]
800055fe:	56 7c       	stdsp	sp[0x19c],r12
80005600:	00 00       	add	r0,r0
80005602:	06 90       	mov	r0,r3
80005604:	80 00       	ld.sh	r0,r0[0x0]
80005606:	53 ac       	stdsp	sp[0xe8],r12
80005608:	80 00       	ld.sh	r0,r0[0x0]
8000560a:	75 b0       	ld.w	r0,r10[0x6c]

8000560c <sensor_read_page0>:

void sensor_read_page0(void)
{
8000560c:	eb cd 40 80 	pushm	r7,lr
80005610:	1a 97       	mov	r7,sp
	sensor_switch_page(BNO055_PAGE_ZERO);
80005612:	30 0c       	mov	r12,0
80005614:	f0 1f 00 0c 	mcall	80005644 <sensor_read_page0+0x38>
	sensor_read_data(BNO055_CHIP_ID_ADDR,&sensor_reg_page0.chip_id,BNO055_REGISTER_PAGE0_COUNT_BYTES_0);	//TODO: ERR_ADRESS_OUT_OF_RANGE
80005618:	33 ca       	mov	r10,60
8000561a:	48 cb       	lddpc	r11,80005648 <sensor_read_page0+0x3c>
8000561c:	30 0c       	mov	r12,0
8000561e:	f0 1f 00 0c 	mcall	8000564c <sensor_read_page0+0x40>
	sensor_read_data(BNO055_OPR_MODE_ADDR,&sensor_reg_page0.opr_mode,BNO055_REGISTER_PAGE0_COUNT_BYTES_1);
80005622:	48 a8       	lddpc	r8,80005648 <sensor_read_page0+0x3c>
80005624:	2c 48       	sub	r8,-60
80005626:	30 6a       	mov	r10,6
80005628:	10 9b       	mov	r11,r8
8000562a:	33 dc       	mov	r12,61
8000562c:	f0 1f 00 08 	mcall	8000564c <sensor_read_page0+0x40>
	sensor_read_data(BNO055_ACCEL_OFFSET_X_LSB_ADDR,&sensor_reg_page0.accel_offset_x_lsb,BNO055_REGISTER_PAGE0_COUNT_BYTES_2);
80005630:	48 68       	lddpc	r8,80005648 <sensor_read_page0+0x3c>
80005632:	2b e8       	sub	r8,-66
80005634:	31 6a       	mov	r10,22
80005636:	10 9b       	mov	r11,r8
80005638:	35 5c       	mov	r12,85
8000563a:	f0 1f 00 05 	mcall	8000564c <sensor_read_page0+0x40>
}
8000563e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005642:	00 00       	add	r0,r0
80005644:	80 00       	ld.sh	r0,r0[0x0]
80005646:	56 7c       	stdsp	sp[0x19c],r12
80005648:	00 00       	add	r0,r0
8000564a:	06 90       	mov	r0,r3
8000564c:	80 00       	ld.sh	r0,r0[0x0]
8000564e:	53 ac       	stdsp	sp[0xe8],r12

80005650 <sensor_read_status>:
	sensor_read_data(BNO055_ACCEL_CONFIG_ADDR,&sensor_reg_page1.accel_config,BNO055_REGISTER_PAGE1_COUNT_BYTES_0);
	sensor_read_data(BNO055_INT_MASK_ADDR,&sensor_reg_page1.int_mask,BNO055_REGISTER_PAGE1_COUNT_BYTES_1);
}

void sensor_read_status(void)
{
80005650:	eb cd 40 80 	pushm	r7,lr
80005654:	1a 97       	mov	r7,sp
	sensor_switch_page(BNO055_PAGE_ZERO);
80005656:	30 0c       	mov	r12,0
80005658:	f0 1f 00 06 	mcall	80005670 <sensor_read_status+0x20>
	sensor_read_data(BNO055_SYS_STAT_ADDR, &sensor_reg_page0.sys_stat,2);
8000565c:	48 68       	lddpc	r8,80005674 <sensor_read_status+0x24>
8000565e:	2c 78       	sub	r8,-57
80005660:	30 2a       	mov	r10,2
80005662:	10 9b       	mov	r11,r8
80005664:	33 9c       	mov	r12,57
80005666:	f0 1f 00 05 	mcall	80005678 <sensor_read_status+0x28>
}
8000566a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000566e:	00 00       	add	r0,r0
80005670:	80 00       	ld.sh	r0,r0[0x0]
80005672:	56 7c       	stdsp	sp[0x19c],r12
80005674:	00 00       	add	r0,r0
80005676:	06 90       	mov	r0,r3
80005678:	80 00       	ld.sh	r0,r0[0x0]
8000567a:	53 ac       	stdsp	sp[0xe8],r12

8000567c <sensor_switch_page>:
	sensor_read_page0();
	sensor_read_page1();
};

void sensor_switch_page(uint8_t page)
{
8000567c:	eb cd 40 80 	pushm	r7,lr
80005680:	1a 97       	mov	r7,sp
80005682:	20 1d       	sub	sp,4
80005684:	18 98       	mov	r8,r12
80005686:	ef 68 ff fc 	st.b	r7[-4],r8
	if (page == sensor_reg_page0.page_id) return;
8000568a:	48 f8       	lddpc	r8,800056c4 <sensor_switch_page+0x48>
8000568c:	11 f8       	ld.ub	r8,r8[0x7]
8000568e:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80005692:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005696:	f0 09 18 00 	cp.b	r9,r8
8000569a:	c1 00       	breq	800056ba <sensor_switch_page+0x3e>
	if (sensor_write_data(BNO055_PAGE_ID_ADDR,&page,1) == TWI_SUCCESS) sensor_reg_page0.page_id = page;
8000569c:	ee c8 00 04 	sub	r8,r7,4
800056a0:	30 1a       	mov	r10,1
800056a2:	10 9b       	mov	r11,r8
800056a4:	30 7c       	mov	r12,7
800056a6:	f0 1f 00 09 	mcall	800056c8 <sensor_switch_page+0x4c>
800056aa:	18 98       	mov	r8,r12
800056ac:	58 08       	cp.w	r8,0
800056ae:	c0 71       	brne	800056bc <sensor_switch_page+0x40>
800056b0:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800056b4:	48 49       	lddpc	r9,800056c4 <sensor_switch_page+0x48>
800056b6:	b2 f8       	st.b	r9[0x7],r8
800056b8:	c0 28       	rjmp	800056bc <sensor_switch_page+0x40>
	sensor_read_page1();
};

void sensor_switch_page(uint8_t page)
{
	if (page == sensor_reg_page0.page_id) return;
800056ba:	d7 03       	nop
	if (sensor_write_data(BNO055_PAGE_ID_ADDR,&page,1) == TWI_SUCCESS) sensor_reg_page0.page_id = page;
	//TODO: If TWI_ERROR -> do something
};
800056bc:	2f fd       	sub	sp,-4
800056be:	e3 cd 80 80 	ldm	sp++,r7,pc
800056c2:	00 00       	add	r0,r0
800056c4:	00 00       	add	r0,r0
800056c6:	06 90       	mov	r0,r3
800056c8:	80 00       	ld.sh	r0,r0[0x0]
800056ca:	54 24       	stdsp	sp[0x108],r4

800056cc <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
800056cc:	eb cd 40 80 	pushm	r7,lr
800056d0:	1a 97       	mov	r7,sp
800056d2:	20 bd       	sub	sp,44
800056d4:	ef 4c ff d8 	st.w	r7[-40],r12
800056d8:	ef 4b ff d4 	st.w	r7[-44],r11
800056dc:	ee f8 ff d8 	ld.w	r8,r7[-40]
800056e0:	ef 48 ff e0 	st.w	r7[-32],r8
800056e4:	ee f8 ff d4 	ld.w	r8,r7[-44]
800056e8:	ef 48 ff dc 	st.w	r7[-36],r8
800056ec:	ee f8 ff e0 	ld.w	r8,r7[-32]
800056f0:	ef 48 ff e4 	st.w	r7[-28],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800056f4:	ee f8 ff e4 	ld.w	r8,r7[-28]
800056f8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800056fc:	30 19       	mov	r9,1
800056fe:	f2 08 09 48 	lsl	r8,r9,r8
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
80005702:	ee f9 ff e0 	ld.w	r9,r7[-32]
80005706:	ef 49 ff e8 	st.w	r7[-24],r9
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000570a:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000570e:	a5 99       	lsr	r9,0x5
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
80005710:	ef 49 ff f4 	st.w	r7[-12],r9
80005714:	ef 48 ff f0 	st.w	r7[-16],r8
80005718:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000571c:	ef 48 ff ec 	st.w	r7[-20],r8
80005720:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005724:	ef 48 ff fc 	st.w	r7[-4],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005728:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000572c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000572e:	e0 28 d8 00 	sub	r8,55296
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile avr32_gpio_port_t *base = arch_ioport_port_to_base(port);
80005732:	ef 48 ff f8 	st.w	r7[-8],r8

	if (mode & IOPORT_MODE_PULLUP) {
80005736:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000573a:	e2 18 00 08 	andl	r8,0x8,COH
8000573e:	c0 80       	breq	8000574e <ioport_set_pin_mode+0x82>
		base->puers = mask;
80005740:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005744:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005748:	f1 49 00 74 	st.w	r8[116],r9
8000574c:	c0 78       	rjmp	8000575a <ioport_set_pin_mode+0x8e>
	} else {
		base->puerc = mask;
8000574e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005752:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005756:	f1 49 00 78 	st.w	r8[120],r9
		base->odmerc = mask;
	}

#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
8000575a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000575e:	e2 18 00 40 	andl	r8,0x40,COH
80005762:	c0 80       	breq	80005772 <ioport_set_pin_mode+0xa6>
		base->gfers = mask;
80005764:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005768:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000576c:	f1 49 00 c4 	st.w	r8[196],r9
80005770:	c0 78       	rjmp	8000577e <ioport_set_pin_mode+0xb2>
	} else {
		base->gferc = mask;
80005772:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005776:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000577a:	f1 49 00 c8 	st.w	r8[200],r9
		base->odcr0c = mask;
	}

#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
8000577e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005782:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005786:	5c 58       	castu.b	r8
80005788:	c0 70       	breq	80005796 <ioport_set_pin_mode+0xca>
		base->pmr0s = mask;
8000578a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000578e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005792:	91 59       	st.w	r8[0x14],r9
80005794:	c0 68       	rjmp	800057a0 <ioport_set_pin_mode+0xd4>
	} else {
		base->pmr0c = mask;
80005796:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000579a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000579e:	91 69       	st.w	r8[0x18],r9
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
800057a0:	ee f8 ff ec 	ld.w	r8,r7[-20]
800057a4:	e2 18 00 02 	andl	r8,0x2,COH
800057a8:	c0 70       	breq	800057b6 <ioport_set_pin_mode+0xea>
		base->pmr1s = mask;
800057aa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057ae:	ee f9 ff f0 	ld.w	r9,r7[-16]
800057b2:	91 99       	st.w	r8[0x24],r9
800057b4:	c0 68       	rjmp	800057c0 <ioport_set_pin_mode+0xf4>
	} else {
		base->pmr1c = mask;
800057b6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057ba:	ee f9 ff f0 	ld.w	r9,r7[-16]
800057be:	91 a9       	st.w	r8[0x28],r9
	}

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
800057c0:	ee f8 ff ec 	ld.w	r8,r7[-20]
800057c4:	e2 18 00 04 	andl	r8,0x4,COH
800057c8:	c0 70       	breq	800057d6 <ioport_set_pin_mode+0x10a>
		base->pmr2s = mask;
800057ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057ce:	ee f9 ff f0 	ld.w	r9,r7[-16]
800057d2:	91 d9       	st.w	r8[0x34],r9
800057d4:	c0 68       	rjmp	800057e0 <ioport_set_pin_mode+0x114>
	} else {
		base->pmr2c = mask;
800057d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800057da:	ee f9 ff f0 	ld.w	r9,r7[-16]
800057de:	91 e9       	st.w	r8[0x38],r9
	arch_ioport_set_pin_mode(pin, mode);
}
800057e0:	2f 5d       	sub	sp,-44
800057e2:	e3 cd 80 80 	ldm	sp++,r7,pc

800057e6 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
800057e6:	eb cd 40 80 	pushm	r7,lr
800057ea:	1a 97       	mov	r7,sp
800057ec:	20 cd       	sub	sp,48
800057ee:	ef 4c ff d4 	st.w	r7[-44],r12
800057f2:	ef 4b ff d0 	st.w	r7[-48],r11
800057f6:	ee f8 ff d4 	ld.w	r8,r7[-44]
800057fa:	ef 48 ff dc 	st.w	r7[-36],r8
800057fe:	ee f8 ff d0 	ld.w	r8,r7[-48]
80005802:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80005806:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000580a:	58 18       	cp.w	r8,1
8000580c:	c2 11       	brne	8000584e <ioport_set_pin_dir+0x68>
8000580e:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005812:	ef 48 ff e0 	st.w	r7[-32],r8
80005816:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000581a:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000581e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005822:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005824:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005828:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000582c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000582e:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005832:	ee f9 ff dc 	ld.w	r9,r7[-36]
80005836:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000583a:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000583e:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005842:	30 1a       	mov	r10,1
80005844:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005848:	f1 49 00 44 	st.w	r8[68],r9
8000584c:	c2 48       	rjmp	80005894 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
8000584e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005852:	58 08       	cp.w	r8,0
80005854:	c2 01       	brne	80005894 <ioport_set_pin_dir+0xae>
80005856:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000585a:	ef 48 ff f0 	st.w	r7[-16],r8
8000585e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005862:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005866:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000586a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000586c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005870:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005874:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005876:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000587a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000587e:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005882:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005886:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000588a:	30 1a       	mov	r10,1
8000588c:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80005890:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80005894:	2f 4d       	sub	sp,-48
80005896:	e3 cd 80 80 	ldm	sp++,r7,pc
8000589a:	d7 03       	nop

8000589c <settings_init>:
volatile communication_frame_in_t communication_frame_in;

//Read settings set of UserPage on Controller
//If no data -> Default-values
void settings_init(bool iopin_save)
{
8000589c:	eb cd 40 80 	pushm	r7,lr
800058a0:	1a 97       	mov	r7,sp
800058a2:	20 1d       	sub	sp,4
800058a4:	18 98       	mov	r8,r12
800058a6:	ef 68 ff fc 	st.b	r7[-4],r8
	if (flashcdw_quick_user_page_read())
800058aa:	f0 1f 00 18 	mcall	80005908 <settings_init+0x6c>
800058ae:	18 98       	mov	r8,r12
800058b0:	58 08       	cp.w	r8,0
800058b2:	c0 40       	breq	800058ba <settings_init+0x1e>
	{
		//User page empty -> default values
		set_default_values();
800058b4:	f0 1f 00 16 	mcall	8000590c <settings_init+0x70>
800058b8:	c1 68       	rjmp	800058e4 <settings_init+0x48>
	}	
	else
	{
		flashcdw_memcpy(&set, (uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET, sizeof(set), false);
800058ba:	30 09       	mov	r9,0
800058bc:	34 ca       	mov	r10,76
800058be:	e0 6b 00 80 	mov	r11,128
800058c2:	ea 1b 80 80 	orh	r11,0x8080
800058c6:	49 3c       	lddpc	r12,80005910 <settings_init+0x74>
800058c8:	f0 1f 00 13 	mcall	80005914 <settings_init+0x78>
		if(set.version != SETTINGS_VERSION)
800058cc:	49 18       	lddpc	r8,80005910 <settings_init+0x74>
800058ce:	90 08       	ld.sh	r8,r8[0x0]
800058d0:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800058d4:	30 b8       	mov	r8,11
800058d6:	f0 09 19 00 	cp.h	r9,r8
800058da:	c0 50       	breq	800058e4 <settings_init+0x48>
		{
			set_default_values();
800058dc:	f0 1f 00 0c 	mcall	8000590c <settings_init+0x70>
			settings_save();
800058e0:	f0 1f 00 0e 	mcall	80005918 <settings_init+0x7c>
		}
	}
	
	if (iopin_save)
800058e4:	ef 39 ff fc 	ld.ub	r9,r7[-4]
800058e8:	30 08       	mov	r8,0
800058ea:	f0 09 18 00 	cp.b	r9,r8
800058ee:	c0 90       	breq	80005900 <settings_init+0x64>
	{
		ioport_set_pin_dir(PIN_SAVE, IOPORT_DIR_INPUT);
800058f0:	30 0b       	mov	r11,0
800058f2:	33 1c       	mov	r12,49
800058f4:	f0 1f 00 0a 	mcall	8000591c <settings_init+0x80>
		ioport_set_pin_mode(PIN_SAVE, IOPORT_MODE_PULLUP);
800058f8:	30 8b       	mov	r11,8
800058fa:	33 1c       	mov	r12,49
800058fc:	f0 1f 00 09 	mcall	80005920 <settings_init+0x84>
	}
};
80005900:	2f fd       	sub	sp,-4
80005902:	e3 cd 80 80 	ldm	sp++,r7,pc
80005906:	00 00       	add	r0,r0
80005908:	80 00       	ld.sh	r0,r0[0x0]
8000590a:	2a 1c       	sub	r12,-95
8000590c:	80 00       	ld.sh	r0,r0[0x0]
8000590e:	59 48       	cp.w	r8,20
80005910:	00 00       	add	r0,r0
80005912:	07 2c       	ld.uh	r12,r3++
80005914:	80 00       	ld.sh	r0,r0[0x0]
80005916:	2a 94       	sub	r4,-87
80005918:	80 00       	ld.sh	r0,r0[0x0]
8000591a:	59 24       	cp.w	r4,18
8000591c:	80 00       	ld.sh	r0,r0[0x0]
8000591e:	57 e6       	stdsp	sp[0x1f8],r6
80005920:	80 00       	ld.sh	r0,r0[0x0]
80005922:	56 cc       	stdsp	sp[0x1b0],r12

80005924 <settings_save>:

//Save settings set to UserPage on Controller
void settings_save(void)
{
80005924:	eb cd 40 80 	pushm	r7,lr
80005928:	1a 97       	mov	r7,sp
	flashcdw_memcpy((uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET,&set, sizeof(set), true);
8000592a:	30 19       	mov	r9,1
8000592c:	34 ca       	mov	r10,76
8000592e:	48 5b       	lddpc	r11,80005940 <settings_save+0x1c>
80005930:	e0 6c 00 80 	mov	r12,128
80005934:	ea 1c 80 80 	orh	r12,0x8080
80005938:	f0 1f 00 03 	mcall	80005944 <settings_save+0x20>
};
8000593c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005940:	00 00       	add	r0,r0
80005942:	07 2c       	ld.uh	r12,r3++
80005944:	80 00       	ld.sh	r0,r0[0x0]
80005946:	2a 94       	sub	r4,-87

80005948 <set_default_values>:
	}
	pin_old = pin;
};

void set_default_values(void)
{
80005948:	eb cd 40 80 	pushm	r7,lr
8000594c:	1a 97       	mov	r7,sp
	set.version = SETTINGS_VERSION;
8000594e:	4a 99       	lddpc	r9,800059f0 <set_default_values+0xa8>
80005950:	30 b8       	mov	r8,11
80005952:	b2 08       	st.h	r9[0x0],r8
	set.pid_pitch.p = 2;
80005954:	4a 78       	lddpc	r8,800059f0 <set_default_values+0xa8>
80005956:	30 29       	mov	r9,2
80005958:	91 49       	st.w	r8[0x10],r9
	set.pid_pitch.i = 0;
8000595a:	4a 68       	lddpc	r8,800059f0 <set_default_values+0xa8>
8000595c:	30 09       	mov	r9,0
8000595e:	91 59       	st.w	r8[0x14],r9
	set.pid_pitch.d = 0;
80005960:	4a 48       	lddpc	r8,800059f0 <set_default_values+0xa8>
80005962:	30 09       	mov	r9,0
80005964:	91 69       	st.w	r8[0x18],r9
	set.pid_roll.p = 2;
80005966:	4a 38       	lddpc	r8,800059f0 <set_default_values+0xa8>
80005968:	30 29       	mov	r9,2
8000596a:	91 79       	st.w	r8[0x1c],r9
	set.pid_roll.i = 0;
8000596c:	4a 18       	lddpc	r8,800059f0 <set_default_values+0xa8>
8000596e:	30 09       	mov	r9,0
80005970:	91 89       	st.w	r8[0x20],r9
	set.pid_roll.d = 0;
80005972:	4a 08       	lddpc	r8,800059f0 <set_default_values+0xa8>
80005974:	30 09       	mov	r9,0
80005976:	91 99       	st.w	r8[0x24],r9
	set.pid_yaw.p = 2;
80005978:	49 e8       	lddpc	r8,800059f0 <set_default_values+0xa8>
8000597a:	30 29       	mov	r9,2
8000597c:	91 19       	st.w	r8[0x4],r9
	set.pid_yaw.i = 0;
8000597e:	49 d8       	lddpc	r8,800059f0 <set_default_values+0xa8>
80005980:	30 09       	mov	r9,0
80005982:	91 29       	st.w	r8[0x8],r9
	set.pid_yaw.d = 0;
80005984:	49 b8       	lddpc	r8,800059f0 <set_default_values+0xa8>
80005986:	30 09       	mov	r9,0
80005988:	91 39       	st.w	r8[0xc],r9
	set.sensor_calibration = 0;
8000598a:	49 a9       	lddpc	r9,800059f0 <set_default_values+0xa8>
8000598c:	30 08       	mov	r8,0
8000598e:	f3 68 00 34 	st.b	r9[52],r8
	set.accel_offset.r = 0;
80005992:	49 89       	lddpc	r9,800059f0 <set_default_values+0xa8>
80005994:	30 08       	mov	r8,0
80005996:	f3 58 00 3c 	st.h	r9[60],r8
	set.accel_offset.x = 0;
8000599a:	49 69       	lddpc	r9,800059f0 <set_default_values+0xa8>
8000599c:	30 08       	mov	r8,0
8000599e:	f3 58 00 36 	st.h	r9[54],r8
	set.accel_offset.y = 0;
800059a2:	49 49       	lddpc	r9,800059f0 <set_default_values+0xa8>
800059a4:	30 08       	mov	r8,0
800059a6:	f3 58 00 38 	st.h	r9[56],r8
	set.accel_offset.z = 0;
800059aa:	49 29       	lddpc	r9,800059f0 <set_default_values+0xa8>
800059ac:	30 08       	mov	r8,0
800059ae:	f3 58 00 3a 	st.h	r9[58],r8
	set.gyro_offset.x = 0;
800059b2:	49 09       	lddpc	r9,800059f0 <set_default_values+0xa8>
800059b4:	30 08       	mov	r8,0
800059b6:	f3 58 00 3e 	st.h	r9[62],r8
	set.gyro_offset.y = 0;
800059ba:	48 e9       	lddpc	r9,800059f0 <set_default_values+0xa8>
800059bc:	30 08       	mov	r8,0
800059be:	f3 58 00 40 	st.h	r9[64],r8
	set.gyro_offset.z = 0;
800059c2:	48 c9       	lddpc	r9,800059f0 <set_default_values+0xa8>
800059c4:	30 08       	mov	r8,0
800059c6:	f3 58 00 42 	st.h	r9[66],r8
	set.mag_offset.r = 0;
800059ca:	48 a9       	lddpc	r9,800059f0 <set_default_values+0xa8>
800059cc:	30 08       	mov	r8,0
800059ce:	f3 58 00 4a 	st.h	r9[74],r8
	set.mag_offset.x = 0;
800059d2:	48 89       	lddpc	r9,800059f0 <set_default_values+0xa8>
800059d4:	30 08       	mov	r8,0
800059d6:	f3 58 00 44 	st.h	r9[68],r8
	set.mag_offset.y = 0;
800059da:	48 69       	lddpc	r9,800059f0 <set_default_values+0xa8>
800059dc:	30 08       	mov	r8,0
800059de:	f3 58 00 46 	st.h	r9[70],r8
	set.mag_offset.z = 0;
800059e2:	48 49       	lddpc	r9,800059f0 <set_default_values+0xa8>
800059e4:	30 08       	mov	r8,0
800059e6:	f3 58 00 48 	st.h	r9[72],r8
800059ea:	e3 cd 80 80 	ldm	sp++,r7,pc
800059ee:	00 00       	add	r0,r0
800059f0:	00 00       	add	r0,r0
800059f2:	07 2c       	ld.uh	r12,r3++

800059f4 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800059f4:	eb cd 40 80 	pushm	r7,lr
800059f8:	1a 97       	mov	r7,sp
800059fa:	20 1d       	sub	sp,4
800059fc:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005a00:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a04:	e6 18 00 01 	andh	r8,0x1,COH
80005a08:	5f 08       	sreq	r8
80005a0a:	5c 58       	castu.b	r8
}
80005a0c:	10 9c       	mov	r12,r8
80005a0e:	2f fd       	sub	sp,-4
80005a10:	e3 cd 80 80 	ldm	sp++,r7,pc

80005a14 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80005a14:	eb cd 40 80 	pushm	r7,lr
80005a18:	1a 97       	mov	r7,sp
80005a1a:	20 4d       	sub	sp,16
80005a1c:	ef 4c ff f8 	st.w	r7[-8],r12
80005a20:	ef 4b ff f4 	st.w	r7[-12],r11
80005a24:	ef 4a ff f0 	st.w	r7[-16],r10
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80005a28:	e1 b8 00 00 	mfsr	r8,0x0
80005a2c:	10 9c       	mov	r12,r8
80005a2e:	f0 1f 00 73 	mcall	80005bf8 <tc_configure_interrupts+0x1e4>
80005a32:	18 98       	mov	r8,r12
80005a34:	ef 68 ff ff 	st.b	r7[-1],r8

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005a38:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005a3c:	58 28       	cp.w	r8,2
80005a3e:	e0 88 00 04 	brls	80005a46 <tc_configure_interrupts+0x32>
    return TC_INVALID_ARGUMENT;
80005a42:	3f f8       	mov	r8,-1
80005a44:	cd 68       	rjmp	80005bf0 <tc_configure_interrupts+0x1dc>

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80005a46:	ee fb ff f4 	ld.w	r11,r7[-12]
80005a4a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a4e:	70 08       	ld.w	r8,r8[0x0]
80005a50:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005a54:	5c 58       	castu.b	r8
80005a56:	f0 09 15 07 	lsl	r9,r8,0x7
                             bitfield->ldrbs << AVR32_TC_LDRBS_OFFSET |
80005a5a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a5e:	70 08       	ld.w	r8,r8[0x0]
80005a60:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005a64:	5c 58       	castu.b	r8
80005a66:	a7 68       	lsl	r8,0x6
80005a68:	10 49       	or	r9,r8
                             bitfield->ldras << AVR32_TC_LDRAS_OFFSET |
80005a6a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a6e:	70 08       	ld.w	r8,r8[0x0]
80005a70:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80005a74:	5c 58       	castu.b	r8
80005a76:	a5 78       	lsl	r8,0x5
80005a78:	10 49       	or	r9,r8
                             bitfield->cpcs << AVR32_TC_CPCS_OFFSET |
80005a7a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a7e:	70 08       	ld.w	r8,r8[0x0]
80005a80:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80005a84:	5c 58       	castu.b	r8
80005a86:	a5 68       	lsl	r8,0x4
80005a88:	10 49       	or	r9,r8
                             bitfield->cpbs << AVR32_TC_CPBS_OFFSET |
80005a8a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a8e:	70 08       	ld.w	r8,r8[0x0]
80005a90:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005a94:	5c 58       	castu.b	r8
80005a96:	a3 78       	lsl	r8,0x3
80005a98:	10 49       	or	r9,r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
80005a9a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a9e:	70 08       	ld.w	r8,r8[0x0]
80005aa0:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80005aa4:	5c 58       	castu.b	r8
80005aa6:	a3 68       	lsl	r8,0x2
80005aa8:	10 49       	or	r9,r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
80005aaa:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005aae:	70 08       	ld.w	r8,r8[0x0]
80005ab0:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80005ab4:	5c 58       	castu.b	r8
80005ab6:	a1 78       	lsl	r8,0x1
80005ab8:	10 49       	or	r9,r8
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;
80005aba:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005abe:	70 08       	ld.w	r8,r8[0x0]
80005ac0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005ac4:	5c 58       	castu.b	r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80005ac6:	f3 e8 10 08 	or	r8,r9,r8
80005aca:	10 99       	mov	r9,r8
80005acc:	ee fa ff f8 	ld.w	r10,r7[-8]
80005ad0:	f6 08 15 06 	lsl	r8,r11,0x6
80005ad4:	f4 08 00 08 	add	r8,r10,r8
80005ad8:	2d c8       	sub	r8,-36
80005ada:	91 09       	st.w	r8[0x0],r9
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80005adc:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005ae0:	30 08       	mov	r8,0
80005ae2:	f0 09 18 00 	cp.b	r9,r8
80005ae6:	c0 20       	breq	80005aea <tc_configure_interrupts+0xd6>
80005ae8:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80005aea:	ee fb ff f4 	ld.w	r11,r7[-12]
80005aee:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005af2:	70 08       	ld.w	r8,r8[0x0]
80005af4:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005af8:	5c 58       	castu.b	r8
80005afa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005afe:	c0 41       	brne	80005b06 <tc_configure_interrupts+0xf2>
80005b00:	e0 69 00 80 	mov	r9,128
80005b04:	c0 28       	rjmp	80005b08 <tc_configure_interrupts+0xf4>
80005b06:	30 09       	mov	r9,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80005b08:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b0c:	70 08       	ld.w	r8,r8[0x0]
80005b0e:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005b12:	5c 58       	castu.b	r8
80005b14:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005b18:	c0 31       	brne	80005b1e <tc_configure_interrupts+0x10a>
80005b1a:	34 08       	mov	r8,64
80005b1c:	c0 28       	rjmp	80005b20 <tc_configure_interrupts+0x10c>
80005b1e:	30 08       	mov	r8,0
80005b20:	10 49       	or	r9,r8
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80005b22:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b26:	70 08       	ld.w	r8,r8[0x0]
80005b28:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80005b2c:	5c 58       	castu.b	r8
80005b2e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005b32:	c0 31       	brne	80005b38 <tc_configure_interrupts+0x124>
80005b34:	32 08       	mov	r8,32
80005b36:	c0 28       	rjmp	80005b3a <tc_configure_interrupts+0x126>
80005b38:	30 08       	mov	r8,0
80005b3a:	10 49       	or	r9,r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80005b3c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b40:	70 08       	ld.w	r8,r8[0x0]
80005b42:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80005b46:	5c 58       	castu.b	r8
80005b48:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005b4c:	c0 31       	brne	80005b52 <tc_configure_interrupts+0x13e>
80005b4e:	31 08       	mov	r8,16
80005b50:	c0 28       	rjmp	80005b54 <tc_configure_interrupts+0x140>
80005b52:	30 08       	mov	r8,0
80005b54:	10 49       	or	r9,r8
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80005b56:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b5a:	70 08       	ld.w	r8,r8[0x0]
80005b5c:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005b60:	5c 58       	castu.b	r8
80005b62:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005b66:	c0 31       	brne	80005b6c <tc_configure_interrupts+0x158>
80005b68:	30 88       	mov	r8,8
80005b6a:	c0 28       	rjmp	80005b6e <tc_configure_interrupts+0x15a>
80005b6c:	30 08       	mov	r8,0
80005b6e:	10 49       	or	r9,r8
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80005b70:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b74:	70 08       	ld.w	r8,r8[0x0]
80005b76:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80005b7a:	5c 58       	castu.b	r8
80005b7c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005b80:	c0 31       	brne	80005b86 <tc_configure_interrupts+0x172>
80005b82:	30 48       	mov	r8,4
80005b84:	c0 28       	rjmp	80005b88 <tc_configure_interrupts+0x174>
80005b86:	30 08       	mov	r8,0
80005b88:	10 49       	or	r9,r8
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80005b8a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005b8e:	70 08       	ld.w	r8,r8[0x0]
80005b90:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80005b94:	5c 58       	castu.b	r8
80005b96:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005b9a:	c0 31       	brne	80005ba0 <tc_configure_interrupts+0x18c>
80005b9c:	30 28       	mov	r8,2
80005b9e:	c0 28       	rjmp	80005ba2 <tc_configure_interrupts+0x18e>
80005ba0:	30 08       	mov	r8,0
80005ba2:	10 49       	or	r9,r8
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
80005ba4:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005ba8:	70 08       	ld.w	r8,r8[0x0]
80005baa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005bae:	5c 58       	castu.b	r8
80005bb0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005bb4:	5f 08       	sreq	r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80005bb6:	f3 e8 10 08 	or	r8,r9,r8
80005bba:	10 99       	mov	r9,r8
80005bbc:	ee fa ff f8 	ld.w	r10,r7[-8]
80005bc0:	f6 08 15 06 	lsl	r8,r11,0x6
80005bc4:	f4 08 00 08 	add	r8,r10,r8
80005bc8:	2d 88       	sub	r8,-40
80005bca:	91 09       	st.w	r8[0x0],r9
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80005bcc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005bd0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005bd4:	a1 78       	lsl	r8,0x1
80005bd6:	2f f8       	sub	r8,-1
80005bd8:	a5 78       	lsl	r8,0x5
80005bda:	f2 08 00 08 	add	r8,r9,r8
80005bde:	70 08       	ld.w	r8,r8[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80005be0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005be4:	30 08       	mov	r8,0
80005be6:	f0 09 18 00 	cp.b	r9,r8
80005bea:	c0 20       	breq	80005bee <tc_configure_interrupts+0x1da>
80005bec:	d5 03       	csrf	0x10

  return 0;
80005bee:	30 08       	mov	r8,0
}
80005bf0:	10 9c       	mov	r12,r8
80005bf2:	2f cd       	sub	sp,-16
80005bf4:	e3 cd 80 80 	ldm	sp++,r7,pc
80005bf8:	80 00       	ld.sh	r0,r0[0x0]
80005bfa:	59 f4       	cp.w	r4,31

80005bfc <tc_init_waveform>:
  return 0;
}


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
80005bfc:	eb cd 40 80 	pushm	r7,lr
80005c00:	1a 97       	mov	r7,sp
80005c02:	20 2d       	sub	sp,8
80005c04:	ef 4c ff fc 	st.w	r7[-4],r12
80005c08:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80005c0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c10:	70 08       	ld.w	r8,r8[0x0]
80005c12:	58 28       	cp.w	r8,2
80005c14:	e0 88 00 04 	brls	80005c1c <tc_init_waveform+0x20>
    return TC_INVALID_ARGUMENT;
80005c18:	3f f8       	mov	r8,-1
80005c1a:	c9 78       	rjmp	80005d48 <tc_init_waveform+0x14c>

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80005c1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c20:	70 09       	ld.w	r9,r8[0x0]
80005c22:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c26:	70 18       	ld.w	r8,r8[0x4]
80005c28:	f1 d8 c3 c2 	bfextu	r8,r8,0x1e,0x2
80005c2c:	5c 58       	castu.b	r8
80005c2e:	f0 0a 15 1e 	lsl	r10,r8,0x1e
                                  opt->beevt << AVR32_TC_BEEVT_OFFSET |
80005c32:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c36:	70 18       	ld.w	r8,r8[0x4]
80005c38:	f1 d8 c3 82 	bfextu	r8,r8,0x1c,0x2
80005c3c:	5c 58       	castu.b	r8
80005c3e:	bd 68       	lsl	r8,0x1c
80005c40:	10 4a       	or	r10,r8
                                  opt->bcpc << AVR32_TC_BCPC_OFFSET |
80005c42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c46:	70 18       	ld.w	r8,r8[0x4]
80005c48:	f1 d8 c3 42 	bfextu	r8,r8,0x1a,0x2
80005c4c:	5c 58       	castu.b	r8
80005c4e:	bb 68       	lsl	r8,0x1a
80005c50:	10 4a       	or	r10,r8
                                  opt->bcpb << AVR32_TC_BCPB_OFFSET |
80005c52:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c56:	70 18       	ld.w	r8,r8[0x4]
80005c58:	f1 d8 c3 02 	bfextu	r8,r8,0x18,0x2
80005c5c:	5c 58       	castu.b	r8
80005c5e:	b9 68       	lsl	r8,0x18
80005c60:	10 4a       	or	r10,r8
                                  opt->aswtrg << AVR32_TC_ASWTRG_OFFSET |
80005c62:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c66:	70 18       	ld.w	r8,r8[0x4]
80005c68:	f1 d8 c2 c2 	bfextu	r8,r8,0x16,0x2
80005c6c:	5c 58       	castu.b	r8
80005c6e:	b7 68       	lsl	r8,0x16
80005c70:	10 4a       	or	r10,r8
                                  opt->aeevt << AVR32_TC_AEEVT_OFFSET |
80005c72:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c76:	70 18       	ld.w	r8,r8[0x4]
80005c78:	f1 d8 c2 82 	bfextu	r8,r8,0x14,0x2
80005c7c:	5c 58       	castu.b	r8
80005c7e:	b5 68       	lsl	r8,0x14
80005c80:	10 4a       	or	r10,r8
                                  opt->acpc << AVR32_TC_ACPC_OFFSET |
80005c82:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c86:	70 18       	ld.w	r8,r8[0x4]
80005c88:	f1 d8 c2 42 	bfextu	r8,r8,0x12,0x2
80005c8c:	5c 58       	castu.b	r8
80005c8e:	b3 68       	lsl	r8,0x12
80005c90:	10 4a       	or	r10,r8
                                  opt->acpa << AVR32_TC_ACPA_OFFSET |
80005c92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c96:	70 18       	ld.w	r8,r8[0x4]
80005c98:	f1 d8 c2 02 	bfextu	r8,r8,0x10,0x2
80005c9c:	5c 58       	castu.b	r8
80005c9e:	b1 68       	lsl	r8,0x10
80005ca0:	f5 e8 10 08 	or	r8,r10,r8
                                  1 << AVR32_TC_WAVE_OFFSET |
80005ca4:	10 9a       	mov	r10,r8
80005ca6:	af ba       	sbr	r10,0xf
                                  opt->wavsel << AVR32_TC_WAVSEL_OFFSET |
80005ca8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005cac:	70 18       	ld.w	r8,r8[0x4]
80005cae:	f1 d8 c1 a2 	bfextu	r8,r8,0xd,0x2
80005cb2:	5c 58       	castu.b	r8
80005cb4:	ad 78       	lsl	r8,0xd
80005cb6:	10 4a       	or	r10,r8
                                  opt->enetrg << AVR32_TC_ENETRG_OFFSET |
80005cb8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005cbc:	70 18       	ld.w	r8,r8[0x4]
80005cbe:	f1 d8 c1 81 	bfextu	r8,r8,0xc,0x1
80005cc2:	5c 58       	castu.b	r8
80005cc4:	ad 68       	lsl	r8,0xc
80005cc6:	10 4a       	or	r10,r8
                                  opt->eevt << AVR32_TC_EEVT_OFFSET |
80005cc8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ccc:	70 18       	ld.w	r8,r8[0x4]
80005cce:	f1 d8 c1 42 	bfextu	r8,r8,0xa,0x2
80005cd2:	5c 58       	castu.b	r8
80005cd4:	ab 68       	lsl	r8,0xa
80005cd6:	10 4a       	or	r10,r8
                                  opt->eevtedg << AVR32_TC_EEVTEDG_OFFSET |
80005cd8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005cdc:	70 18       	ld.w	r8,r8[0x4]
80005cde:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80005ce2:	5c 58       	castu.b	r8
80005ce4:	a9 68       	lsl	r8,0x8
80005ce6:	10 4a       	or	r10,r8
                                  opt->cpcdis << AVR32_TC_CPCDIS_OFFSET |
80005ce8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005cec:	70 18       	ld.w	r8,r8[0x4]
80005cee:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005cf2:	5c 58       	castu.b	r8
80005cf4:	a7 78       	lsl	r8,0x7
80005cf6:	10 4a       	or	r10,r8
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
80005cf8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005cfc:	70 18       	ld.w	r8,r8[0x4]
80005cfe:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005d02:	5c 58       	castu.b	r8
80005d04:	a7 68       	lsl	r8,0x6
80005d06:	10 4a       	or	r10,r8
                                  opt->burst << AVR32_TC_BURST_OFFSET |
80005d08:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d0c:	70 18       	ld.w	r8,r8[0x4]
80005d0e:	f1 d8 c0 82 	bfextu	r8,r8,0x4,0x2
80005d12:	5c 58       	castu.b	r8
80005d14:	a5 68       	lsl	r8,0x4
80005d16:	10 4a       	or	r10,r8
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
80005d18:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d1c:	70 18       	ld.w	r8,r8[0x4]
80005d1e:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005d22:	5c 58       	castu.b	r8
80005d24:	a3 78       	lsl	r8,0x3
80005d26:	10 4a       	or	r10,r8
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;
80005d28:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d2c:	70 18       	ld.w	r8,r8[0x4]
80005d2e:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80005d32:	5c 58       	castu.b	r8
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80005d34:	f5 e8 10 08 	or	r8,r10,r8
80005d38:	10 9a       	mov	r10,r8
80005d3a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005d3e:	a5 69       	lsl	r9,0x4
80005d40:	2f f9       	sub	r9,-1
80005d42:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
                                  opt->burst << AVR32_TC_BURST_OFFSET |
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;

  return 0;
80005d46:	30 08       	mov	r8,0
}
80005d48:	10 9c       	mov	r12,r8
80005d4a:	2f ed       	sub	sp,-8
80005d4c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005d50 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
80005d50:	eb cd 40 80 	pushm	r7,lr
80005d54:	1a 97       	mov	r7,sp
80005d56:	20 2d       	sub	sp,8
80005d58:	ef 4c ff fc 	st.w	r7[-4],r12
80005d5c:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005d60:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d64:	58 28       	cp.w	r8,2
80005d66:	e0 88 00 04 	brls	80005d6e <tc_start+0x1e>
    return TC_INVALID_ARGUMENT;
80005d6a:	3f f8       	mov	r8,-1
80005d6c:	c0 b8       	rjmp	80005d82 <tc_start+0x32>

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80005d6e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d72:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005d76:	a7 68       	lsl	r8,0x6
80005d78:	f2 08 00 08 	add	r8,r9,r8
80005d7c:	30 59       	mov	r9,5
80005d7e:	91 09       	st.w	r8[0x0],r9

  return 0;
80005d80:	30 08       	mov	r8,0
}
80005d82:	10 9c       	mov	r12,r8
80005d84:	2f ed       	sub	sp,-8
80005d86:	e3 cd 80 80 	ldm	sp++,r7,pc

80005d8a <tc_read_sr>:
  tc->bcr = AVR32_TC_BCR_SYNC_MASK;
}


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
80005d8a:	eb cd 40 80 	pushm	r7,lr
80005d8e:	1a 97       	mov	r7,sp
80005d90:	20 2d       	sub	sp,8
80005d92:	ef 4c ff fc 	st.w	r7[-4],r12
80005d96:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005d9a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d9e:	58 28       	cp.w	r8,2
80005da0:	e0 88 00 04 	brls	80005da8 <tc_read_sr+0x1e>
    return TC_INVALID_ARGUMENT;
80005da4:	3f f8       	mov	r8,-1
80005da6:	c0 b8       	rjmp	80005dbc <tc_read_sr+0x32>

  return tc->channel[channel].sr;
80005da8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005dac:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005db0:	a1 78       	lsl	r8,0x1
80005db2:	2f f8       	sub	r8,-1
80005db4:	a5 78       	lsl	r8,0x5
80005db6:	f2 08 00 08 	add	r8,r9,r8
80005dba:	70 08       	ld.w	r8,r8[0x0]
}
80005dbc:	10 9c       	mov	r12,r8
80005dbe:	2f ed       	sub	sp,-8
80005dc0:	e3 cd 80 80 	ldm	sp++,r7,pc

80005dc4 <tc_write_ra>:
  return Rd_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK);
}


int tc_write_ra(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005dc4:	eb cd 40 80 	pushm	r7,lr
80005dc8:	1a 97       	mov	r7,sp
80005dca:	20 3d       	sub	sp,12
80005dcc:	ef 4c ff fc 	st.w	r7[-4],r12
80005dd0:	ef 4b ff f8 	st.w	r7[-8],r11
80005dd4:	14 98       	mov	r8,r10
80005dd6:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005dda:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005dde:	58 28       	cp.w	r8,2
80005de0:	e0 88 00 04 	brls	80005de8 <tc_write_ra+0x24>
    return TC_INVALID_ARGUMENT;
80005de4:	3f f8       	mov	r8,-1
80005de6:	c2 78       	rjmp	80005e34 <tc_write_ra+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005de8:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005dec:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005df0:	a5 69       	lsl	r9,0x4
80005df2:	2f f9       	sub	r9,-1
80005df4:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005df8:	e2 18 80 00 	andl	r8,0x8000,COH
80005dfc:	c1 a0       	breq	80005e30 <tc_write_ra+0x6c>
    Wr_bitfield(tc->channel[channel].ra, AVR32_TC_RA_MASK, value);
80005dfe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e02:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005e06:	ee fa ff fc 	ld.w	r10,r7[-4]
80005e0a:	a7 69       	lsl	r9,0x6
80005e0c:	f4 09 00 09 	add	r9,r10,r9
80005e10:	2e c9       	sub	r9,-20
80005e12:	72 09       	ld.w	r9,r9[0x0]
80005e14:	12 9a       	mov	r10,r9
80005e16:	e0 1a 00 00 	andl	r10,0x0
80005e1a:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005e1e:	f5 e9 10 09 	or	r9,r10,r9
80005e22:	ee fa ff fc 	ld.w	r10,r7[-4]
80005e26:	a7 68       	lsl	r8,0x6
80005e28:	f4 08 00 08 	add	r8,r10,r8
80005e2c:	2e c8       	sub	r8,-20
80005e2e:	91 09       	st.w	r8[0x0],r9

  return value;
80005e30:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005e34:	10 9c       	mov	r12,r8
80005e36:	2f dd       	sub	sp,-12
80005e38:	e3 cd 80 80 	ldm	sp++,r7,pc

80005e3c <tc_write_rb>:


int tc_write_rb(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005e3c:	eb cd 40 80 	pushm	r7,lr
80005e40:	1a 97       	mov	r7,sp
80005e42:	20 3d       	sub	sp,12
80005e44:	ef 4c ff fc 	st.w	r7[-4],r12
80005e48:	ef 4b ff f8 	st.w	r7[-8],r11
80005e4c:	14 98       	mov	r8,r10
80005e4e:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005e52:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e56:	58 28       	cp.w	r8,2
80005e58:	e0 88 00 04 	brls	80005e60 <tc_write_rb+0x24>
    return TC_INVALID_ARGUMENT;
80005e5c:	3f f8       	mov	r8,-1
80005e5e:	c2 78       	rjmp	80005eac <tc_write_rb+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005e60:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005e64:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005e68:	a5 69       	lsl	r9,0x4
80005e6a:	2f f9       	sub	r9,-1
80005e6c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005e70:	e2 18 80 00 	andl	r8,0x8000,COH
80005e74:	c1 a0       	breq	80005ea8 <tc_write_rb+0x6c>
    Wr_bitfield(tc->channel[channel].rb, AVR32_TC_RB_MASK, value);
80005e76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e7a:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005e7e:	ee fa ff fc 	ld.w	r10,r7[-4]
80005e82:	a7 69       	lsl	r9,0x6
80005e84:	f4 09 00 09 	add	r9,r10,r9
80005e88:	2e 89       	sub	r9,-24
80005e8a:	72 09       	ld.w	r9,r9[0x0]
80005e8c:	12 9a       	mov	r10,r9
80005e8e:	e0 1a 00 00 	andl	r10,0x0
80005e92:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005e96:	f5 e9 10 09 	or	r9,r10,r9
80005e9a:	ee fa ff fc 	ld.w	r10,r7[-4]
80005e9e:	a7 68       	lsl	r8,0x6
80005ea0:	f4 08 00 08 	add	r8,r10,r8
80005ea4:	2e 88       	sub	r8,-24
80005ea6:	91 09       	st.w	r8[0x0],r9

  return value;
80005ea8:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005eac:	10 9c       	mov	r12,r8
80005eae:	2f dd       	sub	sp,-12
80005eb0:	e3 cd 80 80 	ldm	sp++,r7,pc

80005eb4 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005eb4:	eb cd 40 80 	pushm	r7,lr
80005eb8:	1a 97       	mov	r7,sp
80005eba:	20 3d       	sub	sp,12
80005ebc:	ef 4c ff fc 	st.w	r7[-4],r12
80005ec0:	ef 4b ff f8 	st.w	r7[-8],r11
80005ec4:	14 98       	mov	r8,r10
80005ec6:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005eca:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ece:	58 28       	cp.w	r8,2
80005ed0:	e0 88 00 04 	brls	80005ed8 <tc_write_rc+0x24>
    return TC_INVALID_ARGUMENT;
80005ed4:	3f f8       	mov	r8,-1
80005ed6:	c2 78       	rjmp	80005f24 <tc_write_rc+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005ed8:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005edc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005ee0:	a5 69       	lsl	r9,0x4
80005ee2:	2f f9       	sub	r9,-1
80005ee4:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005ee8:	e2 18 80 00 	andl	r8,0x8000,COH
80005eec:	c1 a0       	breq	80005f20 <tc_write_rc+0x6c>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80005eee:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ef2:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005ef6:	ee fa ff fc 	ld.w	r10,r7[-4]
80005efa:	a7 69       	lsl	r9,0x6
80005efc:	f4 09 00 09 	add	r9,r10,r9
80005f00:	2e 49       	sub	r9,-28
80005f02:	72 09       	ld.w	r9,r9[0x0]
80005f04:	12 9a       	mov	r10,r9
80005f06:	e0 1a 00 00 	andl	r10,0x0
80005f0a:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005f0e:	f5 e9 10 09 	or	r9,r10,r9
80005f12:	ee fa ff fc 	ld.w	r10,r7[-4]
80005f16:	a7 68       	lsl	r8,0x6
80005f18:	f4 08 00 08 	add	r8,r10,r8
80005f1c:	2e 48       	sub	r8,-28
80005f1e:	91 09       	st.w	r8[0x0],r9

  return value;
80005f20:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005f24:	10 9c       	mov	r12,r8
80005f26:	2f dd       	sub	sp,-12
80005f28:	e3 cd 80 80 	ldm	sp++,r7,pc

80005f2c <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005f2c:	eb cd 40 80 	pushm	r7,lr
80005f30:	1a 97       	mov	r7,sp
80005f32:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005f34:	e1 b8 00 00 	mfsr	r8,0x0
80005f38:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005f3c:	d3 03       	ssrf	0x10

	return flags;
80005f3e:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005f42:	10 9c       	mov	r12,r8
80005f44:	2f fd       	sub	sp,-4
80005f46:	e3 cd 80 80 	ldm	sp++,r7,pc

80005f4a <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005f4a:	eb cd 40 80 	pushm	r7,lr
80005f4e:	1a 97       	mov	r7,sp
80005f50:	20 1d       	sub	sp,4
80005f52:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005f56:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005f5a:	e6 18 00 01 	andh	r8,0x1,COH
80005f5e:	5f 08       	sreq	r8
80005f60:	5c 58       	castu.b	r8
}
80005f62:	10 9c       	mov	r12,r8
80005f64:	2f fd       	sub	sp,-4
80005f66:	e3 cd 80 80 	ldm	sp++,r7,pc
80005f6a:	d7 03       	nop

80005f6c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005f6c:	eb cd 40 80 	pushm	r7,lr
80005f70:	1a 97       	mov	r7,sp
80005f72:	20 1d       	sub	sp,4
80005f74:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005f78:	ee fc ff fc 	ld.w	r12,r7[-4]
80005f7c:	f0 1f 00 05 	mcall	80005f90 <cpu_irq_restore+0x24>
80005f80:	18 98       	mov	r8,r12
80005f82:	58 08       	cp.w	r8,0
80005f84:	c0 20       	breq	80005f88 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005f86:	d5 03       	csrf	0x10
   }

	barrier();
}
80005f88:	2f fd       	sub	sp,-4
80005f8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80005f8e:	00 00       	add	r0,r0
80005f90:	80 00       	ld.sh	r0,r0[0x0]
80005f92:	5f 4a       	srge	r10

80005f94 <osc_priv_enable_rc120m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC32_HZ */

void osc_priv_enable_rc120m(void)
{
80005f94:	eb cd 40 80 	pushm	r7,lr
80005f98:	1a 97       	mov	r7,sp
80005f9a:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80005f9c:	f0 1f 00 0c 	mcall	80005fcc <osc_priv_enable_rc120m+0x38>
80005fa0:	18 98       	mov	r8,r12
80005fa2:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80005fa6:	fe 78 58 00 	mov	r8,-43008
80005faa:	34 49       	mov	r9,68
80005fac:	ea 19 aa 00 	orh	r9,0xaa00
80005fb0:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80005fb2:	fe 78 58 00 	mov	r8,-43008
80005fb6:	30 19       	mov	r9,1
80005fb8:	f1 49 00 44 	st.w	r8[68],r9
	cpu_irq_restore(flags);
80005fbc:	ee fc ff fc 	ld.w	r12,r7[-4]
80005fc0:	f0 1f 00 04 	mcall	80005fd0 <osc_priv_enable_rc120m+0x3c>
}
80005fc4:	2f fd       	sub	sp,-4
80005fc6:	e3 cd 80 80 	ldm	sp++,r7,pc
80005fca:	00 00       	add	r0,r0
80005fcc:	80 00       	ld.sh	r0,r0[0x0]
80005fce:	5f 2c       	srhs	r12
80005fd0:	80 00       	ld.sh	r0,r0[0x0]
80005fd2:	5f 6c       	srmi	r12

80005fd4 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005fd4:	eb cd 40 80 	pushm	r7,lr
80005fd8:	1a 97       	mov	r7,sp
80005fda:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005fdc:	e1 b8 00 00 	mfsr	r8,0x0
80005fe0:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005fe4:	d3 03       	ssrf	0x10

	return flags;
80005fe6:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005fea:	10 9c       	mov	r12,r8
80005fec:	2f fd       	sub	sp,-4
80005fee:	e3 cd 80 80 	ldm	sp++,r7,pc

80005ff2 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005ff2:	eb cd 40 80 	pushm	r7,lr
80005ff6:	1a 97       	mov	r7,sp
80005ff8:	20 1d       	sub	sp,4
80005ffa:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005ffe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006002:	e6 18 00 01 	andh	r8,0x1,COH
80006006:	5f 08       	sreq	r8
80006008:	5c 58       	castu.b	r8
}
8000600a:	10 9c       	mov	r12,r8
8000600c:	2f fd       	sub	sp,-4
8000600e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006012:	d7 03       	nop

80006014 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80006014:	eb cd 40 80 	pushm	r7,lr
80006018:	1a 97       	mov	r7,sp
8000601a:	20 1d       	sub	sp,4
8000601c:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006020:	ee fc ff fc 	ld.w	r12,r7[-4]
80006024:	f0 1f 00 05 	mcall	80006038 <cpu_irq_restore+0x24>
80006028:	18 98       	mov	r8,r12
8000602a:	58 08       	cp.w	r8,0
8000602c:	c0 20       	breq	80006030 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000602e:	d5 03       	csrf	0x10
   }

	barrier();
}
80006030:	2f fd       	sub	sp,-4
80006032:	e3 cd 80 80 	ldm	sp++,r7,pc
80006036:	00 00       	add	r0,r0
80006038:	80 00       	ld.sh	r0,r0[0x0]
8000603a:	5f f2       	sral	r2

8000603c <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
8000603c:	eb cd 40 80 	pushm	r7,lr
80006040:	1a 97       	mov	r7,sp
80006042:	20 1d       	sub	sp,4
80006044:	18 98       	mov	r8,r12
80006046:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
8000604a:	ef 38 ff fc 	ld.ub	r8,r7[-4]
8000604e:	58 28       	cp.w	r8,2
80006050:	c0 31       	brne	80006056 <osc_enable+0x1a>
		osc_priv_enable_osc32();
		break;
#endif

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80006052:	f0 1f 00 03 	mcall	8000605c <osc_enable+0x20>

	default:
		/* unhandled_case(id); */
		break;
	}
}
80006056:	2f fd       	sub	sp,-4
80006058:	e3 cd 80 80 	ldm	sp++,r7,pc
8000605c:	80 00       	ld.sh	r0,r0[0x0]
8000605e:	5f 94       	srgt	r4

80006060 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint8_t id)
{
80006060:	eb cd 40 80 	pushm	r7,lr
80006064:	1a 97       	mov	r7,sp
80006066:	20 1d       	sub	sp,4
80006068:	18 98       	mov	r8,r12
8000606a:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
8000606e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006072:	58 28       	cp.w	r8,2
80006074:	c0 40       	breq	8000607c <osc_is_ready+0x1c>
80006076:	58 38       	cp.w	r8,3
80006078:	c0 a0       	breq	8000608c <osc_is_ready+0x2c>
8000607a:	c0 b8       	rjmp	80006090 <osc_is_ready+0x30>
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
#endif

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
8000607c:	fe 78 58 00 	mov	r8,-43008
80006080:	71 18       	ld.w	r8,r8[0x44]
80006082:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006086:	5f 18       	srne	r8
80006088:	5c 58       	castu.b	r8
8000608a:	c0 48       	rjmp	80006092 <osc_is_ready+0x32>

	case OSC_ID_RCSYS:
		/* RCSYS is always ready */
		return true;
8000608c:	30 18       	mov	r8,1
8000608e:	c0 28       	rjmp	80006092 <osc_is_ready+0x32>

	default:
		/* unhandled_case(id); */
		return false;
80006090:	30 08       	mov	r8,0
	}
}
80006092:	10 9c       	mov	r12,r8
80006094:	2f fd       	sub	sp,-4
80006096:	e3 cd 80 80 	ldm	sp++,r7,pc
8000609a:	d7 03       	nop

8000609c <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
8000609c:	eb cd 40 80 	pushm	r7,lr
800060a0:	1a 97       	mov	r7,sp
800060a2:	20 1d       	sub	sp,4
800060a4:	18 98       	mov	r8,r12
800060a6:	ef 68 ff fc 	st.b	r7[-4],r8
	while (!osc_is_ready(id)) {
800060aa:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800060ae:	10 9c       	mov	r12,r8
800060b0:	f0 1f 00 05 	mcall	800060c4 <osc_wait_ready+0x28>
800060b4:	18 98       	mov	r8,r12
800060b6:	ec 18 00 01 	eorl	r8,0x1
800060ba:	5c 58       	castu.b	r8
800060bc:	cf 71       	brne	800060aa <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
800060be:	2f fd       	sub	sp,-4
800060c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800060c4:	80 00       	ld.sh	r0,r0[0x0]
800060c6:	60 60       	ld.w	r0,r0[0x18]

800060c8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800060c8:	eb cd 40 80 	pushm	r7,lr
800060cc:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800060ce:	e0 68 0e 00 	mov	r8,3584
800060d2:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
800060d6:	10 9c       	mov	r12,r8
800060d8:	e3 cd 80 80 	ldm	sp++,r7,pc

800060dc <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
800060dc:	eb cd 40 80 	pushm	r7,lr
800060e0:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
800060e2:	f0 1f 00 04 	mcall	800060f0 <sysclk_get_cpu_hz+0x14>
800060e6:	18 98       	mov	r8,r12
800060e8:	a3 88       	lsr	r8,0x2
}
800060ea:	10 9c       	mov	r12,r8
800060ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800060f0:	80 00       	ld.sh	r0,r0[0x0]
800060f2:	60 c8       	ld.w	r8,r0[0x30]

800060f4 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
800060f4:	eb cd 40 80 	pushm	r7,lr
800060f8:	1a 97       	mov	r7,sp
800060fa:	20 4d       	sub	sp,16
800060fc:	ef 4c ff f4 	st.w	r7[-12],r12
80006100:	ef 4b ff f0 	st.w	r7[-16],r11
	irqflags_t flags;
	uint32_t   mask;

	flags = cpu_irq_save();
80006104:	f0 1f 00 1a 	mcall	8000616c <sysclk_priv_enable_module+0x78>
80006108:	18 98       	mov	r8,r12
8000610a:	ef 48 ff f8 	st.w	r7[-8],r8

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
8000610e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006112:	a3 68       	lsl	r8,0x2
80006114:	e0 28 eb e0 	sub	r8,60384
80006118:	70 08       	ld.w	r8,r8[0x0]
8000611a:	ef 48 ff fc 	st.w	r7[-4],r8
	mask |= 1U << module_index;
8000611e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006122:	30 19       	mov	r9,1
80006124:	f2 08 09 48 	lsl	r8,r9,r8
80006128:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000612c:	f3 e8 10 08 	or	r8,r9,r8
80006130:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80006134:	fe 78 14 00 	mov	r8,-60416
80006138:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000613c:	f2 0a 15 02 	lsl	r10,r9,0x2
80006140:	32 09       	mov	r9,32
80006142:	ea 19 aa 00 	orh	r9,0xaa00
80006146:	f4 09 00 09 	add	r9,r10,r9
8000614a:	f1 49 00 58 	st.w	r8[88],r9
	*(&AVR32_PM.cpumask + bus_id) = mask;
8000614e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006152:	a3 68       	lsl	r8,0x2
80006154:	e0 28 eb e0 	sub	r8,60384
80006158:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000615c:	91 09       	st.w	r8[0x0],r9

	cpu_irq_restore(flags);
8000615e:	ee fc ff f8 	ld.w	r12,r7[-8]
80006162:	f0 1f 00 04 	mcall	80006170 <sysclk_priv_enable_module+0x7c>
}
80006166:	2f cd       	sub	sp,-16
80006168:	e3 cd 80 80 	ldm	sp++,r7,pc
8000616c:	80 00       	ld.sh	r0,r0[0x0]
8000616e:	5f d4       	srvc	r4
80006170:	80 00       	ld.sh	r0,r0[0x0]
80006172:	60 14       	ld.w	r4,r0[0x4]

80006174 <sysclk_set_prescalers>:
 * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift)
{
80006174:	eb cd 40 80 	pushm	r7,lr
80006178:	1a 97       	mov	r7,sp
8000617a:	20 7d       	sub	sp,28
8000617c:	ef 4c ff ec 	st.w	r7[-20],r12
80006180:	ef 4b ff e8 	st.w	r7[-24],r11
80006184:	ef 4a ff e4 	st.w	r7[-28],r10
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
80006188:	30 08       	mov	r8,0
8000618a:	ef 48 ff f4 	st.w	r7[-12],r8
	uint32_t   pba_cksel = 0;
8000618e:	30 08       	mov	r8,0
80006190:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t   pbb_cksel = 0;
80006194:	30 08       	mov	r8,0
80006196:	ef 48 ff fc 	st.w	r7[-4],r8

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
8000619a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000619e:	58 08       	cp.w	r8,0
800061a0:	c0 70       	breq	800061ae <sysclk_set_prescalers+0x3a>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_OFFSET)
800061a2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800061a6:	20 18       	sub	r8,1
800061a8:	a7 b8       	sbr	r8,0x7
800061aa:	ef 48 ff f4 	st.w	r7[-12],r8
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
800061ae:	ee f8 ff e8 	ld.w	r8,r7[-24]
800061b2:	58 08       	cp.w	r8,0
800061b4:	c0 70       	breq	800061c2 <sysclk_set_prescalers+0x4e>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_OFFSET)
800061b6:	ee f8 ff e8 	ld.w	r8,r7[-24]
800061ba:	20 18       	sub	r8,1
800061bc:	a7 b8       	sbr	r8,0x7
800061be:	ef 48 ff f8 	st.w	r7[-8],r8
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
800061c2:	ee f8 ff e4 	ld.w	r8,r7[-28]
800061c6:	58 08       	cp.w	r8,0
800061c8:	c0 70       	breq	800061d6 <sysclk_set_prescalers+0x62>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_OFFSET)
800061ca:	ee f8 ff e4 	ld.w	r8,r7[-28]
800061ce:	20 18       	sub	r8,1
800061d0:	a7 b8       	sbr	r8,0x7
800061d2:	ef 48 ff fc 	st.w	r7[-4],r8
				| (1U << AVR32_PM_PBBDIV);

	flags = cpu_irq_save();
800061d6:	f0 1f 00 19 	mcall	80006238 <sysclk_set_prescalers+0xc4>
800061da:	18 98       	mov	r8,r12
800061dc:	ef 48 ff f0 	st.w	r7[-16],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
800061e0:	fe 78 14 00 	mov	r8,-60416
800061e4:	30 49       	mov	r9,4
800061e6:	ea 19 aa 00 	orh	r9,0xaa00
800061ea:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.cpusel = cpu_cksel;
800061ee:	fe 78 14 00 	mov	r8,-60416
800061f2:	ee f9 ff f4 	ld.w	r9,r7[-12]
800061f6:	91 19       	st.w	r8[0x4],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
800061f8:	fe 78 14 00 	mov	r8,-60416
800061fc:	30 c9       	mov	r9,12
800061fe:	ea 19 aa 00 	orh	r9,0xaa00
80006202:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbasel = pba_cksel;
80006206:	fe 78 14 00 	mov	r8,-60416
8000620a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000620e:	91 39       	st.w	r8[0xc],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80006210:	fe 78 14 00 	mov	r8,-60416
80006214:	31 09       	mov	r9,16
80006216:	ea 19 aa 00 	orh	r9,0xaa00
8000621a:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbbsel = pbb_cksel;
8000621e:	fe 78 14 00 	mov	r8,-60416
80006222:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006226:	91 49       	st.w	r8[0x10],r9
	cpu_irq_restore(flags);
80006228:	ee fc ff f0 	ld.w	r12,r7[-16]
8000622c:	f0 1f 00 04 	mcall	8000623c <sysclk_set_prescalers+0xc8>
}
80006230:	2f 9d       	sub	sp,-28
80006232:	e3 cd 80 80 	ldm	sp++,r7,pc
80006236:	00 00       	add	r0,r0
80006238:	80 00       	ld.sh	r0,r0[0x0]
8000623a:	5f d4       	srvc	r4
8000623c:	80 00       	ld.sh	r0,r0[0x0]
8000623e:	60 14       	ld.w	r4,r0[0x4]

80006240 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
80006240:	eb cd 40 80 	pushm	r7,lr
80006244:	1a 97       	mov	r7,sp
80006246:	20 2d       	sub	sp,8
80006248:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL1);

	flags = cpu_irq_save();
8000624c:	f0 1f 00 0c 	mcall	8000627c <sysclk_set_source+0x3c>
80006250:	18 98       	mov	r8,r12
80006252:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80006256:	fe 78 14 00 	mov	r8,-60416
8000625a:	fc 19 aa 00 	movh	r9,0xaa00
8000625e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.mcctrl = src;
80006262:	fe 78 14 00 	mov	r8,-60416
80006266:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000626a:	91 09       	st.w	r8[0x0],r9
	cpu_irq_restore(flags);
8000626c:	ee fc ff fc 	ld.w	r12,r7[-4]
80006270:	f0 1f 00 04 	mcall	80006280 <sysclk_set_source+0x40>
}
80006274:	2f ed       	sub	sp,-8
80006276:	e3 cd 80 80 	ldm	sp++,r7,pc
8000627a:	00 00       	add	r0,r0
8000627c:	80 00       	ld.sh	r0,r0[0x0]
8000627e:	5f d4       	srvc	r4
80006280:	80 00       	ld.sh	r0,r0[0x0]
80006282:	60 14       	ld.w	r4,r0[0x4]

80006284 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80006284:	eb cd 40 80 	pushm	r7,lr
80006288:	1a 97       	mov	r7,sp
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
8000628a:	30 2a       	mov	r10,2
8000628c:	30 2b       	mov	r11,2
8000628e:	30 2c       	mov	r12,2
80006290:	f0 1f 00 0a 	mcall	800062b8 <sysclk_init+0x34>
		sysclk_set_source(SYSCLK_SRC_PLL1);
		break;
	}
#endif
	case SYSCLK_SRC_RC120M:
		osc_enable(OSC_ID_RC120M);
80006294:	30 2c       	mov	r12,2
80006296:	f0 1f 00 0a 	mcall	800062bc <sysclk_init+0x38>
		osc_wait_ready(OSC_ID_RC120M);
8000629a:	30 2c       	mov	r12,2
8000629c:	f0 1f 00 09 	mcall	800062c0 <sysclk_init+0x3c>
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
800062a0:	f0 1f 00 09 	mcall	800062c4 <sysclk_init+0x40>
800062a4:	18 98       	mov	r8,r12
800062a6:	10 9c       	mov	r12,r8
800062a8:	f0 1f 00 08 	mcall	800062c8 <sysclk_init+0x44>
		sysclk_set_source(SYSCLK_SRC_RC120M);
800062ac:	30 4c       	mov	r12,4
800062ae:	f0 1f 00 08 	mcall	800062cc <sysclk_init+0x48>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
800062b2:	e3 cd 80 80 	ldm	sp++,r7,pc
800062b6:	00 00       	add	r0,r0
800062b8:	80 00       	ld.sh	r0,r0[0x0]
800062ba:	61 74       	ld.w	r4,r0[0x5c]
800062bc:	80 00       	ld.sh	r0,r0[0x0]
800062be:	60 3c       	ld.w	r12,r0[0xc]
800062c0:	80 00       	ld.sh	r0,r0[0x0]
800062c2:	60 9c       	ld.w	r12,r0[0x24]
800062c4:	80 00       	ld.sh	r0,r0[0x0]
800062c6:	60 dc       	ld.w	r12,r0[0x34]
800062c8:	80 00       	ld.sh	r0,r0[0x0]
800062ca:	27 f4       	sub	r4,127
800062cc:	80 00       	ld.sh	r0,r0[0x0]
800062ce:	62 40       	ld.w	r0,r1[0x10]

800062d0 <spi_initSlave>:
}

spi_status_t spi_initSlave(volatile avr32_spi_t *spi,
		uint8_t bits,
		uint8_t spi_mode)
{
800062d0:	eb cd 40 80 	pushm	r7,lr
800062d4:	1a 97       	mov	r7,sp
800062d6:	20 3d       	sub	sp,12
800062d8:	ef 4c ff fc 	st.w	r7[-4],r12
800062dc:	16 99       	mov	r9,r11
800062de:	14 98       	mov	r8,r10
800062e0:	ef 69 ff f8 	st.b	r7[-8],r9
800062e4:	ef 68 ff f4 	st.b	r7[-12],r8
	if (spi_mode > 3 ||
800062e8:	ef 39 ff f4 	ld.ub	r9,r7[-12]
800062ec:	30 38       	mov	r8,3
800062ee:	f0 09 18 00 	cp.b	r9,r8
800062f2:	e0 8b 00 10 	brhi	80006312 <spi_initSlave+0x42>
800062f6:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800062fa:	30 78       	mov	r8,7
800062fc:	f0 09 18 00 	cp.b	r9,r8
80006300:	e0 88 00 09 	brls	80006312 <spi_initSlave+0x42>
80006304:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80006308:	31 08       	mov	r8,16
8000630a:	f0 09 18 00 	cp.b	r9,r8
8000630e:	e0 88 00 04 	brls	80006316 <spi_initSlave+0x46>
			bits < 8 || bits > 16) {
		return SPI_ERROR_ARGUMENT;
80006312:	30 28       	mov	r8,2
80006314:	c1 f8       	rjmp	80006352 <spi_initSlave+0x82>
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80006316:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000631a:	e0 69 00 80 	mov	r9,128
8000631e:	91 09       	st.w	r8[0x0],r9

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80006320:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006324:	a1 98       	lsr	r8,0x1
80006326:	5c 58       	castu.b	r8
80006328:	10 99       	mov	r9,r8
			(((spi_mode &
8000632a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000632e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006332:	c0 31       	brne	80006338 <spi_initSlave+0x68>
80006334:	30 28       	mov	r8,2
80006336:	c0 28       	rjmp	8000633a <spi_initSlave+0x6a>
80006338:	30 08       	mov	r8,0
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
8000633a:	10 49       	or	r9,r8
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);
8000633c:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80006340:	20 88       	sub	r8,8
80006342:	a5 68       	lsl	r8,0x4

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80006344:	f3 e8 10 08 	or	r8,r9,r8
80006348:	10 99       	mov	r9,r8
8000634a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000634e:	91 c9       	st.w	r8[0x30],r9
			(((spi_mode &
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);

	return SPI_OK;
80006350:	30 08       	mov	r8,0
}
80006352:	10 9c       	mov	r12,r8
80006354:	2f dd       	sub	sp,-12
80006356:	e3 cd 80 80 	ldm	sp++,r7,pc

8000635a <spi_enable>:

	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
8000635a:	eb cd 40 80 	pushm	r7,lr
8000635e:	1a 97       	mov	r7,sp
80006360:	20 1d       	sub	sp,4
80006362:	ef 4c ff fc 	st.w	r7[-4],r12
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80006366:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000636a:	30 19       	mov	r9,1
8000636c:	91 09       	st.w	r8[0x0],r9
}
8000636e:	2f fd       	sub	sp,-4
80006370:	e3 cd 80 80 	ldm	sp++,r7,pc

80006374 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80006374:	eb cd 40 80 	pushm	r7,lr
80006378:	1a 97       	mov	r7,sp
8000637a:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000637c:	e1 b8 00 00 	mfsr	r8,0x0
80006380:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80006384:	d3 03       	ssrf	0x10

	return flags;
80006386:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000638a:	10 9c       	mov	r12,r8
8000638c:	2f fd       	sub	sp,-4
8000638e:	e3 cd 80 80 	ldm	sp++,r7,pc

80006392 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80006392:	eb cd 40 80 	pushm	r7,lr
80006396:	1a 97       	mov	r7,sp
80006398:	20 1d       	sub	sp,4
8000639a:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
8000639e:	ee f8 ff fc 	ld.w	r8,r7[-4]
800063a2:	e6 18 00 01 	andh	r8,0x1,COH
800063a6:	5f 08       	sreq	r8
800063a8:	5c 58       	castu.b	r8
}
800063aa:	10 9c       	mov	r12,r8
800063ac:	2f fd       	sub	sp,-4
800063ae:	e3 cd 80 80 	ldm	sp++,r7,pc
800063b2:	d7 03       	nop

800063b4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
800063b4:	eb cd 40 80 	pushm	r7,lr
800063b8:	1a 97       	mov	r7,sp
800063ba:	20 1d       	sub	sp,4
800063bc:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800063c0:	ee fc ff fc 	ld.w	r12,r7[-4]
800063c4:	f0 1f 00 05 	mcall	800063d8 <cpu_irq_restore+0x24>
800063c8:	18 98       	mov	r8,r12
800063ca:	58 08       	cp.w	r8,0
800063cc:	c0 20       	breq	800063d0 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800063ce:	d5 03       	csrf	0x10
   }

	barrier();
}
800063d0:	2f fd       	sub	sp,-4
800063d2:	e3 cd 80 80 	ldm	sp++,r7,pc
800063d6:	00 00       	add	r0,r0
800063d8:	80 00       	ld.sh	r0,r0[0x0]
800063da:	63 92       	ld.w	r2,r1[0x64]

800063dc <twim_master_interrupt_handler>:
/**
 * \internal
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
800063dc:	eb cd 40 80 	pushm	r7,lr
800063e0:	1a 97       	mov	r7,sp
800063e2:	20 1d       	sub	sp,4
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
800063e4:	4c 68       	lddpc	r8,800064fc <twim_master_interrupt_handler+0x120>
800063e6:	70 08       	ld.w	r8,r8[0x0]
800063e8:	70 79       	ld.w	r9,r8[0x1c]
800063ea:	4c 68       	lddpc	r8,80006500 <twim_master_interrupt_handler+0x124>
800063ec:	70 08       	ld.w	r8,r8[0x0]
800063ee:	f3 e8 00 08 	and	r8,r9,r8
800063f2:	ef 48 ff fc 	st.w	r7[-4],r8
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
800063f6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800063fa:	e2 18 07 00 	andl	r8,0x700,COH
800063fe:	c1 e0       	breq	8000643a <twim_master_interrupt_handler+0x5e>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80006400:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006404:	e2 18 03 00 	andl	r8,0x300,COH
80006408:	c0 30       	breq	8000640e <twim_master_interrupt_handler+0x32>
8000640a:	3f c8       	mov	r8,-4
8000640c:	c0 28       	rjmp	80006410 <twim_master_interrupt_handler+0x34>
8000640e:	3f e8       	mov	r8,-2
80006410:	4b d9       	lddpc	r9,80006504 <twim_master_interrupt_handler+0x128>
80006412:	93 08       	st.w	r9[0x0],r8
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80006414:	4b a8       	lddpc	r8,800064fc <twim_master_interrupt_handler+0x120>
80006416:	70 09       	ld.w	r9,r8[0x0]
80006418:	72 38       	ld.w	r8,r9[0xc]
8000641a:	30 0a       	mov	r10,0
8000641c:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
80006420:	93 38       	st.w	r9[0xc],r8
		twim_inst->scr = ~0UL;
80006422:	4b 78       	lddpc	r8,800064fc <twim_master_interrupt_handler+0x120>
80006424:	70 08       	ld.w	r8,r8[0x0]
80006426:	3f f9       	mov	r9,-1
80006428:	91 b9       	st.w	r8[0x2c],r9
		twim_inst->idr = ~0UL;
8000642a:	4b 58       	lddpc	r8,800064fc <twim_master_interrupt_handler+0x120>
8000642c:	70 08       	ld.w	r8,r8[0x0]
8000642e:	3f f9       	mov	r9,-1
80006430:	91 99       	st.w	r8[0x24],r9
		twim_next = false;
80006432:	4b 69       	lddpc	r9,80006508 <twim_master_interrupt_handler+0x12c>
80006434:	30 08       	mov	r8,0
80006436:	b2 88       	st.b	r9[0x0],r8
80006438:	c5 e8       	rjmp	800064f4 <twim_master_interrupt_handler+0x118>
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
8000643a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000643e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006442:	5c 58       	castu.b	r8
80006444:	c2 00       	breq	80006484 <twim_master_interrupt_handler+0xa8>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80006446:	4b 28       	lddpc	r8,8000650c <twim_master_interrupt_handler+0x130>
80006448:	70 09       	ld.w	r9,r8[0x0]
8000644a:	4a d8       	lddpc	r8,800064fc <twim_master_interrupt_handler+0x120>
8000644c:	70 08       	ld.w	r8,r8[0x0]
8000644e:	70 58       	ld.w	r8,r8[0x14]
80006450:	5c 58       	castu.b	r8
80006452:	b2 88       	st.b	r9[0x0],r8
		twim_rx_data++;
80006454:	4a e8       	lddpc	r8,8000650c <twim_master_interrupt_handler+0x130>
80006456:	70 08       	ld.w	r8,r8[0x0]
80006458:	f0 c9 ff ff 	sub	r9,r8,-1
8000645c:	4a c8       	lddpc	r8,8000650c <twim_master_interrupt_handler+0x130>
8000645e:	91 09       	st.w	r8[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80006460:	4a c8       	lddpc	r8,80006510 <twim_master_interrupt_handler+0x134>
80006462:	70 08       	ld.w	r8,r8[0x0]
80006464:	f0 c9 00 01 	sub	r9,r8,1
80006468:	4a a8       	lddpc	r8,80006510 <twim_master_interrupt_handler+0x134>
8000646a:	91 09       	st.w	r8[0x0],r9
		// receive complete
		if (twim_rx_nb_bytes == 0) {
8000646c:	4a 98       	lddpc	r8,80006510 <twim_master_interrupt_handler+0x134>
8000646e:	70 08       	ld.w	r8,r8[0x0]
80006470:	58 08       	cp.w	r8,0
80006472:	c4 11       	brne	800064f4 <twim_master_interrupt_handler+0x118>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80006474:	4a 28       	lddpc	r8,800064fc <twim_master_interrupt_handler+0x120>
80006476:	70 08       	ld.w	r8,r8[0x0]
80006478:	30 19       	mov	r9,1
8000647a:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
8000647c:	4a 39       	lddpc	r9,80006508 <twim_master_interrupt_handler+0x12c>
8000647e:	30 08       	mov	r8,0
80006480:	b2 88       	st.b	r9[0x0],r8
80006482:	c3 98       	rjmp	800064f4 <twim_master_interrupt_handler+0x118>
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
80006484:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006488:	e2 18 00 02 	andl	r8,0x2,COH
8000648c:	c3 40       	breq	800064f4 <twim_master_interrupt_handler+0x118>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
8000648e:	4a 28       	lddpc	r8,80006514 <twim_master_interrupt_handler+0x138>
80006490:	70 08       	ld.w	r8,r8[0x0]
80006492:	58 08       	cp.w	r8,0
80006494:	c0 91       	brne	800064a6 <twim_master_interrupt_handler+0xca>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80006496:	49 a8       	lddpc	r8,800064fc <twim_master_interrupt_handler+0x120>
80006498:	70 08       	ld.w	r8,r8[0x0]
8000649a:	30 29       	mov	r9,2
8000649c:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
8000649e:	49 b9       	lddpc	r9,80006508 <twim_master_interrupt_handler+0x12c>
800064a0:	30 08       	mov	r8,0
800064a2:	b2 88       	st.b	r9[0x0],r8
800064a4:	c2 88       	rjmp	800064f4 <twim_master_interrupt_handler+0x118>
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
800064a6:	49 68       	lddpc	r8,800064fc <twim_master_interrupt_handler+0x120>
800064a8:	70 0a       	ld.w	r10,r8[0x0]
800064aa:	49 c8       	lddpc	r8,80006518 <twim_master_interrupt_handler+0x13c>
800064ac:	70 08       	ld.w	r8,r8[0x0]
800064ae:	11 89       	ld.ub	r9,r8[0x0]
800064b0:	5c 59       	castu.b	r9
800064b2:	95 69       	st.w	r10[0x18],r9
800064b4:	f0 c9 ff ff 	sub	r9,r8,-1
800064b8:	49 88       	lddpc	r8,80006518 <twim_master_interrupt_handler+0x13c>
800064ba:	91 09       	st.w	r8[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
800064bc:	49 68       	lddpc	r8,80006514 <twim_master_interrupt_handler+0x138>
800064be:	70 08       	ld.w	r8,r8[0x0]
800064c0:	f0 c9 00 01 	sub	r9,r8,1
800064c4:	49 48       	lddpc	r8,80006514 <twim_master_interrupt_handler+0x138>
800064c6:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
800064c8:	49 38       	lddpc	r8,80006514 <twim_master_interrupt_handler+0x138>
800064ca:	70 08       	ld.w	r8,r8[0x0]
800064cc:	58 08       	cp.w	r8,0
800064ce:	c1 31       	brne	800064f4 <twim_master_interrupt_handler+0x118>
				// Check for next transfer
				if(twim_next) {
800064d0:	48 e8       	lddpc	r8,80006508 <twim_master_interrupt_handler+0x12c>
800064d2:	11 88       	ld.ub	r8,r8[0x0]
800064d4:	5c 58       	castu.b	r8
800064d6:	c0 f0       	breq	800064f4 <twim_master_interrupt_handler+0x118>
					twim_next = false;
800064d8:	48 c9       	lddpc	r9,80006508 <twim_master_interrupt_handler+0x12c>
800064da:	30 08       	mov	r8,0
800064dc:	b2 88       	st.b	r9[0x0],r8
					twim_tx_nb_bytes = twim_package->length;
800064de:	49 08       	lddpc	r8,8000651c <twim_master_interrupt_handler+0x140>
800064e0:	70 08       	ld.w	r8,r8[0x0]
800064e2:	70 39       	ld.w	r9,r8[0xc]
800064e4:	48 c8       	lddpc	r8,80006514 <twim_master_interrupt_handler+0x138>
800064e6:	91 09       	st.w	r8[0x0],r9
					twim_tx_data = twim_package->buffer;
800064e8:	48 d8       	lddpc	r8,8000651c <twim_master_interrupt_handler+0x140>
800064ea:	70 08       	ld.w	r8,r8[0x0]
800064ec:	70 28       	ld.w	r8,r8[0x8]
800064ee:	10 99       	mov	r9,r8
800064f0:	48 a8       	lddpc	r8,80006518 <twim_master_interrupt_handler+0x13c>
800064f2:	91 09       	st.w	r8[0x0],r9
				}
			}
		}
	}
	return;
}
800064f4:	2f fd       	sub	sp,-4
800064f6:	e3 cd 40 80 	ldm	sp++,r7,lr
800064fa:	d6 03       	rete
800064fc:	00 00       	add	r0,r0
800064fe:	05 3c       	ld.ub	r12,r2++
80006500:	00 00       	add	r0,r0
80006502:	05 54       	ld.sh	r4,--r2
80006504:	00 00       	add	r0,r0
80006506:	05 48       	ld.w	r8,--r2
80006508:	00 00       	add	r0,r0
8000650a:	05 5c       	ld.sh	r12,--r2
8000650c:	00 00       	add	r0,r0
8000650e:	05 44       	ld.w	r4,--r2
80006510:	00 00       	add	r0,r0
80006512:	05 50       	ld.sh	r0,--r2
80006514:	00 00       	add	r0,r0
80006516:	05 4c       	ld.w	r12,--r2
80006518:	00 00       	add	r0,r0
8000651a:	05 40       	ld.w	r0,--r2
8000651c:	00 00       	add	r0,r0
8000651e:	05 58       	ld.sh	r8,--r2

80006520 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
80006520:	eb cd 40 80 	pushm	r7,lr
80006524:	1a 97       	mov	r7,sp
80006526:	20 5d       	sub	sp,20
80006528:	ef 4c ff f4 	st.w	r7[-12],r12
8000652c:	ef 4b ff f0 	st.w	r7[-16],r11
80006530:	ef 4a ff ec 	st.w	r7[-20],r10
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
80006534:	30 08       	mov	r8,0
80006536:	ef 68 ff ff 	st.b	r7[-1],r8
	f_prescaled = (pba_hz / speed / 2);
8000653a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000653e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80006542:	f0 09 0d 08 	divu	r8,r8,r9
80006546:	a1 98       	lsr	r8,0x1
80006548:	ef 48 ff f8 	st.w	r7[-8],r8
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
8000654c:	c0 b8       	rjmp	80006562 <twim_set_speed+0x42>
		// increase clock divider
		cwgr_exp++;
8000654e:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80006552:	2f f8       	sub	r8,-1
80006554:	ef 68 ff ff 	st.b	r7[-1],r8
		// divide f_prescaled value
		f_prescaled /= 2;
80006558:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000655c:	a1 98       	lsr	r8,0x1
8000655e:	ef 48 ff f8 	st.w	r7[-8],r8
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80006562:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006566:	e0 48 00 ff 	cp.w	r8,255
8000656a:	e0 88 00 09 	brls	8000657c <twim_set_speed+0x5c>
8000656e:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006572:	30 78       	mov	r8,7
80006574:	f0 09 18 00 	cp.b	r9,r8
80006578:	fe 98 ff eb 	brls	8000654e <twim_set_speed+0x2e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
8000657c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006580:	30 78       	mov	r8,7
80006582:	f0 09 18 00 	cp.b	r9,r8
80006586:	e0 88 00 04 	brls	8000658e <twim_set_speed+0x6e>
		return ERR_INVALID_ARG;
8000658a:	3f 88       	mov	r8,-8
8000658c:	c1 a8       	rjmp	800065c0 <twim_set_speed+0xa0>
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
8000658e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006592:	f0 09 16 01 	lsr	r9,r8,0x1
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
80006596:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000659a:	a1 98       	lsr	r8,0x1
8000659c:	ee fa ff f8 	ld.w	r10,r7[-8]
800065a0:	f4 08 01 08 	sub	r8,r10,r8
800065a4:	a9 68       	lsl	r8,0x8
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
800065a6:	10 49       	or	r9,r8
800065a8:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800065ac:	bd 68       	lsl	r8,0x1c
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
800065ae:	10 49       	or	r9,r8
800065b0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800065b4:	b1 68       	lsl	r8,0x10
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
800065b6:	10 49       	or	r9,r8
800065b8:	ee f8 ff f4 	ld.w	r8,r7[-12]
800065bc:	91 19       	st.w	r8[0x4],r9
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
	return STATUS_OK;
800065be:	30 08       	mov	r8,0
}
800065c0:	10 9c       	mov	r12,r8
800065c2:	2f bd       	sub	sp,-20
800065c4:	e3 cd 80 80 	ldm	sp++,r7,pc

800065c8 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
800065c8:	eb cd 40 80 	pushm	r7,lr
800065cc:	1a 97       	mov	r7,sp
800065ce:	20 4d       	sub	sp,16
800065d0:	ef 4c ff f4 	st.w	r7[-12],r12
800065d4:	ef 4b ff f0 	st.w	r7[-16],r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
800065d8:	e1 b8 00 00 	mfsr	r8,0x0
800065dc:	10 9c       	mov	r12,r8
800065de:	f0 1f 00 37 	mcall	800066b8 <twim_master_init+0xf0>
800065e2:	18 98       	mov	r8,r12
800065e4:	ef 68 ff fb 	st.b	r7[-5],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800065e8:	4b 58       	lddpc	r8,800066bc <twim_master_init+0xf4>
800065ea:	30 09       	mov	r9,0
800065ec:	91 09       	st.w	r8[0x0],r9
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
800065ee:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800065f2:	30 08       	mov	r8,0
800065f4:	f0 09 18 00 	cp.b	r9,r8
800065f8:	c0 20       	breq	800065fc <twim_master_init+0x34>
		cpu_irq_disable ();
800065fa:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
800065fc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006600:	3f f9       	mov	r9,-1
80006602:	91 99       	st.w	r8[0x24],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80006604:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006608:	30 19       	mov	r9,1
8000660a:	91 09       	st.w	r8[0x0],r9
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
8000660c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006610:	e0 69 00 80 	mov	r9,128
80006614:	91 09       	st.w	r8[0x0],r9
	if (global_interrupt_enabled) {
80006616:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000661a:	30 08       	mov	r8,0
8000661c:	f0 09 18 00 	cp.b	r9,r8
80006620:	c0 20       	breq	80006624 <twim_master_init+0x5c>
		cpu_irq_enable ();
80006622:	d5 03       	csrf	0x10
	}
	// Clear SR
	twim->scr = ~0UL;
80006624:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006628:	3f f9       	mov	r9,-1
8000662a:	91 b9       	st.w	r8[0x2c],r9

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
8000662c:	f0 1f 00 25 	mcall	800066c0 <twim_master_init+0xf8>
80006630:	18 98       	mov	r8,r12
80006632:	ef 48 ff fc 	st.w	r7[-4],r8
	irq_register_handler(twim_master_interrupt_handler,
80006636:	30 2a       	mov	r10,2
80006638:	e0 6b 01 40 	mov	r11,320
8000663c:	4a 2c       	lddpc	r12,800066c4 <twim_master_init+0xfc>
8000663e:	f0 1f 00 23 	mcall	800066c8 <twim_master_init+0x100>
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);
80006642:	ee fc ff fc 	ld.w	r12,r7[-4]
80006646:	f0 1f 00 22 	mcall	800066cc <twim_master_init+0x104>

	if (opt->smbus) {
8000664a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000664e:	f1 38 00 0c 	ld.ub	r8,r8[12]
80006652:	58 08       	cp.w	r8,0
80006654:	c0 90       	breq	80006666 <twim_master_init+0x9e>
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
80006656:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000665a:	31 09       	mov	r9,16
8000665c:	91 09       	st.w	r8[0x0],r9
		twim->smbtr = (uint32_t) -1;
8000665e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006662:	3f f9       	mov	r9,-1
80006664:	91 29       	st.w	r8[0x8],r9
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
80006666:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000666a:	70 09       	ld.w	r9,r8[0x0]
8000666c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006670:	70 18       	ld.w	r8,r8[0x4]
80006672:	12 9a       	mov	r10,r9
80006674:	10 9b       	mov	r11,r8
80006676:	ee fc ff f4 	ld.w	r12,r7[-12]
8000667a:	f0 1f 00 16 	mcall	800066d0 <twim_master_init+0x108>
8000667e:	18 98       	mov	r8,r12
80006680:	5b 88       	cp.w	r8,-8
80006682:	c0 31       	brne	80006688 <twim_master_init+0xc0>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
80006684:	3f 88       	mov	r8,-8
80006686:	c1 48       	rjmp	800066ae <twim_master_init+0xe6>
	}
	// Probe the component
	twim_probe (twim, opt->chip);
80006688:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000668c:	70 28       	ld.w	r8,r8[0x8]
8000668e:	10 9b       	mov	r11,r8
80006690:	ee fc ff f4 	ld.w	r12,r7[-12]
80006694:	f0 1f 00 10 	mcall	800066d4 <twim_master_init+0x10c>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80006698:	48 98       	lddpc	r8,800066bc <twim_master_init+0xf4>
8000669a:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
8000669c:	5b c8       	cp.w	r8,-4
8000669e:	c0 50       	breq	800066a8 <twim_master_init+0xe0>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800066a0:	48 78       	lddpc	r8,800066bc <twim_master_init+0xf4>
800066a2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800066a4:	5b e8       	cp.w	r8,-2
800066a6:	c0 31       	brne	800066ac <twim_master_init+0xe4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800066a8:	3f f8       	mov	r8,-1
800066aa:	c0 28       	rjmp	800066ae <twim_master_init+0xe6>
	}
	return STATUS_OK;
800066ac:	30 08       	mov	r8,0
}
800066ae:	10 9c       	mov	r12,r8
800066b0:	2f cd       	sub	sp,-16
800066b2:	e3 cd 80 80 	ldm	sp++,r7,pc
800066b6:	00 00       	add	r0,r0
800066b8:	80 00       	ld.sh	r0,r0[0x0]
800066ba:	63 92       	ld.w	r2,r1[0x64]
800066bc:	00 00       	add	r0,r0
800066be:	05 48       	ld.w	r8,--r2
800066c0:	80 00       	ld.sh	r0,r0[0x0]
800066c2:	63 74       	ld.w	r4,r1[0x5c]
800066c4:	80 00       	ld.sh	r0,r0[0x0]
800066c6:	63 dc       	ld.w	r12,r1[0x74]
800066c8:	80 00       	ld.sh	r0,r0[0x0]
800066ca:	6e d8       	ld.w	r8,r7[0x34]
800066cc:	80 00       	ld.sh	r0,r0[0x0]
800066ce:	63 b4       	ld.w	r4,r1[0x6c]
800066d0:	80 00       	ld.sh	r0,r0[0x0]
800066d2:	65 20       	ld.w	r0,r2[0x48]
800066d4:	80 00       	ld.sh	r0,r0[0x0]
800066d6:	67 1c       	ld.w	r12,r3[0x44]

800066d8 <twim_disable_interrupt>:
 * \brief Disable the TWI interrupts and clear its status register
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
800066d8:	eb cd 40 80 	pushm	r7,lr
800066dc:	1a 97       	mov	r7,sp
800066de:	20 2d       	sub	sp,8
800066e0:	ef 4c ff f8 	st.w	r7[-8],r12
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
800066e4:	e1 b8 00 00 	mfsr	r8,0x0
800066e8:	10 9c       	mov	r12,r8
800066ea:	f0 1f 00 0c 	mcall	80006718 <twim_disable_interrupt+0x40>
800066ee:	18 98       	mov	r8,r12
800066f0:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) {
800066f4:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800066f8:	30 08       	mov	r8,0
800066fa:	f0 09 18 00 	cp.b	r9,r8
800066fe:	c0 20       	breq	80006702 <twim_disable_interrupt+0x2a>
		cpu_irq_disable ();
80006700:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80006702:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006706:	3f f9       	mov	r9,-1
80006708:	91 99       	st.w	r8[0x24],r9
	// Clear the status flags
	twim->scr = ~0UL;
8000670a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000670e:	3f f9       	mov	r9,-1
80006710:	91 b9       	st.w	r8[0x2c],r9
}
80006712:	2f ed       	sub	sp,-8
80006714:	e3 cd 80 80 	ldm	sp++,r7,pc
80006718:	80 00       	ld.sh	r0,r0[0x0]
8000671a:	63 92       	ld.w	r2,r1[0x64]

8000671c <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
8000671c:	eb cd 40 80 	pushm	r7,lr
80006720:	1a 97       	mov	r7,sp
80006722:	20 3d       	sub	sp,12
80006724:	ef 4c ff f8 	st.w	r7[-8],r12
80006728:	ef 4b ff f4 	st.w	r7[-12],r11
	uint8_t data[1] = { 0 };
8000672c:	30 08       	mov	r8,0
8000672e:	ef 68 ff fc 	st.b	r7[-4],r8
	return (twim_write (twim,data,0,chip_addr,0));
80006732:	ee cb 00 04 	sub	r11,r7,4
80006736:	30 08       	mov	r8,0
80006738:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000673c:	30 0a       	mov	r10,0
8000673e:	ee fc ff f8 	ld.w	r12,r7[-8]
80006742:	f0 1f 00 04 	mcall	80006750 <twim_probe+0x34>
80006746:	18 98       	mov	r8,r12
}
80006748:	10 9c       	mov	r12,r8
8000674a:	2f dd       	sub	sp,-12
8000674c:	e3 cd 80 80 	ldm	sp++,r7,pc
80006750:	80 00       	ld.sh	r0,r0[0x0]
80006752:	68 d0       	ld.w	r0,r4[0x34]

80006754 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80006754:	eb cd 40 80 	pushm	r7,lr
80006758:	1a 97       	mov	r7,sp
8000675a:	20 2d       	sub	sp,8
8000675c:	ef 4c ff fc 	st.w	r7[-4],r12
80006760:	ef 4b ff f8 	st.w	r7[-8],r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80006764:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006768:	30 29       	mov	r9,2
8000676a:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000676c:	4c f8       	lddpc	r8,800068a8 <twim_read_packet+0x154>
8000676e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006772:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80006774:	4c d8       	lddpc	r8,800068a8 <twim_read_packet+0x154>
80006776:	70 08       	ld.w	r8,r8[0x0]
80006778:	10 9c       	mov	r12,r8
8000677a:	f0 1f 00 4d 	mcall	800068ac <twim_read_packet+0x158>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
8000677e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006782:	70 28       	ld.w	r8,r8[0x8]
80006784:	10 99       	mov	r9,r8
80006786:	4c b8       	lddpc	r8,800068b0 <twim_read_packet+0x15c>
80006788:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
8000678a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000678e:	70 39       	ld.w	r9,r8[0xc]
80006790:	4c 98       	lddpc	r8,800068b4 <twim_read_packet+0x160>
80006792:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
80006794:	4c 99       	lddpc	r9,800068b8 <twim_read_packet+0x164>
80006796:	30 08       	mov	r8,0
80006798:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000679a:	4c 98       	lddpc	r8,800068bc <twim_read_packet+0x168>
8000679c:	30 09       	mov	r9,0
8000679e:	91 09       	st.w	r8[0x0],r9
	//check if internal address access is performed
	if (package->addr_length) {
800067a0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800067a4:	11 f8       	ld.ub	r8,r8[0x7]
800067a6:	58 08       	cp.w	r8,0
800067a8:	c3 f0       	breq	80006826 <twim_read_packet+0xd2>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800067aa:	4c 08       	lddpc	r8,800068a8 <twim_read_packet+0x154>
800067ac:	70 08       	ld.w	r8,r8[0x0]
800067ae:	30 19       	mov	r9,1
800067b0:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
800067b2:	4b e8       	lddpc	r8,800068a8 <twim_read_packet+0x154>
800067b4:	70 08       	ld.w	r8,r8[0x0]
800067b6:	e0 69 00 80 	mov	r9,128
800067ba:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
800067bc:	4b b8       	lddpc	r8,800068a8 <twim_read_packet+0x154>
800067be:	70 08       	ld.w	r8,r8[0x0]
800067c0:	30 29       	mov	r9,2
800067c2:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
800067c4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800067c8:	2f c8       	sub	r8,-4
800067ca:	10 99       	mov	r9,r8
800067cc:	4b d8       	lddpc	r8,800068c0 <twim_read_packet+0x16c>
800067ce:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
800067d0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800067d4:	11 f8       	ld.ub	r8,r8[0x7]
800067d6:	10 99       	mov	r9,r8
800067d8:	4b b8       	lddpc	r8,800068c4 <twim_read_packet+0x170>
800067da:	91 09       	st.w	r8[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
800067dc:	4b b8       	lddpc	r8,800068c8 <twim_read_packet+0x174>
800067de:	e0 69 07 03 	mov	r9,1795
800067e2:	91 09       	st.w	r8[0x0],r9
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800067e4:	4b 18       	lddpc	r8,800068a8 <twim_read_packet+0x154>
800067e6:	70 08       	ld.w	r8,r8[0x0]
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
800067e8:	ee f9 ff f8 	ld.w	r9,r7[-8]
800067ec:	72 09       	ld.w	r9,r9[0x0]
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800067ee:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
800067f2:	ee f9 ff f8 	ld.w	r9,r7[-8]
800067f6:	13 f9       	ld.ub	r9,r9[0x7]
800067f8:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
800067fa:	f5 e9 10 09 	or	r9,r10,r9
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800067fe:	e8 19 a0 00 	orl	r9,0xa000
80006802:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80006804:	4a 98       	lddpc	r8,800068a8 <twim_read_packet+0x154>
80006806:	70 08       	ld.w	r8,r8[0x0]
80006808:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000680c:	72 09       	ld.w	r9,r9[0x0]
8000680e:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80006812:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006816:	72 39       	ld.w	r9,r9[0xc]
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80006818:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000681a:	f5 e9 10 09 	or	r9,r10,r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000681e:	e8 19 e0 01 	orl	r9,0xe001
80006822:	91 49       	st.w	r8[0x10],r9
80006824:	c1 88       	rjmp	80006854 <twim_read_packet+0x100>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
80006826:	4a 88       	lddpc	r8,800068c4 <twim_read_packet+0x170>
80006828:	30 09       	mov	r9,0
8000682a:	91 09       	st.w	r8[0x0],r9
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
8000682c:	4a 78       	lddpc	r8,800068c8 <twim_read_packet+0x174>
8000682e:	e0 69 07 01 	mov	r9,1793
80006832:	91 09       	st.w	r8[0x0],r9
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80006834:	49 d8       	lddpc	r8,800068a8 <twim_read_packet+0x154>
80006836:	70 08       	ld.w	r8,r8[0x0]
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80006838:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000683c:	72 09       	ld.w	r9,r9[0x0]
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000683e:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80006842:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006846:	72 39       	ld.w	r9,r9[0xc]
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80006848:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000684a:	f5 e9 10 09 	or	r9,r10,r9
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000684e:	e8 19 e0 01 	orl	r9,0xe001
80006852:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80006854:	49 58       	lddpc	r8,800068a8 <twim_read_packet+0x154>
80006856:	70 08       	ld.w	r8,r8[0x0]
80006858:	49 c9       	lddpc	r9,800068c8 <twim_read_packet+0x174>
8000685a:	72 09       	ld.w	r9,r9[0x0]
8000685c:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000685e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006862:	30 19       	mov	r9,1
80006864:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
80006866:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
80006868:	c0 38       	rjmp	8000686e <twim_read_packet+0x11a>
		cpu_relax();
8000686a:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
8000686e:	49 48       	lddpc	r8,800068bc <twim_read_packet+0x168>
80006870:	70 08       	ld.w	r8,r8[0x0]
80006872:	58 08       	cp.w	r8,0
80006874:	c0 61       	brne	80006880 <twim_read_packet+0x12c>
80006876:	f0 1f 00 16 	mcall	800068cc <twim_read_packet+0x178>
8000687a:	18 98       	mov	r8,r12
8000687c:	58 08       	cp.w	r8,0
8000687e:	cf 60       	breq	8000686a <twim_read_packet+0x116>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80006880:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006884:	30 29       	mov	r9,2
80006886:	91 09       	st.w	r8[0x0],r9
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80006888:	48 d8       	lddpc	r8,800068bc <twim_read_packet+0x168>
8000688a:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
8000688c:	5b c8       	cp.w	r8,-4
8000688e:	c0 50       	breq	80006898 <twim_read_packet+0x144>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80006890:	48 b8       	lddpc	r8,800068bc <twim_read_packet+0x168>
80006892:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80006894:	5b e8       	cp.w	r8,-2
80006896:	c0 31       	brne	8000689c <twim_read_packet+0x148>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80006898:	3f f8       	mov	r8,-1
8000689a:	c0 28       	rjmp	8000689e <twim_read_packet+0x14a>
	}
	return STATUS_OK;
8000689c:	30 08       	mov	r8,0
}
8000689e:	10 9c       	mov	r12,r8
800068a0:	2f ed       	sub	sp,-8
800068a2:	e3 cd 80 80 	ldm	sp++,r7,pc
800068a6:	00 00       	add	r0,r0
800068a8:	00 00       	add	r0,r0
800068aa:	05 3c       	ld.ub	r12,r2++
800068ac:	80 00       	ld.sh	r0,r0[0x0]
800068ae:	66 d8       	ld.w	r8,r3[0x34]
800068b0:	00 00       	add	r0,r0
800068b2:	05 44       	ld.w	r4,--r2
800068b4:	00 00       	add	r0,r0
800068b6:	05 50       	ld.sh	r0,--r2
800068b8:	00 00       	add	r0,r0
800068ba:	05 5c       	ld.sh	r12,--r2
800068bc:	00 00       	add	r0,r0
800068be:	05 48       	ld.w	r8,--r2
800068c0:	00 00       	add	r0,r0
800068c2:	05 40       	ld.w	r0,--r2
800068c4:	00 00       	add	r0,r0
800068c6:	05 4c       	ld.w	r12,--r2
800068c8:	00 00       	add	r0,r0
800068ca:	05 54       	ld.sh	r4,--r2
800068cc:	80 00       	ld.sh	r0,r0[0x0]
800068ce:	69 d4       	ld.w	r4,r4[0x74]

800068d0 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
800068d0:	eb cd 40 80 	pushm	r7,lr
800068d4:	1a 97       	mov	r7,sp
800068d6:	20 5d       	sub	sp,20
800068d8:	ef 4c ff fc 	st.w	r7[-4],r12
800068dc:	ef 4b ff f8 	st.w	r7[-8],r11
800068e0:	ef 4a ff f4 	st.w	r7[-12],r10
800068e4:	ef 49 ff f0 	st.w	r7[-16],r9
800068e8:	ef 68 ff ec 	st.b	r7[-20],r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800068ec:	ee f8 ff fc 	ld.w	r8,r7[-4]
800068f0:	30 19       	mov	r9,1
800068f2:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
800068f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800068f8:	e0 69 00 80 	mov	r9,128
800068fc:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800068fe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006902:	30 29       	mov	r9,2
80006904:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80006906:	4a c8       	lddpc	r8,800069b4 <twim_write+0xe4>
80006908:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000690c:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
8000690e:	4a a8       	lddpc	r8,800069b4 <twim_write+0xe4>
80006910:	70 08       	ld.w	r8,r8[0x0]
80006912:	10 9c       	mov	r12,r8
80006914:	f0 1f 00 29 	mcall	800069b8 <twim_write+0xe8>
	// get a pointer to applicative data
	twim_tx_data = buffer;
80006918:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000691c:	4a 88       	lddpc	r8,800069bc <twim_write+0xec>
8000691e:	91 09       	st.w	r8[0x0],r9
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80006920:	4a 88       	lddpc	r8,800069c0 <twim_write+0xf0>
80006922:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006926:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
80006928:	4a 79       	lddpc	r9,800069c4 <twim_write+0xf4>
8000692a:	30 08       	mov	r8,0
8000692c:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000692e:	4a 78       	lddpc	r8,800069c8 <twim_write+0xf8>
80006930:	30 09       	mov	r9,0
80006932:	91 09       	st.w	r8[0x0],r9
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80006934:	4a 08       	lddpc	r8,800069b4 <twim_write+0xe4>
80006936:	70 08       	ld.w	r8,r8[0x0]
80006938:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000693c:	f2 0a 15 01 	lsl	r10,r9,0x1
			| (nbytes << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80006940:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006944:	b1 69       	lsl	r9,0x10
			| (AVR32_TWIM_CMDR_VALID_MASK)
80006946:	12 4a       	or	r10,r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
80006948:	ef 39 ff ec 	ld.ub	r9,r7[-20]
8000694c:	ab 79       	lsl	r9,0xb
	// Set next transfer to false
	twim_next = false;
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
8000694e:	f5 e9 10 09 	or	r9,r10,r9
80006952:	e8 19 e0 00 	orl	r9,0xe000
80006956:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
80006958:	49 d8       	lddpc	r8,800069cc <twim_write+0xfc>
8000695a:	e0 69 03 02 	mov	r9,770
8000695e:	91 09       	st.w	r8[0x0],r9
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80006960:	49 58       	lddpc	r8,800069b4 <twim_write+0xe4>
80006962:	70 08       	ld.w	r8,r8[0x0]
80006964:	49 a9       	lddpc	r9,800069cc <twim_write+0xfc>
80006966:	72 09       	ld.w	r9,r9[0x0]
80006968:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
8000696a:	49 38       	lddpc	r8,800069b4 <twim_write+0xe4>
8000696c:	70 08       	ld.w	r8,r8[0x0]
8000696e:	30 19       	mov	r9,1
80006970:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
80006972:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80006974:	c0 38       	rjmp	8000697a <twim_write+0xaa>
		cpu_relax();
80006976:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
8000697a:	49 48       	lddpc	r8,800069c8 <twim_write+0xf8>
8000697c:	70 08       	ld.w	r8,r8[0x0]
8000697e:	58 08       	cp.w	r8,0
80006980:	c0 61       	brne	8000698c <twim_write+0xbc>
80006982:	f0 1f 00 14 	mcall	800069d0 <twim_write+0x100>
80006986:	18 98       	mov	r8,r12
80006988:	58 08       	cp.w	r8,0
8000698a:	cf 60       	breq	80006976 <twim_write+0xa6>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000698c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006990:	30 29       	mov	r9,2
80006992:	91 09       	st.w	r8[0x0],r9
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80006994:	48 d8       	lddpc	r8,800069c8 <twim_write+0xf8>
80006996:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80006998:	5b c8       	cp.w	r8,-4
8000699a:	c0 50       	breq	800069a4 <twim_write+0xd4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
8000699c:	48 b8       	lddpc	r8,800069c8 <twim_write+0xf8>
8000699e:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800069a0:	5b e8       	cp.w	r8,-2
800069a2:	c0 31       	brne	800069a8 <twim_write+0xd8>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800069a4:	3f f8       	mov	r8,-1
800069a6:	c0 28       	rjmp	800069aa <twim_write+0xda>
	}
	return STATUS_OK;
800069a8:	30 08       	mov	r8,0
}
800069aa:	10 9c       	mov	r12,r8
800069ac:	2f bd       	sub	sp,-20
800069ae:	e3 cd 80 80 	ldm	sp++,r7,pc
800069b2:	00 00       	add	r0,r0
800069b4:	00 00       	add	r0,r0
800069b6:	05 3c       	ld.ub	r12,r2++
800069b8:	80 00       	ld.sh	r0,r0[0x0]
800069ba:	66 d8       	ld.w	r8,r3[0x34]
800069bc:	00 00       	add	r0,r0
800069be:	05 40       	ld.w	r0,--r2
800069c0:	00 00       	add	r0,r0
800069c2:	05 4c       	ld.w	r12,--r2
800069c4:	00 00       	add	r0,r0
800069c6:	05 5c       	ld.sh	r12,--r2
800069c8:	00 00       	add	r0,r0
800069ca:	05 48       	ld.w	r8,--r2
800069cc:	00 00       	add	r0,r0
800069ce:	05 54       	ld.sh	r4,--r2
800069d0:	80 00       	ld.sh	r0,r0[0x0]
800069d2:	69 d4       	ld.w	r4,r4[0x74]

800069d4 <twim_status>:

/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
800069d4:	eb cd 40 80 	pushm	r7,lr
800069d8:	1a 97       	mov	r7,sp
800069da:	20 1d       	sub	sp,4
	uint32_t status = twim_inst->sr;
800069dc:	48 98       	lddpc	r8,80006a00 <twim_status+0x2c>
800069de:	70 08       	ld.w	r8,r8[0x0]
800069e0:	70 78       	ld.w	r8,r8[0x1c]
800069e2:	ef 48 ff fc 	st.w	r7[-4],r8
	if ((status & AVR32_TWIM_SR_IDLE_MASK)
800069e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800069ea:	e2 18 00 10 	andl	r8,0x10,COH
800069ee:	c0 30       	breq	800069f4 <twim_status+0x20>
#if AVR32_TWIM_H_VERSION > 101 ||(status&AVR32_TWIM_SR_BUSFREE_MASK)
#endif
		) {
		return 1;
800069f0:	30 18       	mov	r8,1
800069f2:	c0 28       	rjmp	800069f6 <twim_status+0x22>
	} else {
		return 0;
800069f4:	30 08       	mov	r8,0
	}
}
800069f6:	10 9c       	mov	r12,r8
800069f8:	2f fd       	sub	sp,-4
800069fa:	e3 cd 80 80 	ldm	sp++,r7,pc
800069fe:	00 00       	add	r0,r0
80006a00:	00 00       	add	r0,r0
80006a02:	05 3c       	ld.ub	r12,r2++

80006a04 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80006a04:	eb cd 40 80 	pushm	r7,lr
80006a08:	1a 97       	mov	r7,sp
80006a0a:	20 1d       	sub	sp,4
80006a0c:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80006a10:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a14:	e6 18 00 01 	andh	r8,0x1,COH
80006a18:	5f 08       	sreq	r8
80006a1a:	5c 58       	castu.b	r8
}
80006a1c:	10 9c       	mov	r12,r8
80006a1e:	2f fd       	sub	sp,-4
80006a20:	e3 cd 80 80 	ldm	sp++,r7,pc

80006a24 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80006a24:	eb cd 40 80 	pushm	r7,lr
80006a28:	1a 97       	mov	r7,sp
80006a2a:	20 7d       	sub	sp,28
80006a2c:	ef 4c ff ec 	st.w	r7[-20],r12
80006a30:	ef 4b ff e8 	st.w	r7[-24],r11
80006a34:	ef 4a ff e4 	st.w	r7[-28],r10
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80006a38:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006a3c:	f0 09 15 04 	lsl	r9,r8,0x4
80006a40:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006a44:	10 39       	cp.w	r9,r8
80006a46:	e0 8b 00 04 	brhi	80006a4e <usart_set_async_baudrate+0x2a>
80006a4a:	31 08       	mov	r8,16
80006a4c:	c0 28       	rjmp	80006a50 <usart_set_async_baudrate+0x2c>
80006a4e:	30 88       	mov	r8,8
80006a50:	ef 48 ff f0 	st.w	r7[-16],r8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80006a54:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006a58:	f0 09 15 03 	lsl	r9,r8,0x3
80006a5c:	ee fa ff f0 	ld.w	r10,r7[-16]
80006a60:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006a64:	f4 08 02 48 	mul	r8,r10,r8
80006a68:	a1 98       	lsr	r8,0x1
80006a6a:	f2 08 00 08 	add	r8,r9,r8
80006a6e:	ee fa ff f0 	ld.w	r10,r7[-16]
80006a72:	ee f9 ff e8 	ld.w	r9,r7[-24]
80006a76:	f4 09 02 49 	mul	r9,r10,r9
80006a7a:	f0 09 0d 08 	divu	r8,r8,r9
80006a7e:	ef 48 ff f4 	st.w	r7[-12],r8
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80006a82:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006a86:	a3 98       	lsr	r8,0x3
80006a88:	ef 48 ff f8 	st.w	r7[-8],r8
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);
80006a8c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006a90:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80006a94:	ef 48 ff fc 	st.w	r7[-4],r8

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80006a98:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a9c:	58 08       	cp.w	r8,0
80006a9e:	c0 70       	breq	80006aac <usart_set_async_baudrate+0x88>
80006aa0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006aa4:	e0 48 ff ff 	cp.w	r8,65535
80006aa8:	e0 88 00 04 	brls	80006ab0 <usart_set_async_baudrate+0x8c>
    return USART_INVALID_INPUT;
80006aac:	30 18       	mov	r8,1
80006aae:	c2 08       	rjmp	80006aee <usart_set_async_baudrate+0xca>

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80006ab0:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006ab4:	70 18       	ld.w	r8,r8[0x4]
80006ab6:	10 99       	mov	r9,r8
80006ab8:	e4 19 ff f7 	andh	r9,0xfff7
80006abc:	e0 19 fe cf 	andl	r9,0xfecf
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80006ac0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006ac4:	59 08       	cp.w	r8,16
80006ac6:	c0 40       	breq	80006ace <usart_set_async_baudrate+0xaa>
80006ac8:	e8 68 00 00 	mov	r8,524288
80006acc:	c0 28       	rjmp	80006ad0 <usart_set_async_baudrate+0xac>
80006ace:	30 08       	mov	r8,0
80006ad0:	10 49       	or	r9,r8
80006ad2:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006ad6:	91 19       	st.w	r8[0x4],r9
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
                fp << AVR32_USART_BRGR_FP_OFFSET;
80006ad8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006adc:	f0 09 15 10 	lsl	r9,r8,0x10
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80006ae0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006ae4:	10 49       	or	r9,r8
80006ae6:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006aea:	91 89       	st.w	r8[0x20],r9
                fp << AVR32_USART_BRGR_FP_OFFSET;

  return USART_SUCCESS;
80006aec:	30 08       	mov	r8,0
}
80006aee:	10 9c       	mov	r12,r8
80006af0:	2f 9d       	sub	sp,-28
80006af2:	e3 cd 80 80 	ldm	sp++,r7,pc
80006af6:	d7 03       	nop

80006af8 <usart_reset>:
 */
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
80006af8:	eb cd 40 80 	pushm	r7,lr
80006afc:	1a 97       	mov	r7,sp
80006afe:	20 2d       	sub	sp,8
80006b00:	ef 4c ff f8 	st.w	r7[-8],r12
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80006b04:	e1 b8 00 00 	mfsr	r8,0x0
80006b08:	10 9c       	mov	r12,r8
80006b0a:	f0 1f 00 18 	mcall	80006b68 <usart_reset+0x70>
80006b0e:	18 98       	mov	r8,r12
80006b10:	ef 68 ff ff 	st.b	r7[-1],r8

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80006b14:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006b18:	30 08       	mov	r8,0
80006b1a:	f0 09 18 00 	cp.b	r9,r8
80006b1e:	c0 20       	breq	80006b22 <usart_reset+0x2a>
80006b20:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80006b22:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b26:	3f f9       	mov	r9,-1
80006b28:	91 39       	st.w	r8[0xc],r9
  usart->csr;
80006b2a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b2e:	70 58       	ld.w	r8,r8[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80006b30:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006b34:	30 08       	mov	r8,0
80006b36:	f0 09 18 00 	cp.b	r9,r8
80006b3a:	c0 20       	breq	80006b3e <usart_reset+0x46>
80006b3c:	d5 03       	csrf	0x10

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80006b3e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b42:	30 09       	mov	r9,0
80006b44:	91 19       	st.w	r8[0x4],r9
  usart->rtor = 0;
80006b46:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b4a:	30 09       	mov	r9,0
80006b4c:	91 99       	st.w	r8[0x24],r9
  usart->ttgr = 0;
80006b4e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b52:	30 09       	mov	r9,0
80006b54:	91 a9       	st.w	r8[0x28],r9

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80006b56:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b5a:	e8 69 61 0c 	mov	r9,549132
80006b5e:	91 09       	st.w	r8[0x0],r9
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80006b60:	2f ed       	sub	sp,-8
80006b62:	e3 cd 80 80 	ldm	sp++,r7,pc
80006b66:	00 00       	add	r0,r0
80006b68:	80 00       	ld.sh	r0,r0[0x0]
80006b6a:	6a 04       	ld.w	r4,r5[0x0]

80006b6c <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80006b6c:	eb cd 40 80 	pushm	r7,lr
80006b70:	1a 97       	mov	r7,sp
80006b72:	20 3d       	sub	sp,12
80006b74:	ef 4c ff fc 	st.w	r7[-4],r12
80006b78:	ef 4b ff f8 	st.w	r7[-8],r11
80006b7c:	ef 4a ff f4 	st.w	r7[-12],r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80006b80:	ee fc ff fc 	ld.w	r12,r7[-4]
80006b84:	f0 1f 00 54 	mcall	80006cd4 <usart_init_rs232+0x168>

  // Check input values.
  if (!opt || // Null pointer.
80006b88:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b8c:	58 08       	cp.w	r8,0
80006b8e:	c3 90       	breq	80006c00 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
80006b90:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b94:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006b96:	30 48       	mov	r8,4
80006b98:	f0 09 18 00 	cp.b	r9,r8
80006b9c:	e0 88 00 32 	brls	80006c00 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
80006ba0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006ba4:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006ba6:	30 98       	mov	r8,9
80006ba8:	f0 09 18 00 	cp.b	r9,r8
80006bac:	e0 8b 00 2a 	brhi	80006c00 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80006bb0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006bb4:	11 d9       	ld.ub	r9,r8[0x5]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006bb6:	30 78       	mov	r8,7
80006bb8:	f0 09 18 00 	cp.b	r9,r8
80006bbc:	e0 8b 00 22 	brhi	80006c00 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
80006bc0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006bc4:	90 39       	ld.sh	r9,r8[0x6]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006bc6:	e0 68 01 01 	mov	r8,257
80006bca:	f0 09 19 00 	cp.h	r9,r8
80006bce:	e0 8b 00 19 	brhi	80006c00 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
80006bd2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006bd6:	f1 39 00 08 	ld.ub	r9,r8[8]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006bda:	30 38       	mov	r8,3
80006bdc:	f0 09 18 00 	cp.b	r9,r8
80006be0:	e0 8b 00 10 	brhi	80006c00 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80006be4:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006be8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006bec:	70 08       	ld.w	r8,r8[0x0]
80006bee:	12 9a       	mov	r10,r9
80006bf0:	10 9b       	mov	r11,r8
80006bf2:	ee fc ff fc 	ld.w	r12,r7[-4]
80006bf6:	f0 1f 00 39 	mcall	80006cd8 <usart_init_rs232+0x16c>
80006bfa:	18 98       	mov	r8,r12
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006bfc:	58 18       	cp.w	r8,1
80006bfe:	c0 31       	brne	80006c04 <usart_init_rs232+0x98>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;
80006c00:	30 18       	mov	r8,1
80006c02:	c6 48       	rjmp	80006cca <usart_init_rs232+0x15e>

  if (opt->charlength == 9)
80006c04:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c08:	11 c9       	ld.ub	r9,r8[0x4]
80006c0a:	30 98       	mov	r8,9
80006c0c:	f0 09 18 00 	cp.b	r9,r8
80006c10:	c0 a1       	brne	80006c24 <usart_init_rs232+0xb8>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80006c12:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c16:	70 18       	ld.w	r8,r8[0x4]
80006c18:	10 99       	mov	r9,r8
80006c1a:	b1 b9       	sbr	r9,0x11
80006c1c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c20:	91 19       	st.w	r8[0x4],r9
80006c22:	c0 d8       	rjmp	80006c3c <usart_init_rs232+0xd0>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80006c24:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c28:	70 19       	ld.w	r9,r8[0x4]
80006c2a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c2e:	11 c8       	ld.ub	r8,r8[0x4]
80006c30:	20 58       	sub	r8,5
80006c32:	a7 68       	lsl	r8,0x6
80006c34:	10 49       	or	r9,r8
80006c36:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c3a:	91 19       	st.w	r8[0x4],r9
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80006c3c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c40:	70 19       	ld.w	r9,r8[0x4]
80006c42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c46:	11 d8       	ld.ub	r8,r8[0x5]
80006c48:	f0 0a 15 09 	lsl	r10,r8,0x9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;
80006c4c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c50:	f1 38 00 08 	ld.ub	r8,r8[8]
80006c54:	af 68       	lsl	r8,0xe
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80006c56:	f5 e8 10 08 	or	r8,r10,r8
80006c5a:	10 49       	or	r9,r8
80006c5c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c60:	91 19       	st.w	r8[0x4],r9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80006c62:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c66:	90 39       	ld.sh	r9,r8[0x6]
80006c68:	30 28       	mov	r8,2
80006c6a:	f0 09 19 00 	cp.h	r9,r8
80006c6e:	e0 88 00 14 	brls	80006c96 <usart_init_rs232+0x12a>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80006c72:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c76:	70 18       	ld.w	r8,r8[0x4]
80006c78:	10 99       	mov	r9,r8
80006c7a:	ad b9       	sbr	r9,0xd
80006c7c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c80:	91 19       	st.w	r8[0x4],r9
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80006c82:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c86:	90 38       	ld.sh	r8,r8[0x6]
80006c88:	5c 78       	castu.h	r8
80006c8a:	20 28       	sub	r8,2
80006c8c:	10 99       	mov	r9,r8
80006c8e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c92:	91 a9       	st.w	r8[0x28],r9
80006c94:	c0 d8       	rjmp	80006cae <usart_init_rs232+0x142>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80006c96:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c9a:	70 19       	ld.w	r9,r8[0x4]
80006c9c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006ca0:	90 38       	ld.sh	r8,r8[0x6]
80006ca2:	5c 78       	castu.h	r8
80006ca4:	ad 68       	lsl	r8,0xc
80006ca6:	10 49       	or	r9,r8
80006ca8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cac:	91 19       	st.w	r8[0x4],r9

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80006cae:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cb2:	70 18       	ld.w	r8,r8[0x4]
80006cb4:	10 99       	mov	r9,r8
80006cb6:	e0 19 ff f0 	andl	r9,0xfff0
80006cba:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cbe:	91 19       	st.w	r8[0x4],r9
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80006cc0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cc4:	35 09       	mov	r9,80
80006cc6:	91 09       	st.w	r8[0x0],r9
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80006cc8:	30 08       	mov	r8,0
}
80006cca:	10 9c       	mov	r12,r8
80006ccc:	2f dd       	sub	sp,-12
80006cce:	e3 cd 80 80 	ldm	sp++,r7,pc
80006cd2:	00 00       	add	r0,r0
80006cd4:	80 00       	ld.sh	r0,r0[0x0]
80006cd6:	6a f8       	ld.w	r8,r5[0x3c]
80006cd8:	80 00       	ld.sh	r0,r0[0x0]
80006cda:	6a 24       	ld.w	r4,r5[0x8]

80006cdc <usart_write_char>:
  return USART_SUCCESS;
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
80006cdc:	eb cd 40 80 	pushm	r7,lr
80006ce0:	1a 97       	mov	r7,sp
80006ce2:	20 3d       	sub	sp,12
80006ce4:	ef 4c ff f8 	st.w	r7[-8],r12
80006ce8:	ef 4b ff f4 	st.w	r7[-12],r11
80006cec:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006cf0:	ef 48 ff fc 	st.w	r7[-4],r8
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80006cf4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cf8:	70 58       	ld.w	r8,r8[0x14]
80006cfa:	e2 18 00 02 	andl	r8,0x2,COH
80006cfe:	5f 18       	srne	r8
  if (usart_tx_ready(usart))
80006d00:	58 08       	cp.w	r8,0
80006d02:	c0 a0       	breq	80006d16 <usart_write_char+0x3a>
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80006d04:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006d08:	f3 d8 c0 09 	bfextu	r9,r8,0x0,0x9
80006d0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d10:	91 79       	st.w	r8[0x1c],r9
    return USART_SUCCESS;
80006d12:	30 08       	mov	r8,0
80006d14:	c0 28       	rjmp	80006d18 <usart_write_char+0x3c>
  }
  else
    return USART_TX_BUSY;
80006d16:	30 28       	mov	r8,2
}
80006d18:	10 9c       	mov	r12,r8
80006d1a:	2f dd       	sub	sp,-12
80006d1c:	e3 cd 80 80 	ldm	sp++,r7,pc

80006d20 <usart_putchar>:


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80006d20:	eb cd 40 80 	pushm	r7,lr
80006d24:	1a 97       	mov	r7,sp
80006d26:	20 3d       	sub	sp,12
80006d28:	ef 4c ff f8 	st.w	r7[-8],r12
80006d2c:	ef 4b ff f4 	st.w	r7[-12],r11
  int timeout = USART_DEFAULT_TIMEOUT;
80006d30:	e0 68 27 10 	mov	r8,10000
80006d34:	ef 48 ff fc 	st.w	r7[-4],r8

  do
  {
    if (!timeout--) return USART_FAILURE;
80006d38:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d3c:	58 08       	cp.w	r8,0
80006d3e:	5f 08       	sreq	r8
80006d40:	5c 58       	castu.b	r8
80006d42:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006d46:	20 19       	sub	r9,1
80006d48:	ef 49 ff fc 	st.w	r7[-4],r9
80006d4c:	58 08       	cp.w	r8,0
80006d4e:	c0 30       	breq	80006d54 <usart_putchar+0x34>
80006d50:	3f f8       	mov	r8,-1
80006d52:	c0 b8       	rjmp	80006d68 <usart_putchar+0x48>
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80006d54:	ee fb ff f4 	ld.w	r11,r7[-12]
80006d58:	ee fc ff f8 	ld.w	r12,r7[-8]
80006d5c:	f0 1f 00 05 	mcall	80006d70 <usart_putchar+0x50>
80006d60:	18 98       	mov	r8,r12
80006d62:	58 08       	cp.w	r8,0
80006d64:	ce a1       	brne	80006d38 <usart_putchar+0x18>

  return USART_SUCCESS;
80006d66:	30 08       	mov	r8,0
}
80006d68:	10 9c       	mov	r12,r8
80006d6a:	2f dd       	sub	sp,-12
80006d6c:	e3 cd 80 80 	ldm	sp++,r7,pc
80006d70:	80 00       	ld.sh	r0,r0[0x0]
80006d72:	6c dc       	ld.w	r12,r6[0x34]

80006d74 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80006d74:	eb cd 40 80 	pushm	r7,lr
80006d78:	1a 97       	mov	r7,sp
80006d7a:	20 2d       	sub	sp,8
80006d7c:	ef 4c ff fc 	st.w	r7[-4],r12
80006d80:	ef 4b ff f8 	st.w	r7[-8],r11
  while (*string != '\0')
80006d84:	c0 e8       	rjmp	80006da0 <usart_write_line+0x2c>
    usart_putchar(usart, *string++);
80006d86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d8a:	11 88       	ld.ub	r8,r8[0x0]
80006d8c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006d90:	2f f9       	sub	r9,-1
80006d92:	ef 49 ff f8 	st.w	r7[-8],r9
80006d96:	10 9b       	mov	r11,r8
80006d98:	ee fc ff fc 	ld.w	r12,r7[-4]
80006d9c:	f0 1f 00 05 	mcall	80006db0 <usart_write_line+0x3c>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80006da0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006da4:	11 88       	ld.ub	r8,r8[0x0]
80006da6:	58 08       	cp.w	r8,0
80006da8:	ce f1       	brne	80006d86 <usart_write_line+0x12>
    usart_putchar(usart, *string++);
}
80006daa:	2f ed       	sub	sp,-8
80006dac:	e3 cd 80 80 	ldm	sp++,r7,pc
80006db0:	80 00       	ld.sh	r0,r0[0x0]
80006db2:	6d 20       	ld.w	r0,r6[0x48]

80006db4 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80006db4:	eb cd 40 80 	pushm	r7,lr
80006db8:	1a 97       	mov	r7,sp
	// Catch unregistered interrupts.
	while (true);
80006dba:	c0 08       	rjmp	80006dba <_unhandled_interrupt+0x6>

80006dbc <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
80006dbc:	eb cd 40 80 	pushm	r7,lr
80006dc0:	1a 97       	mov	r7,sp
80006dc2:	20 3d       	sub	sp,12
80006dc4:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80006dc8:	fe 78 10 00 	mov	r8,-61440
80006dcc:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006dd0:	f2 09 11 03 	rsub	r9,r9,3
80006dd4:	28 09       	sub	r9,-128
80006dd6:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80006dda:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80006dde:	fe 78 10 00 	mov	r8,-61440
80006de2:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006de6:	2c 09       	sub	r9,-64
80006de8:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80006dec:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006df0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006df4:	58 08       	cp.w	r8,0
80006df6:	c1 30       	breq	80006e1c <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006df8:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006dfc:	48 b8       	lddpc	r8,80006e28 <_get_interrupt_handler+0x6c>
80006dfe:	a1 79       	lsl	r9,0x1
80006e00:	2f f9       	sub	r9,-1
80006e02:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006e06:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e0a:	f0 08 12 00 	clz	r8,r8
80006e0e:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
80006e12:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006e14:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006e18:	70 08       	ld.w	r8,r8[0x0]
80006e1a:	c0 28       	rjmp	80006e1e <_get_interrupt_handler+0x62>
80006e1c:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80006e1e:	10 9c       	mov	r12,r8
80006e20:	2f dd       	sub	sp,-12
80006e22:	e3 cd 80 80 	ldm	sp++,r7,pc
80006e26:	00 00       	add	r0,r0
80006e28:	80 00       	ld.sh	r0,r0[0x0]
80006e2a:	d0 78       	*unknown*

80006e2c <INTC_init_evba>:
 * \internal
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
80006e2c:	eb cd 40 80 	pushm	r7,lr
80006e30:	1a 97       	mov	r7,sp
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80006e32:	48 38       	lddpc	r8,80006e3c <INTC_init_evba+0x10>
80006e34:	e3 b8 00 01 	mtsr	0x4,r8
}
80006e38:	e3 cd 80 80 	ldm	sp++,r7,pc
80006e3c:	80 00       	ld.sh	r0,r0[0x0]
80006e3e:	ce 00       	breq	80006dfe <_get_interrupt_handler+0x42>

80006e40 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80006e40:	eb cd 40 80 	pushm	r7,lr
80006e44:	1a 97       	mov	r7,sp
80006e46:	20 2d       	sub	sp,8
	uint32_t int_grp, int_req;

	INTC_init_evba();
80006e48:	f0 1f 00 1f 	mcall	80006ec4 <INTC_init_interrupts+0x84>

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006e4c:	30 08       	mov	r8,0
80006e4e:	ef 48 ff f8 	st.w	r7[-8],r8
80006e52:	c3 18       	rjmp	80006eb4 <INTC_init_interrupts+0x74>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006e54:	30 08       	mov	r8,0
80006e56:	ef 48 ff fc 	st.w	r7[-4],r8
80006e5a:	c1 48       	rjmp	80006e82 <INTC_init_interrupts+0x42>
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80006e5c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006e60:	49 a8       	lddpc	r8,80006ec8 <INTC_init_interrupts+0x88>
80006e62:	a1 79       	lsl	r9,0x1
80006e64:	2f f9       	sub	r9,-1
80006e66:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006e6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e6e:	a3 68       	lsl	r8,0x2
80006e70:	f2 08 00 08 	add	r8,r9,r8
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006e74:	49 69       	lddpc	r9,80006ecc <INTC_init_interrupts+0x8c>
80006e76:	91 09       	st.w	r8[0x0],r9
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80006e78:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e7c:	2f f8       	sub	r8,-1
80006e7e:	ef 48 ff fc 	st.w	r7[-4],r8
	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
80006e82:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006e86:	49 18       	lddpc	r8,80006ec8 <INTC_init_interrupts+0x88>
80006e88:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006e8c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e90:	10 39       	cp.w	r9,r8
80006e92:	fe 9b ff e5 	brhi	80006e5c <INTC_init_interrupts+0x1c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006e96:	fe 78 10 00 	mov	r8,-61440
80006e9a:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006e9e:	48 db       	lddpc	r11,80006ed0 <INTC_init_interrupts+0x90>
80006ea0:	48 da       	lddpc	r10,80006ed4 <INTC_init_interrupts+0x94>
80006ea2:	f6 0a 01 0a 	sub	r10,r11,r10
80006ea6:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006eaa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006eae:	2f f8       	sub	r8,-1
80006eb0:	ef 48 ff f8 	st.w	r7[-8],r8
80006eb4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006eb8:	59 58       	cp.w	r8,21
80006eba:	fe 98 ff cd 	brls	80006e54 <INTC_init_interrupts+0x14>
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
	}
}
80006ebe:	2f ed       	sub	sp,-8
80006ec0:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ec4:	80 00       	ld.sh	r0,r0[0x0]
80006ec6:	6e 2c       	ld.w	r12,r7[0x8]
80006ec8:	80 00       	ld.sh	r0,r0[0x0]
80006eca:	d0 78       	*unknown*
80006ecc:	80 00       	ld.sh	r0,r0[0x0]
80006ece:	6d b4       	ld.w	r4,r6[0x6c]
80006ed0:	80 00       	ld.sh	r0,r0[0x0]
80006ed2:	cf 04       	brge	80006eb2 <INTC_init_interrupts+0x72>
80006ed4:	80 00       	ld.sh	r0,r0[0x0]
80006ed6:	ce 00       	breq	80006e96 <INTC_init_interrupts+0x56>

80006ed8 <INTC_register_interrupt>:
 *          be effective.
 *
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
80006ed8:	eb cd 40 80 	pushm	r7,lr
80006edc:	1a 97       	mov	r7,sp
80006ede:	20 4d       	sub	sp,16
80006ee0:	ef 4c ff f8 	st.w	r7[-8],r12
80006ee4:	ef 4b ff f4 	st.w	r7[-12],r11
80006ee8:	ef 4a ff f0 	st.w	r7[-16],r10
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80006eec:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006ef0:	a5 98       	lsr	r8,0x5
80006ef2:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80006ef6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006efa:	4a 78       	lddpc	r8,80006f94 <INTC_register_interrupt+0xbc>
80006efc:	a1 79       	lsl	r9,0x1
80006efe:	2f f9       	sub	r9,-1
80006f00:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006f04:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006f08:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006f0c:	a3 68       	lsl	r8,0x2
80006f0e:	f2 08 00 08 	add	r8,r9,r8
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80006f12:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006f16:	91 09       	st.w	r8[0x0],r9
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80006f18:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006f1c:	58 08       	cp.w	r8,0
80006f1e:	c0 c1       	brne	80006f36 <INTC_register_interrupt+0x5e>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006f20:	fe 78 10 00 	mov	r8,-61440
80006f24:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006f28:	49 cb       	lddpc	r11,80006f98 <INTC_register_interrupt+0xc0>
80006f2a:	49 da       	lddpc	r10,80006f9c <INTC_register_interrupt+0xc4>
80006f2c:	f6 0a 01 0a 	sub	r10,r11,r10
80006f30:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006f34:	c2 d8       	rjmp	80006f8e <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT1) {
80006f36:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006f3a:	58 18       	cp.w	r8,1
80006f3c:	c0 d1       	brne	80006f56 <INTC_register_interrupt+0x7e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80006f3e:	fe 78 10 00 	mov	r8,-61440
80006f42:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006f46:	49 7b       	lddpc	r11,80006fa0 <INTC_register_interrupt+0xc8>
80006f48:	49 5a       	lddpc	r10,80006f9c <INTC_register_interrupt+0xc4>
80006f4a:	f6 0a 01 0a 	sub	r10,r11,r10
80006f4e:	bf aa       	sbr	r10,0x1e
80006f50:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006f54:	c1 d8       	rjmp	80006f8e <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT2) {
80006f56:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006f5a:	58 28       	cp.w	r8,2
80006f5c:	c0 d1       	brne	80006f76 <INTC_register_interrupt+0x9e>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80006f5e:	fe 78 10 00 	mov	r8,-61440
80006f62:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006f66:	49 0b       	lddpc	r11,80006fa4 <INTC_register_interrupt+0xcc>
80006f68:	48 da       	lddpc	r10,80006f9c <INTC_register_interrupt+0xc4>
80006f6a:	f6 0a 01 0a 	sub	r10,r11,r10
80006f6e:	bf ba       	sbr	r10,0x1f
80006f70:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006f74:	c0 d8       	rjmp	80006f8e <INTC_register_interrupt+0xb6>
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80006f76:	fe 78 10 00 	mov	r8,-61440
80006f7a:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006f7e:	48 bb       	lddpc	r11,80006fa8 <INTC_register_interrupt+0xd0>
80006f80:	48 7a       	lddpc	r10,80006f9c <INTC_register_interrupt+0xc4>
80006f82:	f6 0a 01 0a 	sub	r10,r11,r10
80006f86:	ea 1a c0 00 	orh	r10,0xc000
80006f8a:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	}
}
80006f8e:	2f cd       	sub	sp,-16
80006f90:	e3 cd 80 80 	ldm	sp++,r7,pc
80006f94:	80 00       	ld.sh	r0,r0[0x0]
80006f96:	d0 78       	*unknown*
80006f98:	80 00       	ld.sh	r0,r0[0x0]
80006f9a:	cf 04       	brge	80006f7a <INTC_register_interrupt+0xa2>
80006f9c:	80 00       	ld.sh	r0,r0[0x0]
80006f9e:	ce 00       	breq	80006f5e <INTC_register_interrupt+0x86>
80006fa0:	80 00       	ld.sh	r0,r0[0x0]
80006fa2:	cf 12       	brcc	80006f84 <INTC_register_interrupt+0xac>
80006fa4:	80 00       	ld.sh	r0,r0[0x0]
80006fa6:	cf 20       	breq	80006f8a <INTC_register_interrupt+0xb2>
80006fa8:	80 00       	ld.sh	r0,r0[0x0]
80006faa:	cf 2e       	rcall	80006d8e <usart_write_line+0x1a>

80006fac <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80006fac:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80006fb0:	fe c0 a1 b0 	sub	r0,pc,-24144

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80006fb4:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80006fb8:	d5 53       	csrf	0x15
  cp      r0, r1
80006fba:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80006fbc:	e0 61 05 10 	mov	r1,1296
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80006fc0:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80006fc2:	c0 72       	brcc	80006fd0 <idata_load_loop_end>
  cp      r0, r1
80006fc4:	fe c2 99 14 	sub	r2,pc,-26348

80006fc8 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80006fc8:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80006fca:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80006fcc:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80006fce:	cf d3       	brcs	80006fc8 <idata_load_loop>

80006fd0 <idata_load_loop_end>:
  mov     r2, 0
80006fd0:	e0 60 05 10 	mov	r0,1296
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80006fd4:	e0 61 07 88 	mov	r1,1928
  cp      r0, r1
  brlo    udata_clear_loop
80006fd8:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80006fda:	c0 62       	brcc	80006fe6 <udata_clear_loop_end>
80006fdc:	30 02       	mov	r2,0
80006fde:	30 03       	mov	r3,0

80006fe0 <udata_clear_loop>:
80006fe0:	a1 22       	st.d	r0++,r2
80006fe2:	02 30       	cp.w	r0,r1
80006fe4:	cf e3       	brcs	80006fe0 <udata_clear_loop>

80006fe6 <udata_clear_loop_end>:
80006fe6:	fe cf fd 9a 	sub	pc,pc,-614
80006fea:	d7 03       	nop

80006fec <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80006fec:	eb cd 40 80 	pushm	r7,lr
80006ff0:	1a 97       	mov	r7,sp
80006ff2:	20 1d       	sub	sp,4
80006ff4:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80006ff8:	ee fb ff fc 	ld.w	r11,r7[-4]
80006ffc:	30 2c       	mov	r12,2
80006ffe:	f0 1f 00 03 	mcall	80007008 <sysclk_enable_pba_module+0x1c>
}
80007002:	2f fd       	sub	sp,-4
80007004:	e3 cd 80 80 	ldm	sp++,r7,pc
80007008:	80 00       	ld.sh	r0,r0[0x0]
8000700a:	60 f4       	ld.w	r4,r0[0x3c]

8000700c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
8000700c:	eb cd 40 80 	pushm	r7,lr
80007010:	1a 97       	mov	r7,sp
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_pba_module(SYSCLK_GPIO);
80007012:	30 6c       	mov	r12,6
80007014:	f0 1f 00 02 	mcall	8000701c <ioport_init+0x10>
	arch_ioport_init();
}
80007018:	e3 cd 80 80 	ldm	sp++,r7,pc
8000701c:	80 00       	ld.sh	r0,r0[0x0]
8000701e:	6f ec       	ld.w	r12,r7[0x78]

80007020 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80007020:	eb cd 40 80 	pushm	r7,lr
80007024:	1a 97       	mov	r7,sp
80007026:	20 cd       	sub	sp,48
80007028:	ef 4c ff d4 	st.w	r7[-44],r12
8000702c:	ef 4b ff d0 	st.w	r7[-48],r11
80007030:	ee f8 ff d4 	ld.w	r8,r7[-44]
80007034:	ef 48 ff dc 	st.w	r7[-36],r8
80007038:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000703c:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80007040:	ee f8 ff d8 	ld.w	r8,r7[-40]
80007044:	58 18       	cp.w	r8,1
80007046:	c2 11       	brne	80007088 <ioport_set_pin_dir+0x68>
80007048:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000704c:	ef 48 ff e0 	st.w	r7[-32],r8
80007050:	ee f8 ff e0 	ld.w	r8,r7[-32]
80007054:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80007058:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000705c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000705e:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80007062:	ee f8 ff e8 	ld.w	r8,r7[-24]
80007066:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80007068:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
8000706c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80007070:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80007074:	ee f9 ff ec 	ld.w	r9,r7[-20]
80007078:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000707c:	30 1a       	mov	r10,1
8000707e:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80007082:	f1 49 00 44 	st.w	r8[68],r9
80007086:	c2 48       	rjmp	800070ce <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80007088:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000708c:	58 08       	cp.w	r8,0
8000708e:	c2 01       	brne	800070ce <ioport_set_pin_dir+0xae>
80007090:	ee f8 ff dc 	ld.w	r8,r7[-36]
80007094:	ef 48 ff f0 	st.w	r7[-16],r8
80007098:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000709c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800070a0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800070a4:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800070a6:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800070aa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800070ae:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800070b0:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800070b4:	ee f9 ff dc 	ld.w	r9,r7[-36]
800070b8:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800070bc:	ee f9 ff fc 	ld.w	r9,r7[-4]
800070c0:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800070c4:	30 1a       	mov	r10,1
800070c6:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800070ca:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
800070ce:	2f 4d       	sub	sp,-48
800070d0:	e3 cd 80 80 	ldm	sp++,r7,pc

800070d4 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
800070d4:	eb cd 40 80 	pushm	r7,lr
800070d8:	1a 97       	mov	r7,sp
800070da:	20 1d       	sub	sp,4
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
800070dc:	30 08       	mov	r8,0
800070de:	ef 68 ff ff 	st.b	r7[-1],r8
800070e2:	c0 c8       	rjmp	800070fa <sleepmgr_init+0x26>
		sleepmgr_locks[i] = 0;
800070e4:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800070e8:	48 ba       	lddpc	r10,80007114 <sleepmgr_init+0x40>
800070ea:	30 08       	mov	r8,0
800070ec:	f4 09 0b 08 	st.b	r10[r9],r8
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
800070f0:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800070f4:	2f f8       	sub	r8,-1
800070f6:	ef 68 ff ff 	st.b	r7[-1],r8
800070fa:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800070fe:	30 58       	mov	r8,5
80007100:	f0 09 18 00 	cp.b	r9,r8
80007104:	fe 98 ff f0 	brls	800070e4 <sleepmgr_init+0x10>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
80007108:	48 39       	lddpc	r9,80007114 <sleepmgr_init+0x40>
8000710a:	30 18       	mov	r8,1
8000710c:	b2 e8       	st.b	r9[0x6],r8
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
8000710e:	2f fd       	sub	sp,-4
80007110:	e3 cd 80 80 	ldm	sp++,r7,pc
80007114:	00 00       	add	r0,r0
80007116:	07 78       	ld.ub	r8,--r3

80007118 <board_init>:
#include "settings_t.h"
#include "pid.h"
#include "ast_rtc.h"

void board_init(void)
{
80007118:	eb cd 40 80 	pushm	r7,lr
8000711c:	1a 97       	mov	r7,sp
	sysclk_init();
8000711e:	f0 1f 00 10 	mcall	8000715c <board_init+0x44>
	INTC_init_interrupts();
80007122:	f0 1f 00 10 	mcall	80007160 <board_init+0x48>
	sleepmgr_init();
80007126:	f0 1f 00 10 	mcall	80007164 <board_init+0x4c>
	ioport_init();
8000712a:	f0 1f 00 10 	mcall	80007168 <board_init+0x50>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
	settings_init(true);
8000712e:	30 1c       	mov	r12,1
80007130:	f0 1f 00 0f 	mcall	8000716c <board_init+0x54>
	sensor_init();
80007134:	f0 1f 00 0f 	mcall	80007170 <board_init+0x58>
	motor_init();
80007138:	f0 1f 00 0f 	mcall	80007174 <board_init+0x5c>
	com_spi_init();
8000713c:	f0 1f 00 0f 	mcall	80007178 <board_init+0x60>
	ast_init();
80007140:	f0 1f 00 0f 	mcall	8000717c <board_init+0x64>
	usart_init();
80007144:	f0 1f 00 0f 	mcall	80007180 <board_init+0x68>
	
		
	ioport_set_pin_dir(GPIO_PA25, IOPORT_DIR_OUTPUT);
80007148:	30 1b       	mov	r11,1
8000714a:	31 9c       	mov	r12,25
8000714c:	f0 1f 00 0e 	mcall	80007184 <board_init+0x6c>
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
80007150:	30 1b       	mov	r11,1
80007152:	31 7c       	mov	r12,23
80007154:	f0 1f 00 0c 	mcall	80007184 <board_init+0x6c>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_INPUT);
}
80007158:	e3 cd 80 80 	ldm	sp++,r7,pc
8000715c:	80 00       	ld.sh	r0,r0[0x0]
8000715e:	62 84       	ld.w	r4,r1[0x20]
80007160:	80 00       	ld.sh	r0,r0[0x0]
80007162:	6e 40       	ld.w	r0,r7[0x10]
80007164:	80 00       	ld.sh	r0,r0[0x0]
80007166:	70 d4       	ld.w	r4,r8[0x34]
80007168:	80 00       	ld.sh	r0,r0[0x0]
8000716a:	70 0c       	ld.w	r12,r8[0x0]
8000716c:	80 00       	ld.sh	r0,r0[0x0]
8000716e:	58 9c       	cp.w	r12,9
80007170:	80 00       	ld.sh	r0,r0[0x0]
80007172:	4c 9c       	lddpc	r12,80007294 <main+0x48>
80007174:	80 00       	ld.sh	r0,r0[0x0]
80007176:	3d 98       	mov	r8,-39
80007178:	80 00       	ld.sh	r0,r0[0x0]
8000717a:	38 7c       	mov	r12,-121
8000717c:	80 00       	ld.sh	r0,r0[0x0]
8000717e:	26 08       	sub	r8,96
80007180:	80 00       	ld.sh	r0,r0[0x0]
80007182:	39 50       	mov	r0,-107
80007184:	80 00       	ld.sh	r0,r0[0x0]
80007186:	70 20       	ld.w	r0,r8[0x8]
80007188:	44 52       	lddsp	r2,sp[0x114]
8000718a:	4f 48       	lddpc	r8,80007358 <__avr32_udiv64+0xc>
8000718c:	4e 45       	lddpc	r5,8000731c <main+0xd0>
8000718e:	20 76       	sub	r6,7
80007190:	30 2e       	mov	lr,2
80007192:	31 0a       	mov	r10,16
80007194:	00 00       	add	r0,r0
	...

80007198 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80007198:	eb cd 40 80 	pushm	r7,lr
8000719c:	1a 97       	mov	r7,sp
8000719e:	20 cd       	sub	sp,48
800071a0:	ef 4c ff d4 	st.w	r7[-44],r12
800071a4:	16 98       	mov	r8,r11
800071a6:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
800071aa:	ef 38 ff d0 	ld.ub	r8,r7[-48]
800071ae:	ee f9 ff d4 	ld.w	r9,r7[-44]
800071b2:	ef 49 ff dc 	st.w	r7[-36],r9
800071b6:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
800071ba:	ef 39 ff db 	ld.ub	r9,r7[-37]
800071be:	30 08       	mov	r8,0
800071c0:	f0 09 18 00 	cp.b	r9,r8
800071c4:	c2 10       	breq	80007206 <ioport_set_pin_level+0x6e>
800071c6:	ee f8 ff dc 	ld.w	r8,r7[-36]
800071ca:	ef 48 ff e0 	st.w	r7[-32],r8
800071ce:	ee f8 ff e0 	ld.w	r8,r7[-32]
800071d2:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800071d6:	ee f8 ff e4 	ld.w	r8,r7[-28]
800071da:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800071dc:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800071e0:	ee f8 ff e8 	ld.w	r8,r7[-24]
800071e4:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800071e6:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800071ea:	ee f9 ff dc 	ld.w	r9,r7[-36]
800071ee:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800071f2:	ee f9 ff ec 	ld.w	r9,r7[-20]
800071f6:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800071fa:	30 1a       	mov	r10,1
800071fc:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80007200:	f1 49 00 54 	st.w	r8[84],r9
80007204:	c2 08       	rjmp	80007244 <ioport_set_pin_level+0xac>
80007206:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000720a:	ef 48 ff f0 	st.w	r7[-16],r8
8000720e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80007212:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80007216:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000721a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000721c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80007220:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007224:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80007226:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000722a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000722e:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80007232:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007236:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000723a:	30 1a       	mov	r10,1
8000723c:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80007240:	f1 49 00 58 	st.w	r8[88],r9
}
80007244:	2f 4d       	sub	sp,-48
80007246:	e3 cd 80 80 	ldm	sp++,r7,pc
8000724a:	d7 03       	nop

8000724c <main>:
#include "ast_rtc.h"

//int testInteger = 0;

int main (void)
{
8000724c:	eb cd 40 c0 	pushm	r6-r7,lr
80007250:	1a 97       	mov	r7,sp
80007252:	20 3d       	sub	sp,12
	board_init();
80007254:	f0 1f 00 34 	mcall	80007324 <main+0xd8>

	usart_write_line(USART,"DROHNE v0.1\n");
80007258:	4b 4b       	lddpc	r11,80007328 <main+0xdc>
8000725a:	fe 7c 30 00 	mov	r12,-53248
8000725e:	f0 1f 00 34 	mcall	8000732c <main+0xe0>

	bool w_done = false;
80007262:	30 08       	mov	r8,0
80007264:	ef 68 ff ff 	st.b	r7[-1],r8
	ioport_set_pin_level(LED_R_SENS,LED_SENS_ON);
80007268:	30 0b       	mov	r11,0
8000726a:	30 fc       	mov	r12,15
8000726c:	f0 1f 00 31 	mcall	80007330 <main+0xe4>
80007270:	c0 28       	rjmp	80007274 <main+0x28>
		//uint8_t calib_stat;
		//read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
		
		//ioport_toggle_pin_level(GPIO_PA25);
				
	}
80007272:	d7 03       	nop

	bool w_done = false;
	ioport_set_pin_level(LED_R_SENS,LED_SENS_ON);
	while (1)
	{
		if (!w_done)
80007274:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80007278:	ec 18 00 01 	eorl	r8,0x1
8000727c:	5c 58       	castu.b	r8
8000727e:	cf a0       	breq	80007272 <main+0x26>
			//ioport_set_pin_level(LED_B_SENS,sensor_reg_page0.calib_stat==63?LED_SENS_ON:LED_SENS_OFF);
			
			//if(sensor_reg_page0.calib_stat == 0xff)
			//{
				//sensor_read_calibration();
				communication_frame_out.sensor_euler = sensor_read_euler();
80007280:	4a d6       	lddpc	r6,80007334 <main+0xe8>
80007282:	ee c8 00 0c 	sub	r8,r7,12
80007286:	10 9c       	mov	r12,r8
80007288:	f0 1f 00 2c 	mcall	80007338 <main+0xec>
8000728c:	0c 98       	mov	r8,r6
8000728e:	ee c9 00 0c 	sub	r9,r7,12
80007292:	30 6a       	mov	r10,6
80007294:	12 9b       	mov	r11,r9
80007296:	10 9c       	mov	r12,r8
80007298:	f0 1f 00 29 	mcall	8000733c <main+0xf0>
				if  (communication_frame_out.sensor_euler.h != 0 || communication_frame_out.sensor_euler.p != 0 || communication_frame_out.sensor_euler.r != 0)
8000729c:	4a 68       	lddpc	r8,80007334 <main+0xe8>
8000729e:	11 89       	ld.ub	r9,r8[0x0]
800072a0:	5c 59       	castu.b	r9
800072a2:	a9 69       	lsl	r9,0x8
800072a4:	11 98       	ld.ub	r8,r8[0x1]
800072a6:	5c 58       	castu.b	r8
800072a8:	12 48       	or	r8,r9
800072aa:	b1 68       	lsl	r8,0x10
800072ac:	b1 48       	asr	r8,0x10
800072ae:	5c 88       	casts.h	r8
800072b0:	c1 71       	brne	800072de <main+0x92>
800072b2:	4a 18       	lddpc	r8,80007334 <main+0xe8>
800072b4:	11 c9       	ld.ub	r9,r8[0x4]
800072b6:	5c 59       	castu.b	r9
800072b8:	a9 69       	lsl	r9,0x8
800072ba:	11 d8       	ld.ub	r8,r8[0x5]
800072bc:	5c 58       	castu.b	r8
800072be:	12 48       	or	r8,r9
800072c0:	b1 68       	lsl	r8,0x10
800072c2:	b1 48       	asr	r8,0x10
800072c4:	5c 88       	casts.h	r8
800072c6:	c0 c1       	brne	800072de <main+0x92>
800072c8:	49 b8       	lddpc	r8,80007334 <main+0xe8>
800072ca:	11 a9       	ld.ub	r9,r8[0x2]
800072cc:	5c 59       	castu.b	r9
800072ce:	a9 69       	lsl	r9,0x8
800072d0:	11 b8       	ld.ub	r8,r8[0x3]
800072d2:	5c 58       	castu.b	r8
800072d4:	12 48       	or	r8,r9
800072d6:	b1 68       	lsl	r8,0x10
800072d8:	b1 48       	asr	r8,0x10
800072da:	5c 88       	casts.h	r8
800072dc:	c1 f0       	breq	8000731a <main+0xce>
				{
						communication_frame_out.sensor_euler = sensor_read_euler();
800072de:	49 66       	lddpc	r6,80007334 <main+0xe8>
800072e0:	ee c8 00 0c 	sub	r8,r7,12
800072e4:	10 9c       	mov	r12,r8
800072e6:	f0 1f 00 15 	mcall	80007338 <main+0xec>
800072ea:	0c 98       	mov	r8,r6
800072ec:	ee c9 00 0c 	sub	r9,r7,12
800072f0:	30 6a       	mov	r10,6
800072f2:	12 9b       	mov	r11,r9
800072f4:	10 9c       	mov	r12,r8
800072f6:	f0 1f 00 12 	mcall	8000733c <main+0xf0>
						communication_frame_in.app_euler = communication_frame_out.sensor_euler;
800072fa:	49 28       	lddpc	r8,80007340 <main+0xf4>
800072fc:	48 e9       	lddpc	r9,80007334 <main+0xe8>
800072fe:	2f a8       	sub	r8,-6
80007300:	30 6a       	mov	r10,6
80007302:	12 9b       	mov	r11,r9
80007304:	10 9c       	mov	r12,r8
80007306:	f0 1f 00 0e 	mcall	8000733c <main+0xf0>
						throotle = 0;
8000730a:	48 f8       	lddpc	r8,80007344 <main+0xf8>
8000730c:	30 09       	mov	r9,0
8000730e:	91 09       	st.w	r8[0x0],r9
						w_done = true;
80007310:	30 18       	mov	r8,1
80007312:	ef 68 ff ff 	st.b	r7[-1],r8
						pid_init();
80007316:	f0 1f 00 0d 	mcall	80007348 <main+0xfc>
				}
				ioport_set_pin_level(LED_R_SENS,LED_SENS_OFF);
8000731a:	30 1b       	mov	r11,1
8000731c:	30 fc       	mov	r12,15
8000731e:	f0 1f 00 05 	mcall	80007330 <main+0xe4>
		//uint8_t calib_stat;
		//read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
		
		//ioport_toggle_pin_level(GPIO_PA25);
				
	}
80007322:	ca 9b       	rjmp	80007274 <main+0x28>
80007324:	80 00       	ld.sh	r0,r0[0x0]
80007326:	71 18       	ld.w	r8,r8[0x44]
80007328:	80 00       	ld.sh	r0,r0[0x0]
8000732a:	71 88       	ld.w	r8,r8[0x60]
8000732c:	80 00       	ld.sh	r0,r0[0x0]
8000732e:	6d 74       	ld.w	r4,r6[0x5c]
80007330:	80 00       	ld.sh	r0,r0[0x0]
80007332:	71 98       	ld.w	r8,r8[0x64]
80007334:	00 00       	add	r0,r0
80007336:	07 18       	ld.sh	r8,r3++
80007338:	80 00       	ld.sh	r0,r0[0x0]
8000733a:	55 60       	stdsp	sp[0x158],r0
8000733c:	80 00       	ld.sh	r0,r0[0x0]
8000733e:	75 b0       	ld.w	r0,r10[0x6c]
80007340:	00 00       	add	r0,r0
80007342:	07 00       	ld.w	r0,r3++
80007344:	00 00       	add	r0,r0
80007346:	06 64       	and	r4,r3
80007348:	80 00       	ld.sh	r0,r0[0x0]
8000734a:	43 94       	lddsp	r4,sp[0xe4]

8000734c <__avr32_udiv64>:
8000734c:	d4 31       	pushm	r0-r7,lr
8000734e:	1a 97       	mov	r7,sp
80007350:	20 3d       	sub	sp,12
80007352:	10 9c       	mov	r12,r8
80007354:	12 9e       	mov	lr,r9
80007356:	14 93       	mov	r3,r10
80007358:	58 09       	cp.w	r9,0
8000735a:	e0 81 00 bd 	brne	800074d4 <__avr32_udiv64+0x188>
8000735e:	16 38       	cp.w	r8,r11
80007360:	e0 88 00 40 	brls	800073e0 <__avr32_udiv64+0x94>
80007364:	f0 08 12 00 	clz	r8,r8
80007368:	c0 d0       	breq	80007382 <__avr32_udiv64+0x36>
8000736a:	f6 08 09 4b 	lsl	r11,r11,r8
8000736e:	f0 09 11 20 	rsub	r9,r8,32
80007372:	f8 08 09 4c 	lsl	r12,r12,r8
80007376:	f4 09 0a 49 	lsr	r9,r10,r9
8000737a:	f4 08 09 43 	lsl	r3,r10,r8
8000737e:	f3 eb 10 0b 	or	r11,r9,r11
80007382:	f8 0e 16 10 	lsr	lr,r12,0x10
80007386:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000738a:	f6 0e 0d 00 	divu	r0,r11,lr
8000738e:	e6 0b 16 10 	lsr	r11,r3,0x10
80007392:	00 99       	mov	r9,r0
80007394:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007398:	e0 0a 02 48 	mul	r8,r0,r10
8000739c:	10 3b       	cp.w	r11,r8
8000739e:	c0 a2       	brcc	800073b2 <__avr32_udiv64+0x66>
800073a0:	20 19       	sub	r9,1
800073a2:	18 0b       	add	r11,r12
800073a4:	18 3b       	cp.w	r11,r12
800073a6:	c0 63       	brcs	800073b2 <__avr32_udiv64+0x66>
800073a8:	10 3b       	cp.w	r11,r8
800073aa:	f7 b9 03 01 	sublo	r9,1
800073ae:	f7 dc e3 0b 	addcs	r11,r11,r12
800073b2:	f6 08 01 01 	sub	r1,r11,r8
800073b6:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800073ba:	e2 0e 0d 00 	divu	r0,r1,lr
800073be:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800073c2:	00 98       	mov	r8,r0
800073c4:	e0 0a 02 4a 	mul	r10,r0,r10
800073c8:	14 33       	cp.w	r3,r10
800073ca:	c0 82       	brcc	800073da <__avr32_udiv64+0x8e>
800073cc:	20 18       	sub	r8,1
800073ce:	18 03       	add	r3,r12
800073d0:	18 33       	cp.w	r3,r12
800073d2:	c0 43       	brcs	800073da <__avr32_udiv64+0x8e>
800073d4:	14 33       	cp.w	r3,r10
800073d6:	f7 b8 03 01 	sublo	r8,1
800073da:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800073de:	cd f8       	rjmp	8000759c <__avr32_udiv64+0x250>
800073e0:	58 08       	cp.w	r8,0
800073e2:	c0 51       	brne	800073ec <__avr32_udiv64+0xa0>
800073e4:	30 19       	mov	r9,1
800073e6:	f2 08 0d 08 	divu	r8,r9,r8
800073ea:	10 9c       	mov	r12,r8
800073ec:	f8 06 12 00 	clz	r6,r12
800073f0:	c0 41       	brne	800073f8 <__avr32_udiv64+0xac>
800073f2:	18 1b       	sub	r11,r12
800073f4:	30 19       	mov	r9,1
800073f6:	c4 08       	rjmp	80007476 <__avr32_udiv64+0x12a>
800073f8:	ec 01 11 20 	rsub	r1,r6,32
800073fc:	f4 01 0a 49 	lsr	r9,r10,r1
80007400:	f8 06 09 4c 	lsl	r12,r12,r6
80007404:	f6 06 09 48 	lsl	r8,r11,r6
80007408:	f6 01 0a 41 	lsr	r1,r11,r1
8000740c:	f3 e8 10 08 	or	r8,r9,r8
80007410:	f8 03 16 10 	lsr	r3,r12,0x10
80007414:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80007418:	e2 03 0d 00 	divu	r0,r1,r3
8000741c:	f0 0b 16 10 	lsr	r11,r8,0x10
80007420:	00 9e       	mov	lr,r0
80007422:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007426:	e0 05 02 49 	mul	r9,r0,r5
8000742a:	12 3b       	cp.w	r11,r9
8000742c:	c0 a2       	brcc	80007440 <__avr32_udiv64+0xf4>
8000742e:	20 1e       	sub	lr,1
80007430:	18 0b       	add	r11,r12
80007432:	18 3b       	cp.w	r11,r12
80007434:	c0 63       	brcs	80007440 <__avr32_udiv64+0xf4>
80007436:	12 3b       	cp.w	r11,r9
80007438:	f7 be 03 01 	sublo	lr,1
8000743c:	f7 dc e3 0b 	addcs	r11,r11,r12
80007440:	12 1b       	sub	r11,r9
80007442:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80007446:	f6 03 0d 02 	divu	r2,r11,r3
8000744a:	f1 e3 11 08 	or	r8,r8,r3<<0x10
8000744e:	04 99       	mov	r9,r2
80007450:	e4 05 02 4b 	mul	r11,r2,r5
80007454:	16 38       	cp.w	r8,r11
80007456:	c0 a2       	brcc	8000746a <__avr32_udiv64+0x11e>
80007458:	20 19       	sub	r9,1
8000745a:	18 08       	add	r8,r12
8000745c:	18 38       	cp.w	r8,r12
8000745e:	c0 63       	brcs	8000746a <__avr32_udiv64+0x11e>
80007460:	16 38       	cp.w	r8,r11
80007462:	f7 b9 03 01 	sublo	r9,1
80007466:	f1 dc e3 08 	addcs	r8,r8,r12
8000746a:	f4 06 09 43 	lsl	r3,r10,r6
8000746e:	f0 0b 01 0b 	sub	r11,r8,r11
80007472:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80007476:	f8 06 16 10 	lsr	r6,r12,0x10
8000747a:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000747e:	f6 06 0d 00 	divu	r0,r11,r6
80007482:	e6 0b 16 10 	lsr	r11,r3,0x10
80007486:	00 9a       	mov	r10,r0
80007488:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000748c:	e0 0e 02 48 	mul	r8,r0,lr
80007490:	10 3b       	cp.w	r11,r8
80007492:	c0 a2       	brcc	800074a6 <__avr32_udiv64+0x15a>
80007494:	20 1a       	sub	r10,1
80007496:	18 0b       	add	r11,r12
80007498:	18 3b       	cp.w	r11,r12
8000749a:	c0 63       	brcs	800074a6 <__avr32_udiv64+0x15a>
8000749c:	10 3b       	cp.w	r11,r8
8000749e:	f7 ba 03 01 	sublo	r10,1
800074a2:	f7 dc e3 0b 	addcs	r11,r11,r12
800074a6:	f6 08 01 01 	sub	r1,r11,r8
800074aa:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800074ae:	e2 06 0d 00 	divu	r0,r1,r6
800074b2:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800074b6:	00 98       	mov	r8,r0
800074b8:	e0 0e 02 4b 	mul	r11,r0,lr
800074bc:	16 33       	cp.w	r3,r11
800074be:	c0 82       	brcc	800074ce <__avr32_udiv64+0x182>
800074c0:	20 18       	sub	r8,1
800074c2:	18 03       	add	r3,r12
800074c4:	18 33       	cp.w	r3,r12
800074c6:	c0 43       	brcs	800074ce <__avr32_udiv64+0x182>
800074c8:	16 33       	cp.w	r3,r11
800074ca:	f7 b8 03 01 	sublo	r8,1
800074ce:	f1 ea 11 08 	or	r8,r8,r10<<0x10
800074d2:	c6 98       	rjmp	800075a4 <__avr32_udiv64+0x258>
800074d4:	16 39       	cp.w	r9,r11
800074d6:	e0 8b 00 65 	brhi	800075a0 <__avr32_udiv64+0x254>
800074da:	f2 09 12 00 	clz	r9,r9
800074de:	c0 b1       	brne	800074f4 <__avr32_udiv64+0x1a8>
800074e0:	10 3a       	cp.w	r10,r8
800074e2:	5f 2a       	srhs	r10
800074e4:	1c 3b       	cp.w	r11,lr
800074e6:	5f b8       	srhi	r8
800074e8:	10 4a       	or	r10,r8
800074ea:	f2 0a 18 00 	cp.b	r10,r9
800074ee:	c5 90       	breq	800075a0 <__avr32_udiv64+0x254>
800074f0:	30 18       	mov	r8,1
800074f2:	c5 98       	rjmp	800075a4 <__avr32_udiv64+0x258>
800074f4:	f0 09 09 46 	lsl	r6,r8,r9
800074f8:	f2 03 11 20 	rsub	r3,r9,32
800074fc:	fc 09 09 4e 	lsl	lr,lr,r9
80007500:	f0 03 0a 48 	lsr	r8,r8,r3
80007504:	f6 09 09 4c 	lsl	r12,r11,r9
80007508:	f4 03 0a 42 	lsr	r2,r10,r3
8000750c:	ef 46 ff f4 	st.w	r7[-12],r6
80007510:	f6 03 0a 43 	lsr	r3,r11,r3
80007514:	18 42       	or	r2,r12
80007516:	f1 ee 10 0c 	or	r12,r8,lr
8000751a:	f8 01 16 10 	lsr	r1,r12,0x10
8000751e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80007522:	e6 01 0d 04 	divu	r4,r3,r1
80007526:	e4 03 16 10 	lsr	r3,r2,0x10
8000752a:	08 9e       	mov	lr,r4
8000752c:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80007530:	e8 06 02 48 	mul	r8,r4,r6
80007534:	10 33       	cp.w	r3,r8
80007536:	c0 a2       	brcc	8000754a <__avr32_udiv64+0x1fe>
80007538:	20 1e       	sub	lr,1
8000753a:	18 03       	add	r3,r12
8000753c:	18 33       	cp.w	r3,r12
8000753e:	c0 63       	brcs	8000754a <__avr32_udiv64+0x1fe>
80007540:	10 33       	cp.w	r3,r8
80007542:	f7 be 03 01 	sublo	lr,1
80007546:	e7 dc e3 03 	addcs	r3,r3,r12
8000754a:	10 13       	sub	r3,r8
8000754c:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80007550:	e6 01 0d 00 	divu	r0,r3,r1
80007554:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007558:	00 98       	mov	r8,r0
8000755a:	e0 06 02 46 	mul	r6,r0,r6
8000755e:	0c 3b       	cp.w	r11,r6
80007560:	c0 a2       	brcc	80007574 <__avr32_udiv64+0x228>
80007562:	20 18       	sub	r8,1
80007564:	18 0b       	add	r11,r12
80007566:	18 3b       	cp.w	r11,r12
80007568:	c0 63       	brcs	80007574 <__avr32_udiv64+0x228>
8000756a:	0c 3b       	cp.w	r11,r6
8000756c:	f7 dc e3 0b 	addcs	r11,r11,r12
80007570:	f7 b8 03 01 	sublo	r8,1
80007574:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80007578:	ee f4 ff f4 	ld.w	r4,r7[-12]
8000757c:	0c 1b       	sub	r11,r6
8000757e:	f0 04 06 42 	mulu.d	r2,r8,r4
80007582:	06 95       	mov	r5,r3
80007584:	16 35       	cp.w	r5,r11
80007586:	e0 8b 00 0a 	brhi	8000759a <__avr32_udiv64+0x24e>
8000758a:	5f 0b       	sreq	r11
8000758c:	f4 09 09 49 	lsl	r9,r10,r9
80007590:	12 32       	cp.w	r2,r9
80007592:	5f b9       	srhi	r9
80007594:	f7 e9 00 09 	and	r9,r11,r9
80007598:	c0 60       	breq	800075a4 <__avr32_udiv64+0x258>
8000759a:	20 18       	sub	r8,1
8000759c:	30 09       	mov	r9,0
8000759e:	c0 38       	rjmp	800075a4 <__avr32_udiv64+0x258>
800075a0:	30 09       	mov	r9,0
800075a2:	12 98       	mov	r8,r9
800075a4:	10 9a       	mov	r10,r8
800075a6:	12 93       	mov	r3,r9
800075a8:	10 92       	mov	r2,r8
800075aa:	12 9b       	mov	r11,r9
800075ac:	2f dd       	sub	sp,-12
800075ae:	d8 32       	popm	r0-r7,pc

800075b0 <memcpy>:
800075b0:	58 8a       	cp.w	r10,8
800075b2:	c2 f5       	brlt	80007610 <memcpy+0x60>
800075b4:	f9 eb 10 09 	or	r9,r12,r11
800075b8:	e2 19 00 03 	andl	r9,0x3,COH
800075bc:	e0 81 00 97 	brne	800076ea <memcpy+0x13a>
800075c0:	e0 4a 00 20 	cp.w	r10,32
800075c4:	c3 b4       	brge	8000763a <memcpy+0x8a>
800075c6:	f4 08 14 02 	asr	r8,r10,0x2
800075ca:	f0 09 11 08 	rsub	r9,r8,8
800075ce:	fe 09 00 2f 	add	pc,pc,r9<<0x2
800075d2:	76 69       	ld.w	r9,r11[0x18]
800075d4:	99 69       	st.w	r12[0x18],r9
800075d6:	76 59       	ld.w	r9,r11[0x14]
800075d8:	99 59       	st.w	r12[0x14],r9
800075da:	76 49       	ld.w	r9,r11[0x10]
800075dc:	99 49       	st.w	r12[0x10],r9
800075de:	76 39       	ld.w	r9,r11[0xc]
800075e0:	99 39       	st.w	r12[0xc],r9
800075e2:	76 29       	ld.w	r9,r11[0x8]
800075e4:	99 29       	st.w	r12[0x8],r9
800075e6:	76 19       	ld.w	r9,r11[0x4]
800075e8:	99 19       	st.w	r12[0x4],r9
800075ea:	76 09       	ld.w	r9,r11[0x0]
800075ec:	99 09       	st.w	r12[0x0],r9
800075ee:	f6 08 00 2b 	add	r11,r11,r8<<0x2
800075f2:	f8 08 00 28 	add	r8,r12,r8<<0x2
800075f6:	e0 1a 00 03 	andl	r10,0x3
800075fa:	f4 0a 11 04 	rsub	r10,r10,4
800075fe:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007602:	17 a9       	ld.ub	r9,r11[0x2]
80007604:	b0 a9       	st.b	r8[0x2],r9
80007606:	17 99       	ld.ub	r9,r11[0x1]
80007608:	b0 99       	st.b	r8[0x1],r9
8000760a:	17 89       	ld.ub	r9,r11[0x0]
8000760c:	b0 89       	st.b	r8[0x0],r9
8000760e:	5e fc       	retal	r12
80007610:	f4 0a 11 09 	rsub	r10,r10,9
80007614:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007618:	17 f9       	ld.ub	r9,r11[0x7]
8000761a:	b8 f9       	st.b	r12[0x7],r9
8000761c:	17 e9       	ld.ub	r9,r11[0x6]
8000761e:	b8 e9       	st.b	r12[0x6],r9
80007620:	17 d9       	ld.ub	r9,r11[0x5]
80007622:	b8 d9       	st.b	r12[0x5],r9
80007624:	17 c9       	ld.ub	r9,r11[0x4]
80007626:	b8 c9       	st.b	r12[0x4],r9
80007628:	17 b9       	ld.ub	r9,r11[0x3]
8000762a:	b8 b9       	st.b	r12[0x3],r9
8000762c:	17 a9       	ld.ub	r9,r11[0x2]
8000762e:	b8 a9       	st.b	r12[0x2],r9
80007630:	17 99       	ld.ub	r9,r11[0x1]
80007632:	b8 99       	st.b	r12[0x1],r9
80007634:	17 89       	ld.ub	r9,r11[0x0]
80007636:	b8 89       	st.b	r12[0x0],r9
80007638:	5e fc       	retal	r12
8000763a:	eb cd 40 c0 	pushm	r6-r7,lr
8000763e:	18 99       	mov	r9,r12
80007640:	22 0a       	sub	r10,32
80007642:	b7 07       	ld.d	r6,r11++
80007644:	b3 26       	st.d	r9++,r6
80007646:	b7 07       	ld.d	r6,r11++
80007648:	b3 26       	st.d	r9++,r6
8000764a:	b7 07       	ld.d	r6,r11++
8000764c:	b3 26       	st.d	r9++,r6
8000764e:	b7 07       	ld.d	r6,r11++
80007650:	b3 26       	st.d	r9++,r6
80007652:	22 0a       	sub	r10,32
80007654:	cf 74       	brge	80007642 <memcpy+0x92>
80007656:	2f 0a       	sub	r10,-16
80007658:	c0 65       	brlt	80007664 <memcpy+0xb4>
8000765a:	b7 07       	ld.d	r6,r11++
8000765c:	b3 26       	st.d	r9++,r6
8000765e:	b7 07       	ld.d	r6,r11++
80007660:	b3 26       	st.d	r9++,r6
80007662:	21 0a       	sub	r10,16
80007664:	5c 3a       	neg	r10
80007666:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
8000766a:	d7 03       	nop
8000766c:	d7 03       	nop
8000766e:	f7 36 00 0e 	ld.ub	r6,r11[14]
80007672:	f3 66 00 0e 	st.b	r9[14],r6
80007676:	f7 36 00 0d 	ld.ub	r6,r11[13]
8000767a:	f3 66 00 0d 	st.b	r9[13],r6
8000767e:	f7 36 00 0c 	ld.ub	r6,r11[12]
80007682:	f3 66 00 0c 	st.b	r9[12],r6
80007686:	f7 36 00 0b 	ld.ub	r6,r11[11]
8000768a:	f3 66 00 0b 	st.b	r9[11],r6
8000768e:	f7 36 00 0a 	ld.ub	r6,r11[10]
80007692:	f3 66 00 0a 	st.b	r9[10],r6
80007696:	f7 36 00 09 	ld.ub	r6,r11[9]
8000769a:	f3 66 00 09 	st.b	r9[9],r6
8000769e:	f7 36 00 08 	ld.ub	r6,r11[8]
800076a2:	f3 66 00 08 	st.b	r9[8],r6
800076a6:	f7 36 00 07 	ld.ub	r6,r11[7]
800076aa:	f3 66 00 07 	st.b	r9[7],r6
800076ae:	f7 36 00 06 	ld.ub	r6,r11[6]
800076b2:	f3 66 00 06 	st.b	r9[6],r6
800076b6:	f7 36 00 05 	ld.ub	r6,r11[5]
800076ba:	f3 66 00 05 	st.b	r9[5],r6
800076be:	f7 36 00 04 	ld.ub	r6,r11[4]
800076c2:	f3 66 00 04 	st.b	r9[4],r6
800076c6:	f7 36 00 03 	ld.ub	r6,r11[3]
800076ca:	f3 66 00 03 	st.b	r9[3],r6
800076ce:	f7 36 00 02 	ld.ub	r6,r11[2]
800076d2:	f3 66 00 02 	st.b	r9[2],r6
800076d6:	f7 36 00 01 	ld.ub	r6,r11[1]
800076da:	f3 66 00 01 	st.b	r9[1],r6
800076de:	f7 36 00 00 	ld.ub	r6,r11[0]
800076e2:	f3 66 00 00 	st.b	r9[0],r6
800076e6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800076ea:	20 1a       	sub	r10,1
800076ec:	f6 0a 07 09 	ld.ub	r9,r11[r10]
800076f0:	f8 0a 0b 09 	st.b	r12[r10],r9
800076f4:	cf b1       	brne	800076ea <memcpy+0x13a>
800076f6:	5e fc       	retal	r12

800076f8 <sprintf>:
800076f8:	d4 01       	pushm	lr
800076fa:	21 7d       	sub	sp,92
800076fc:	e0 68 ff ff 	mov	r8,65535
80007700:	ea 18 7f ff 	orh	r8,0x7fff
80007704:	50 58       	stdsp	sp[0x14],r8
80007706:	50 28       	stdsp	sp[0x8],r8
80007708:	e0 68 02 08 	mov	r8,520
8000770c:	ba 68       	st.h	sp[0xc],r8
8000770e:	3f f8       	mov	r8,-1
80007710:	ba 78       	st.h	sp[0xe],r8
80007712:	e0 68 00 f8 	mov	r8,248
80007716:	50 4c       	stdsp	sp[0x10],r12
80007718:	16 9a       	mov	r10,r11
8000771a:	50 0c       	stdsp	sp[0x0],r12
8000771c:	fa c9 ff a0 	sub	r9,sp,-96
80007720:	70 0c       	ld.w	r12,r8[0x0]
80007722:	1a 9b       	mov	r11,sp
80007724:	c9 ed       	rcall	80007a60 <_vfprintf_r>
80007726:	30 09       	mov	r9,0
80007728:	40 08       	lddsp	r8,sp[0x0]
8000772a:	b0 89       	st.b	r8[0x0],r9
8000772c:	2e 9d       	sub	sp,-92
8000772e:	d8 02       	popm	pc

80007730 <get_arg>:
80007730:	d4 31       	pushm	r0-r7,lr
80007732:	20 8d       	sub	sp,32
80007734:	fa c4 ff bc 	sub	r4,sp,-68
80007738:	50 4b       	stdsp	sp[0x10],r11
8000773a:	68 2e       	ld.w	lr,r4[0x8]
8000773c:	50 58       	stdsp	sp[0x14],r8
8000773e:	12 96       	mov	r6,r9
80007740:	7c 0b       	ld.w	r11,lr[0x0]
80007742:	70 05       	ld.w	r5,r8[0x0]
80007744:	50 6e       	stdsp	sp[0x18],lr
80007746:	58 0b       	cp.w	r11,0
80007748:	f4 0b 17 00 	moveq	r11,r10
8000774c:	68 03       	ld.w	r3,r4[0x0]
8000774e:	68 11       	ld.w	r1,r4[0x4]
80007750:	40 49       	lddsp	r9,sp[0x10]
80007752:	30 08       	mov	r8,0
80007754:	c2 89       	rjmp	800079a4 <get_arg+0x274>
80007756:	2f fb       	sub	r11,-1
80007758:	32 5c       	mov	r12,37
8000775a:	17 8a       	ld.ub	r10,r11[0x0]
8000775c:	f8 0a 18 00 	cp.b	r10,r12
80007760:	5f 1e       	srne	lr
80007762:	f0 0a 18 00 	cp.b	r10,r8
80007766:	5f 1c       	srne	r12
80007768:	fd ec 00 0c 	and	r12,lr,r12
8000776c:	f0 0c 18 00 	cp.b	r12,r8
80007770:	cf 31       	brne	80007756 <get_arg+0x26>
80007772:	58 0a       	cp.w	r10,0
80007774:	e0 80 01 25 	breq	800079be <get_arg+0x28e>
80007778:	30 0c       	mov	r12,0
8000777a:	3f fa       	mov	r10,-1
8000777c:	18 90       	mov	r0,r12
8000777e:	50 3a       	stdsp	sp[0xc],r10
80007780:	18 94       	mov	r4,r12
80007782:	18 92       	mov	r2,r12
80007784:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80007788:	16 97       	mov	r7,r11
8000778a:	50 7c       	stdsp	sp[0x1c],r12
8000778c:	fe cc a3 90 	sub	r12,pc,-23664
80007790:	0f 3a       	ld.ub	r10,r7++
80007792:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80007796:	40 7c       	lddsp	r12,sp[0x1c]
80007798:	1c 0c       	add	r12,lr
8000779a:	fe ce a4 66 	sub	lr,pc,-23450
8000779e:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
800077a2:	20 1e       	sub	lr,1
800077a4:	50 0e       	stdsp	sp[0x0],lr
800077a6:	fe ce a4 de 	sub	lr,pc,-23330
800077aa:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
800077ae:	50 7c       	stdsp	sp[0x1c],r12
800077b0:	40 0c       	lddsp	r12,sp[0x0]
800077b2:	58 7c       	cp.w	r12,7
800077b4:	e0 8b 00 f1 	brhi	80007996 <get_arg+0x266>
800077b8:	fe ce a6 90 	sub	lr,pc,-22896
800077bc:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
800077c0:	36 8b       	mov	r11,104
800077c2:	f6 0a 18 00 	cp.b	r10,r11
800077c6:	e0 80 00 e8 	breq	80007996 <get_arg+0x266>
800077ca:	37 1b       	mov	r11,113
800077cc:	f6 0a 18 00 	cp.b	r10,r11
800077d0:	c0 70       	breq	800077de <get_arg+0xae>
800077d2:	34 cb       	mov	r11,76
800077d4:	f6 0a 18 00 	cp.b	r10,r11
800077d8:	c0 51       	brne	800077e2 <get_arg+0xb2>
800077da:	a3 b4       	sbr	r4,0x3
800077dc:	cd d8       	rjmp	80007996 <get_arg+0x266>
800077de:	a5 b4       	sbr	r4,0x5
800077e0:	cd b8       	rjmp	80007996 <get_arg+0x266>
800077e2:	08 9a       	mov	r10,r4
800077e4:	0e 9b       	mov	r11,r7
800077e6:	a5 aa       	sbr	r10,0x4
800077e8:	17 3c       	ld.ub	r12,r11++
800077ea:	a5 b4       	sbr	r4,0x5
800077ec:	36 ce       	mov	lr,108
800077ee:	fc 0c 18 00 	cp.b	r12,lr
800077f2:	e0 80 00 d3 	breq	80007998 <get_arg+0x268>
800077f6:	14 94       	mov	r4,r10
800077f8:	cc f8       	rjmp	80007996 <get_arg+0x266>
800077fa:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
800077fe:	36 7c       	mov	r12,103
80007800:	f8 0a 18 00 	cp.b	r10,r12
80007804:	e0 8b 00 27 	brhi	80007852 <get_arg+0x122>
80007808:	36 5b       	mov	r11,101
8000780a:	f6 0a 18 00 	cp.b	r10,r11
8000780e:	c4 82       	brcc	8000789e <get_arg+0x16e>
80007810:	34 fb       	mov	r11,79
80007812:	f6 0a 18 00 	cp.b	r10,r11
80007816:	c4 80       	breq	800078a6 <get_arg+0x176>
80007818:	e0 8b 00 0c 	brhi	80007830 <get_arg+0x100>
8000781c:	34 5b       	mov	r11,69
8000781e:	f6 0a 18 00 	cp.b	r10,r11
80007822:	c3 e0       	breq	8000789e <get_arg+0x16e>
80007824:	34 7b       	mov	r11,71
80007826:	f6 0a 18 00 	cp.b	r10,r11
8000782a:	c3 a0       	breq	8000789e <get_arg+0x16e>
8000782c:	34 4b       	mov	r11,68
8000782e:	c0 88       	rjmp	8000783e <get_arg+0x10e>
80007830:	35 8b       	mov	r11,88
80007832:	f6 0a 18 00 	cp.b	r10,r11
80007836:	c2 c0       	breq	8000788e <get_arg+0x15e>
80007838:	e0 8b 00 07 	brhi	80007846 <get_arg+0x116>
8000783c:	35 5b       	mov	r11,85
8000783e:	f6 0a 18 00 	cp.b	r10,r11
80007842:	c3 51       	brne	800078ac <get_arg+0x17c>
80007844:	c3 18       	rjmp	800078a6 <get_arg+0x176>
80007846:	36 3b       	mov	r11,99
80007848:	f6 0a 18 00 	cp.b	r10,r11
8000784c:	c2 f0       	breq	800078aa <get_arg+0x17a>
8000784e:	36 4b       	mov	r11,100
80007850:	c0 e8       	rjmp	8000786c <get_arg+0x13c>
80007852:	37 0b       	mov	r11,112
80007854:	f6 0a 18 00 	cp.b	r10,r11
80007858:	c2 50       	breq	800078a2 <get_arg+0x172>
8000785a:	e0 8b 00 0d 	brhi	80007874 <get_arg+0x144>
8000785e:	36 eb       	mov	r11,110
80007860:	f6 0a 18 00 	cp.b	r10,r11
80007864:	c1 f0       	breq	800078a2 <get_arg+0x172>
80007866:	e0 8b 00 14 	brhi	8000788e <get_arg+0x15e>
8000786a:	36 9b       	mov	r11,105
8000786c:	f6 0a 18 00 	cp.b	r10,r11
80007870:	c1 e1       	brne	800078ac <get_arg+0x17c>
80007872:	c0 e8       	rjmp	8000788e <get_arg+0x15e>
80007874:	37 5b       	mov	r11,117
80007876:	f6 0a 18 00 	cp.b	r10,r11
8000787a:	c0 a0       	breq	8000788e <get_arg+0x15e>
8000787c:	37 8b       	mov	r11,120
8000787e:	f6 0a 18 00 	cp.b	r10,r11
80007882:	c0 60       	breq	8000788e <get_arg+0x15e>
80007884:	37 3b       	mov	r11,115
80007886:	f6 0a 18 00 	cp.b	r10,r11
8000788a:	c1 11       	brne	800078ac <get_arg+0x17c>
8000788c:	c0 b8       	rjmp	800078a2 <get_arg+0x172>
8000788e:	ed b4 00 04 	bld	r4,0x4
80007892:	c0 a0       	breq	800078a6 <get_arg+0x176>
80007894:	ed b4 00 05 	bld	r4,0x5
80007898:	c0 91       	brne	800078aa <get_arg+0x17a>
8000789a:	30 20       	mov	r0,2
8000789c:	c0 88       	rjmp	800078ac <get_arg+0x17c>
8000789e:	30 40       	mov	r0,4
800078a0:	c0 68       	rjmp	800078ac <get_arg+0x17c>
800078a2:	30 30       	mov	r0,3
800078a4:	c0 48       	rjmp	800078ac <get_arg+0x17c>
800078a6:	30 10       	mov	r0,1
800078a8:	c0 28       	rjmp	800078ac <get_arg+0x17c>
800078aa:	30 00       	mov	r0,0
800078ac:	40 3b       	lddsp	r11,sp[0xc]
800078ae:	5b fb       	cp.w	r11,-1
800078b0:	c0 40       	breq	800078b8 <get_arg+0x188>
800078b2:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
800078b6:	c7 08       	rjmp	80007996 <get_arg+0x266>
800078b8:	58 60       	cp.w	r0,6
800078ba:	e0 8b 00 6e 	brhi	80007996 <get_arg+0x266>
800078be:	6c 0a       	ld.w	r10,r6[0x0]
800078c0:	ea cc ff ff 	sub	r12,r5,-1
800078c4:	fe ce a7 7c 	sub	lr,pc,-22660
800078c8:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
800078cc:	f4 cb ff f8 	sub	r11,r10,-8
800078d0:	8d 0b       	st.w	r6[0x0],r11
800078d2:	f4 ea 00 00 	ld.d	r10,r10[0]
800078d6:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
800078da:	c0 f8       	rjmp	800078f8 <get_arg+0x1c8>
800078dc:	f4 cb ff fc 	sub	r11,r10,-4
800078e0:	8d 0b       	st.w	r6[0x0],r11
800078e2:	74 0a       	ld.w	r10,r10[0x0]
800078e4:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800078e8:	c0 88       	rjmp	800078f8 <get_arg+0x1c8>
800078ea:	f4 cb ff f8 	sub	r11,r10,-8
800078ee:	8d 0b       	st.w	r6[0x0],r11
800078f0:	f4 ea 00 00 	ld.d	r10,r10[0]
800078f4:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
800078f8:	0e 9b       	mov	r11,r7
800078fa:	18 95       	mov	r5,r12
800078fc:	c4 e8       	rjmp	80007998 <get_arg+0x268>
800078fe:	62 0a       	ld.w	r10,r1[0x0]
80007900:	5b fa       	cp.w	r10,-1
80007902:	c0 b1       	brne	80007918 <get_arg+0x1e8>
80007904:	50 19       	stdsp	sp[0x4],r9
80007906:	50 28       	stdsp	sp[0x8],r8
80007908:	e0 6a 00 80 	mov	r10,128
8000790c:	30 0b       	mov	r11,0
8000790e:	02 9c       	mov	r12,r1
80007910:	e0 a0 1d 78 	rcall	8000b400 <memset>
80007914:	40 28       	lddsp	r8,sp[0x8]
80007916:	40 19       	lddsp	r9,sp[0x4]
80007918:	e4 cc 00 01 	sub	r12,r2,1
8000791c:	0e 9b       	mov	r11,r7
8000791e:	50 3c       	stdsp	sp[0xc],r12
80007920:	f2 0c 0c 49 	max	r9,r9,r12
80007924:	c3 a8       	rjmp	80007998 <get_arg+0x268>
80007926:	62 0a       	ld.w	r10,r1[0x0]
80007928:	5b fa       	cp.w	r10,-1
8000792a:	c0 b1       	brne	80007940 <get_arg+0x210>
8000792c:	50 19       	stdsp	sp[0x4],r9
8000792e:	50 28       	stdsp	sp[0x8],r8
80007930:	e0 6a 00 80 	mov	r10,128
80007934:	30 0b       	mov	r11,0
80007936:	02 9c       	mov	r12,r1
80007938:	e0 a0 1d 64 	rcall	8000b400 <memset>
8000793c:	40 28       	lddsp	r8,sp[0x8]
8000793e:	40 19       	lddsp	r9,sp[0x4]
80007940:	20 12       	sub	r2,1
80007942:	30 0a       	mov	r10,0
80007944:	0e 9b       	mov	r11,r7
80007946:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
8000794a:	f2 02 0c 49 	max	r9,r9,r2
8000794e:	c2 58       	rjmp	80007998 <get_arg+0x268>
80007950:	16 97       	mov	r7,r11
80007952:	6c 0a       	ld.w	r10,r6[0x0]
80007954:	f4 cb ff fc 	sub	r11,r10,-4
80007958:	8d 0b       	st.w	r6[0x0],r11
8000795a:	74 0a       	ld.w	r10,r10[0x0]
8000795c:	0e 9b       	mov	r11,r7
8000795e:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80007962:	2f f5       	sub	r5,-1
80007964:	c1 a8       	rjmp	80007998 <get_arg+0x268>
80007966:	f4 c2 00 30 	sub	r2,r10,48
8000796a:	c0 68       	rjmp	80007976 <get_arg+0x246>
8000796c:	e4 02 00 22 	add	r2,r2,r2<<0x2
80007970:	2f f7       	sub	r7,-1
80007972:	f4 02 00 12 	add	r2,r10,r2<<0x1
80007976:	0f 8a       	ld.ub	r10,r7[0x0]
80007978:	58 0a       	cp.w	r10,0
8000797a:	c0 e0       	breq	80007996 <get_arg+0x266>
8000797c:	23 0a       	sub	r10,48
8000797e:	58 9a       	cp.w	r10,9
80007980:	fe 98 ff f6 	brls	8000796c <get_arg+0x23c>
80007984:	c0 98       	rjmp	80007996 <get_arg+0x266>
80007986:	2f f7       	sub	r7,-1
80007988:	0f 8a       	ld.ub	r10,r7[0x0]
8000798a:	58 0a       	cp.w	r10,0
8000798c:	c0 50       	breq	80007996 <get_arg+0x266>
8000798e:	23 0a       	sub	r10,48
80007990:	58 9a       	cp.w	r10,9
80007992:	fe 98 ff fa 	brls	80007986 <get_arg+0x256>
80007996:	0e 9b       	mov	r11,r7
80007998:	40 7c       	lddsp	r12,sp[0x1c]
8000799a:	30 ba       	mov	r10,11
8000799c:	f4 0c 18 00 	cp.b	r12,r10
800079a0:	fe 91 fe f2 	brne	80007784 <get_arg+0x54>
800079a4:	40 42       	lddsp	r2,sp[0x10]
800079a6:	17 8c       	ld.ub	r12,r11[0x0]
800079a8:	0a 32       	cp.w	r2,r5
800079aa:	5f 4a       	srge	r10
800079ac:	f0 0c 18 00 	cp.b	r12,r8
800079b0:	5f 1c       	srne	r12
800079b2:	f9 ea 00 0a 	and	r10,r12,r10
800079b6:	f0 0a 18 00 	cp.b	r10,r8
800079ba:	fe 91 fe cf 	brne	80007758 <get_arg+0x28>
800079be:	30 08       	mov	r8,0
800079c0:	40 4e       	lddsp	lr,sp[0x10]
800079c2:	17 8a       	ld.ub	r10,r11[0x0]
800079c4:	e2 05 00 21 	add	r1,r1,r5<<0x2
800079c8:	f0 0a 18 00 	cp.b	r10,r8
800079cc:	fc 09 17 10 	movne	r9,lr
800079d0:	e6 05 00 38 	add	r8,r3,r5<<0x3
800079d4:	06 9e       	mov	lr,r3
800079d6:	c2 a8       	rjmp	80007a2a <get_arg+0x2fa>
800079d8:	62 0a       	ld.w	r10,r1[0x0]
800079da:	58 3a       	cp.w	r10,3
800079dc:	c1 e0       	breq	80007a18 <get_arg+0x2e8>
800079de:	e0 89 00 07 	brgt	800079ec <get_arg+0x2bc>
800079e2:	58 1a       	cp.w	r10,1
800079e4:	c1 a0       	breq	80007a18 <get_arg+0x2e8>
800079e6:	58 2a       	cp.w	r10,2
800079e8:	c1 81       	brne	80007a18 <get_arg+0x2e8>
800079ea:	c0 58       	rjmp	800079f4 <get_arg+0x2c4>
800079ec:	58 5a       	cp.w	r10,5
800079ee:	c0 c0       	breq	80007a06 <get_arg+0x2d6>
800079f0:	c0 b5       	brlt	80007a06 <get_arg+0x2d6>
800079f2:	c1 38       	rjmp	80007a18 <get_arg+0x2e8>
800079f4:	6c 0a       	ld.w	r10,r6[0x0]
800079f6:	f4 cc ff f8 	sub	r12,r10,-8
800079fa:	8d 0c       	st.w	r6[0x0],r12
800079fc:	f4 e2 00 00 	ld.d	r2,r10[0]
80007a00:	f0 e3 00 00 	st.d	r8[0],r2
80007a04:	c1 08       	rjmp	80007a24 <get_arg+0x2f4>
80007a06:	6c 0a       	ld.w	r10,r6[0x0]
80007a08:	f4 cc ff f8 	sub	r12,r10,-8
80007a0c:	8d 0c       	st.w	r6[0x0],r12
80007a0e:	f4 e2 00 00 	ld.d	r2,r10[0]
80007a12:	f0 e3 00 00 	st.d	r8[0],r2
80007a16:	c0 78       	rjmp	80007a24 <get_arg+0x2f4>
80007a18:	6c 0a       	ld.w	r10,r6[0x0]
80007a1a:	f4 cc ff fc 	sub	r12,r10,-4
80007a1e:	8d 0c       	st.w	r6[0x0],r12
80007a20:	74 0a       	ld.w	r10,r10[0x0]
80007a22:	91 0a       	st.w	r8[0x0],r10
80007a24:	2f f5       	sub	r5,-1
80007a26:	2f 88       	sub	r8,-8
80007a28:	2f c1       	sub	r1,-4
80007a2a:	12 35       	cp.w	r5,r9
80007a2c:	fe 9a ff d6 	brle	800079d8 <get_arg+0x2a8>
80007a30:	1c 93       	mov	r3,lr
80007a32:	40 52       	lddsp	r2,sp[0x14]
80007a34:	40 6e       	lddsp	lr,sp[0x18]
80007a36:	85 05       	st.w	r2[0x0],r5
80007a38:	9d 0b       	st.w	lr[0x0],r11
80007a3a:	40 4b       	lddsp	r11,sp[0x10]
80007a3c:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
80007a40:	2f 8d       	sub	sp,-32
80007a42:	d8 32       	popm	r0-r7,pc

80007a44 <__sprint_r>:
80007a44:	d4 21       	pushm	r4-r7,lr
80007a46:	14 97       	mov	r7,r10
80007a48:	74 28       	ld.w	r8,r10[0x8]
80007a4a:	58 08       	cp.w	r8,0
80007a4c:	c0 41       	brne	80007a54 <__sprint_r+0x10>
80007a4e:	95 18       	st.w	r10[0x4],r8
80007a50:	10 9c       	mov	r12,r8
80007a52:	d8 22       	popm	r4-r7,pc
80007a54:	e0 a0 18 b4 	rcall	8000abbc <__sfvwrite_r>
80007a58:	30 08       	mov	r8,0
80007a5a:	8f 18       	st.w	r7[0x4],r8
80007a5c:	8f 28       	st.w	r7[0x8],r8
80007a5e:	d8 22       	popm	r4-r7,pc

80007a60 <_vfprintf_r>:
80007a60:	d4 31       	pushm	r0-r7,lr
80007a62:	fa cd 06 bc 	sub	sp,sp,1724
80007a66:	51 09       	stdsp	sp[0x40],r9
80007a68:	16 91       	mov	r1,r11
80007a6a:	14 97       	mov	r7,r10
80007a6c:	18 95       	mov	r5,r12
80007a6e:	e0 a0 1a 1d 	rcall	8000aea8 <_localeconv_r>
80007a72:	78 0c       	ld.w	r12,r12[0x0]
80007a74:	50 cc       	stdsp	sp[0x30],r12
80007a76:	58 05       	cp.w	r5,0
80007a78:	c0 70       	breq	80007a86 <_vfprintf_r+0x26>
80007a7a:	6a 68       	ld.w	r8,r5[0x18]
80007a7c:	58 08       	cp.w	r8,0
80007a7e:	c0 41       	brne	80007a86 <_vfprintf_r+0x26>
80007a80:	0a 9c       	mov	r12,r5
80007a82:	e0 a0 17 3d 	rcall	8000a8fc <__sinit>
80007a86:	fe c8 a5 7a 	sub	r8,pc,-23174
80007a8a:	10 31       	cp.w	r1,r8
80007a8c:	c0 31       	brne	80007a92 <_vfprintf_r+0x32>
80007a8e:	6a 01       	ld.w	r1,r5[0x0]
80007a90:	c0 c8       	rjmp	80007aa8 <_vfprintf_r+0x48>
80007a92:	fe c8 a5 66 	sub	r8,pc,-23194
80007a96:	10 31       	cp.w	r1,r8
80007a98:	c0 31       	brne	80007a9e <_vfprintf_r+0x3e>
80007a9a:	6a 11       	ld.w	r1,r5[0x4]
80007a9c:	c0 68       	rjmp	80007aa8 <_vfprintf_r+0x48>
80007a9e:	fe c8 a5 52 	sub	r8,pc,-23214
80007aa2:	10 31       	cp.w	r1,r8
80007aa4:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80007aa8:	82 68       	ld.sh	r8,r1[0xc]
80007aaa:	ed b8 00 03 	bld	r8,0x3
80007aae:	c0 41       	brne	80007ab6 <_vfprintf_r+0x56>
80007ab0:	62 48       	ld.w	r8,r1[0x10]
80007ab2:	58 08       	cp.w	r8,0
80007ab4:	c0 71       	brne	80007ac2 <_vfprintf_r+0x62>
80007ab6:	02 9b       	mov	r11,r1
80007ab8:	0a 9c       	mov	r12,r5
80007aba:	e0 a0 0f 5d 	rcall	80009974 <__swsetup_r>
80007abe:	e0 81 0f 54 	brne	80009966 <_vfprintf_r+0x1f06>
80007ac2:	82 68       	ld.sh	r8,r1[0xc]
80007ac4:	10 99       	mov	r9,r8
80007ac6:	e2 19 00 1a 	andl	r9,0x1a,COH
80007aca:	58 a9       	cp.w	r9,10
80007acc:	c3 c1       	brne	80007b44 <_vfprintf_r+0xe4>
80007ace:	82 79       	ld.sh	r9,r1[0xe]
80007ad0:	30 0a       	mov	r10,0
80007ad2:	f4 09 19 00 	cp.h	r9,r10
80007ad6:	c3 75       	brlt	80007b44 <_vfprintf_r+0xe4>
80007ad8:	a1 d8       	cbr	r8,0x1
80007ada:	fb 58 05 d0 	st.h	sp[1488],r8
80007ade:	62 88       	ld.w	r8,r1[0x20]
80007ae0:	fb 48 05 e4 	st.w	sp[1508],r8
80007ae4:	62 a8       	ld.w	r8,r1[0x28]
80007ae6:	fb 48 05 ec 	st.w	sp[1516],r8
80007aea:	fa c8 ff bc 	sub	r8,sp,-68
80007aee:	fb 48 05 d4 	st.w	sp[1492],r8
80007af2:	fb 48 05 c4 	st.w	sp[1476],r8
80007af6:	e0 68 04 00 	mov	r8,1024
80007afa:	fb 48 05 d8 	st.w	sp[1496],r8
80007afe:	fb 48 05 cc 	st.w	sp[1484],r8
80007b02:	30 08       	mov	r8,0
80007b04:	fb 59 05 d2 	st.h	sp[1490],r9
80007b08:	0e 9a       	mov	r10,r7
80007b0a:	41 09       	lddsp	r9,sp[0x40]
80007b0c:	fa c7 fa 3c 	sub	r7,sp,-1476
80007b10:	fb 48 05 dc 	st.w	sp[1500],r8
80007b14:	0a 9c       	mov	r12,r5
80007b16:	0e 9b       	mov	r11,r7
80007b18:	ca 4f       	rcall	80007a60 <_vfprintf_r>
80007b1a:	50 bc       	stdsp	sp[0x2c],r12
80007b1c:	c0 95       	brlt	80007b2e <_vfprintf_r+0xce>
80007b1e:	0e 9b       	mov	r11,r7
80007b20:	0a 9c       	mov	r12,r5
80007b22:	e0 a0 16 15 	rcall	8000a74c <_fflush_r>
80007b26:	40 be       	lddsp	lr,sp[0x2c]
80007b28:	f9 be 01 ff 	movne	lr,-1
80007b2c:	50 be       	stdsp	sp[0x2c],lr
80007b2e:	fb 08 05 d0 	ld.sh	r8,sp[1488]
80007b32:	ed b8 00 06 	bld	r8,0x6
80007b36:	e0 81 0f 1a 	brne	8000996a <_vfprintf_r+0x1f0a>
80007b3a:	82 68       	ld.sh	r8,r1[0xc]
80007b3c:	a7 a8       	sbr	r8,0x6
80007b3e:	a2 68       	st.h	r1[0xc],r8
80007b40:	e0 8f 0f 15 	bral	8000996a <_vfprintf_r+0x1f0a>
80007b44:	30 08       	mov	r8,0
80007b46:	fb 48 06 b4 	st.w	sp[1716],r8
80007b4a:	fb 48 06 90 	st.w	sp[1680],r8
80007b4e:	fb 48 06 8c 	st.w	sp[1676],r8
80007b52:	fb 48 06 b0 	st.w	sp[1712],r8
80007b56:	30 08       	mov	r8,0
80007b58:	30 09       	mov	r9,0
80007b5a:	50 a7       	stdsp	sp[0x28],r7
80007b5c:	50 78       	stdsp	sp[0x1c],r8
80007b5e:	fa c3 f9 e0 	sub	r3,sp,-1568
80007b62:	3f f8       	mov	r8,-1
80007b64:	50 59       	stdsp	sp[0x14],r9
80007b66:	fb 43 06 88 	st.w	sp[1672],r3
80007b6a:	fb 48 05 44 	st.w	sp[1348],r8
80007b6e:	12 9c       	mov	r12,r9
80007b70:	50 69       	stdsp	sp[0x18],r9
80007b72:	50 d9       	stdsp	sp[0x34],r9
80007b74:	50 e9       	stdsp	sp[0x38],r9
80007b76:	50 b9       	stdsp	sp[0x2c],r9
80007b78:	12 97       	mov	r7,r9
80007b7a:	0a 94       	mov	r4,r5
80007b7c:	40 a2       	lddsp	r2,sp[0x28]
80007b7e:	32 5a       	mov	r10,37
80007b80:	30 08       	mov	r8,0
80007b82:	c0 28       	rjmp	80007b86 <_vfprintf_r+0x126>
80007b84:	2f f2       	sub	r2,-1
80007b86:	05 89       	ld.ub	r9,r2[0x0]
80007b88:	f0 09 18 00 	cp.b	r9,r8
80007b8c:	5f 1b       	srne	r11
80007b8e:	f4 09 18 00 	cp.b	r9,r10
80007b92:	5f 19       	srne	r9
80007b94:	f3 eb 00 0b 	and	r11,r9,r11
80007b98:	f0 0b 18 00 	cp.b	r11,r8
80007b9c:	cf 41       	brne	80007b84 <_vfprintf_r+0x124>
80007b9e:	40 ab       	lddsp	r11,sp[0x28]
80007ba0:	e4 0b 01 06 	sub	r6,r2,r11
80007ba4:	c1 e0       	breq	80007be0 <_vfprintf_r+0x180>
80007ba6:	fa f8 06 90 	ld.w	r8,sp[1680]
80007baa:	0c 08       	add	r8,r6
80007bac:	87 0b       	st.w	r3[0x0],r11
80007bae:	fb 48 06 90 	st.w	sp[1680],r8
80007bb2:	87 16       	st.w	r3[0x4],r6
80007bb4:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007bb8:	2f f8       	sub	r8,-1
80007bba:	fb 48 06 8c 	st.w	sp[1676],r8
80007bbe:	58 78       	cp.w	r8,7
80007bc0:	e0 89 00 04 	brgt	80007bc8 <_vfprintf_r+0x168>
80007bc4:	2f 83       	sub	r3,-8
80007bc6:	c0 a8       	rjmp	80007bda <_vfprintf_r+0x17a>
80007bc8:	fa ca f9 78 	sub	r10,sp,-1672
80007bcc:	02 9b       	mov	r11,r1
80007bce:	08 9c       	mov	r12,r4
80007bd0:	c3 af       	rcall	80007a44 <__sprint_r>
80007bd2:	e0 81 0e c6 	brne	8000995e <_vfprintf_r+0x1efe>
80007bd6:	fa c3 f9 e0 	sub	r3,sp,-1568
80007bda:	40 ba       	lddsp	r10,sp[0x2c]
80007bdc:	0c 0a       	add	r10,r6
80007bde:	50 ba       	stdsp	sp[0x2c],r10
80007be0:	05 89       	ld.ub	r9,r2[0x0]
80007be2:	30 08       	mov	r8,0
80007be4:	f0 09 18 00 	cp.b	r9,r8
80007be8:	e0 80 0e aa 	breq	8000993c <_vfprintf_r+0x1edc>
80007bec:	30 09       	mov	r9,0
80007bee:	fb 68 06 bb 	st.b	sp[1723],r8
80007bf2:	0e 96       	mov	r6,r7
80007bf4:	e4 c8 ff ff 	sub	r8,r2,-1
80007bf8:	3f fe       	mov	lr,-1
80007bfa:	50 93       	stdsp	sp[0x24],r3
80007bfc:	50 41       	stdsp	sp[0x10],r1
80007bfe:	0e 93       	mov	r3,r7
80007c00:	04 91       	mov	r1,r2
80007c02:	50 89       	stdsp	sp[0x20],r9
80007c04:	50 a8       	stdsp	sp[0x28],r8
80007c06:	50 2e       	stdsp	sp[0x8],lr
80007c08:	50 39       	stdsp	sp[0xc],r9
80007c0a:	12 95       	mov	r5,r9
80007c0c:	12 90       	mov	r0,r9
80007c0e:	10 97       	mov	r7,r8
80007c10:	08 92       	mov	r2,r4
80007c12:	c0 78       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007c14:	3f fc       	mov	r12,-1
80007c16:	08 97       	mov	r7,r4
80007c18:	50 2c       	stdsp	sp[0x8],r12
80007c1a:	c0 38       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007c1c:	30 0b       	mov	r11,0
80007c1e:	50 3b       	stdsp	sp[0xc],r11
80007c20:	0f 38       	ld.ub	r8,r7++
80007c22:	c0 28       	rjmp	80007c26 <_vfprintf_r+0x1c6>
80007c24:	12 90       	mov	r0,r9
80007c26:	f0 c9 00 20 	sub	r9,r8,32
80007c2a:	e0 49 00 58 	cp.w	r9,88
80007c2e:	e0 8b 0a 30 	brhi	8000908e <_vfprintf_r+0x162e>
80007c32:	fe ca aa ce 	sub	r10,pc,-21810
80007c36:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80007c3a:	50 a7       	stdsp	sp[0x28],r7
80007c3c:	50 80       	stdsp	sp[0x20],r0
80007c3e:	0c 97       	mov	r7,r6
80007c40:	04 94       	mov	r4,r2
80007c42:	06 96       	mov	r6,r3
80007c44:	02 92       	mov	r2,r1
80007c46:	fe c9 a8 a6 	sub	r9,pc,-22362
80007c4a:	40 93       	lddsp	r3,sp[0x24]
80007c4c:	10 90       	mov	r0,r8
80007c4e:	40 41       	lddsp	r1,sp[0x10]
80007c50:	50 d9       	stdsp	sp[0x34],r9
80007c52:	e0 8f 08 8e 	bral	80008d6e <_vfprintf_r+0x130e>
80007c56:	30 08       	mov	r8,0
80007c58:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80007c5c:	f0 09 18 00 	cp.b	r9,r8
80007c60:	ce 01       	brne	80007c20 <_vfprintf_r+0x1c0>
80007c62:	32 08       	mov	r8,32
80007c64:	c6 e8       	rjmp	80007d40 <_vfprintf_r+0x2e0>
80007c66:	a1 a5       	sbr	r5,0x0
80007c68:	cd cb       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007c6a:	0f 89       	ld.ub	r9,r7[0x0]
80007c6c:	f2 c8 00 30 	sub	r8,r9,48
80007c70:	58 98       	cp.w	r8,9
80007c72:	e0 8b 00 1d 	brhi	80007cac <_vfprintf_r+0x24c>
80007c76:	ee c8 ff ff 	sub	r8,r7,-1
80007c7a:	30 0b       	mov	r11,0
80007c7c:	23 09       	sub	r9,48
80007c7e:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80007c82:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80007c86:	11 39       	ld.ub	r9,r8++
80007c88:	f2 ca 00 30 	sub	r10,r9,48
80007c8c:	58 9a       	cp.w	r10,9
80007c8e:	fe 98 ff f7 	brls	80007c7c <_vfprintf_r+0x21c>
80007c92:	e0 49 00 24 	cp.w	r9,36
80007c96:	cc 31       	brne	80007c1c <_vfprintf_r+0x1bc>
80007c98:	e0 4b 00 20 	cp.w	r11,32
80007c9c:	e0 89 0e 60 	brgt	8000995c <_vfprintf_r+0x1efc>
80007ca0:	20 1b       	sub	r11,1
80007ca2:	fa f9 06 b4 	ld.w	r9,sp[1716]
80007ca6:	12 3b       	cp.w	r11,r9
80007ca8:	c0 95       	brlt	80007cba <_vfprintf_r+0x25a>
80007caa:	c1 08       	rjmp	80007cca <_vfprintf_r+0x26a>
80007cac:	fa f9 06 b4 	ld.w	r9,sp[1716]
80007cb0:	ec ca ff ff 	sub	r10,r6,-1
80007cb4:	12 36       	cp.w	r6,r9
80007cb6:	c1 f5       	brlt	80007cf4 <_vfprintf_r+0x294>
80007cb8:	c2 68       	rjmp	80007d04 <_vfprintf_r+0x2a4>
80007cba:	fa ce f9 44 	sub	lr,sp,-1724
80007cbe:	10 97       	mov	r7,r8
80007cc0:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80007cc4:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80007cc8:	c3 58       	rjmp	80007d32 <_vfprintf_r+0x2d2>
80007cca:	10 97       	mov	r7,r8
80007ccc:	fa c8 f9 50 	sub	r8,sp,-1712
80007cd0:	1a d8       	st.w	--sp,r8
80007cd2:	fa c8 fa b8 	sub	r8,sp,-1352
80007cd6:	1a d8       	st.w	--sp,r8
80007cd8:	fa c8 fb b4 	sub	r8,sp,-1100
80007cdc:	02 9a       	mov	r10,r1
80007cde:	1a d8       	st.w	--sp,r8
80007ce0:	04 9c       	mov	r12,r2
80007ce2:	fa c8 f9 40 	sub	r8,sp,-1728
80007ce6:	fa c9 ff b4 	sub	r9,sp,-76
80007cea:	fe b0 fd 23 	rcall	80007730 <get_arg>
80007cee:	2f dd       	sub	sp,-12
80007cf0:	78 00       	ld.w	r0,r12[0x0]
80007cf2:	c2 08       	rjmp	80007d32 <_vfprintf_r+0x2d2>
80007cf4:	fa cc f9 44 	sub	r12,sp,-1724
80007cf8:	14 96       	mov	r6,r10
80007cfa:	f8 03 00 38 	add	r8,r12,r3<<0x3
80007cfe:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80007d02:	c1 88       	rjmp	80007d32 <_vfprintf_r+0x2d2>
80007d04:	41 08       	lddsp	r8,sp[0x40]
80007d06:	59 f9       	cp.w	r9,31
80007d08:	e0 89 00 11 	brgt	80007d2a <_vfprintf_r+0x2ca>
80007d0c:	f0 cb ff fc 	sub	r11,r8,-4
80007d10:	51 0b       	stdsp	sp[0x40],r11
80007d12:	70 00       	ld.w	r0,r8[0x0]
80007d14:	fa cb f9 44 	sub	r11,sp,-1724
80007d18:	f6 09 00 38 	add	r8,r11,r9<<0x3
80007d1c:	f1 40 fd 88 	st.w	r8[-632],r0
80007d20:	2f f9       	sub	r9,-1
80007d22:	14 96       	mov	r6,r10
80007d24:	fb 49 06 b4 	st.w	sp[1716],r9
80007d28:	c0 58       	rjmp	80007d32 <_vfprintf_r+0x2d2>
80007d2a:	70 00       	ld.w	r0,r8[0x0]
80007d2c:	14 96       	mov	r6,r10
80007d2e:	2f c8       	sub	r8,-4
80007d30:	51 08       	stdsp	sp[0x40],r8
80007d32:	58 00       	cp.w	r0,0
80007d34:	fe 94 ff 76 	brge	80007c20 <_vfprintf_r+0x1c0>
80007d38:	5c 30       	neg	r0
80007d3a:	a3 a5       	sbr	r5,0x2
80007d3c:	c7 2b       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007d3e:	32 b8       	mov	r8,43
80007d40:	fb 68 06 bb 	st.b	sp[1723],r8
80007d44:	c6 eb       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007d46:	0f 38       	ld.ub	r8,r7++
80007d48:	e0 48 00 2a 	cp.w	r8,42
80007d4c:	c0 30       	breq	80007d52 <_vfprintf_r+0x2f2>
80007d4e:	30 09       	mov	r9,0
80007d50:	c7 98       	rjmp	80007e42 <_vfprintf_r+0x3e2>
80007d52:	0f 88       	ld.ub	r8,r7[0x0]
80007d54:	f0 c9 00 30 	sub	r9,r8,48
80007d58:	58 99       	cp.w	r9,9
80007d5a:	e0 8b 00 1f 	brhi	80007d98 <_vfprintf_r+0x338>
80007d5e:	ee c4 ff ff 	sub	r4,r7,-1
80007d62:	30 0b       	mov	r11,0
80007d64:	23 08       	sub	r8,48
80007d66:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80007d6a:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80007d6e:	09 38       	ld.ub	r8,r4++
80007d70:	f0 c9 00 30 	sub	r9,r8,48
80007d74:	58 99       	cp.w	r9,9
80007d76:	fe 98 ff f7 	brls	80007d64 <_vfprintf_r+0x304>
80007d7a:	e0 48 00 24 	cp.w	r8,36
80007d7e:	fe 91 ff 4f 	brne	80007c1c <_vfprintf_r+0x1bc>
80007d82:	e0 4b 00 20 	cp.w	r11,32
80007d86:	e0 89 0d eb 	brgt	8000995c <_vfprintf_r+0x1efc>
80007d8a:	20 1b       	sub	r11,1
80007d8c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007d90:	10 3b       	cp.w	r11,r8
80007d92:	c0 a5       	brlt	80007da6 <_vfprintf_r+0x346>
80007d94:	c1 18       	rjmp	80007db6 <_vfprintf_r+0x356>
80007d96:	d7 03       	nop
80007d98:	fa fa 06 b4 	ld.w	r10,sp[1716]
80007d9c:	ec c9 ff ff 	sub	r9,r6,-1
80007da0:	14 36       	cp.w	r6,r10
80007da2:	c1 f5       	brlt	80007de0 <_vfprintf_r+0x380>
80007da4:	c2 88       	rjmp	80007df4 <_vfprintf_r+0x394>
80007da6:	fa ca f9 44 	sub	r10,sp,-1724
80007daa:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80007dae:	f6 fb fd 88 	ld.w	r11,r11[-632]
80007db2:	50 2b       	stdsp	sp[0x8],r11
80007db4:	c3 c8       	rjmp	80007e2c <_vfprintf_r+0x3cc>
80007db6:	fa c8 f9 50 	sub	r8,sp,-1712
80007dba:	1a d8       	st.w	--sp,r8
80007dbc:	fa c8 fa b8 	sub	r8,sp,-1352
80007dc0:	1a d8       	st.w	--sp,r8
80007dc2:	fa c8 fb b4 	sub	r8,sp,-1100
80007dc6:	02 9a       	mov	r10,r1
80007dc8:	1a d8       	st.w	--sp,r8
80007dca:	04 9c       	mov	r12,r2
80007dcc:	fa c8 f9 40 	sub	r8,sp,-1728
80007dd0:	fa c9 ff b4 	sub	r9,sp,-76
80007dd4:	fe b0 fc ae 	rcall	80007730 <get_arg>
80007dd8:	2f dd       	sub	sp,-12
80007dda:	78 0c       	ld.w	r12,r12[0x0]
80007ddc:	50 2c       	stdsp	sp[0x8],r12
80007dde:	c2 78       	rjmp	80007e2c <_vfprintf_r+0x3cc>
80007de0:	12 96       	mov	r6,r9
80007de2:	0e 94       	mov	r4,r7
80007de4:	fa c9 f9 44 	sub	r9,sp,-1724
80007de8:	f2 03 00 38 	add	r8,r9,r3<<0x3
80007dec:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80007df0:	50 28       	stdsp	sp[0x8],r8
80007df2:	c1 d8       	rjmp	80007e2c <_vfprintf_r+0x3cc>
80007df4:	41 08       	lddsp	r8,sp[0x40]
80007df6:	59 fa       	cp.w	r10,31
80007df8:	e0 89 00 14 	brgt	80007e20 <_vfprintf_r+0x3c0>
80007dfc:	f0 cb ff fc 	sub	r11,r8,-4
80007e00:	70 08       	ld.w	r8,r8[0x0]
80007e02:	51 0b       	stdsp	sp[0x40],r11
80007e04:	50 28       	stdsp	sp[0x8],r8
80007e06:	fa c6 f9 44 	sub	r6,sp,-1724
80007e0a:	40 2e       	lddsp	lr,sp[0x8]
80007e0c:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80007e10:	f1 4e fd 88 	st.w	r8[-632],lr
80007e14:	2f fa       	sub	r10,-1
80007e16:	0e 94       	mov	r4,r7
80007e18:	fb 4a 06 b4 	st.w	sp[1716],r10
80007e1c:	12 96       	mov	r6,r9
80007e1e:	c0 78       	rjmp	80007e2c <_vfprintf_r+0x3cc>
80007e20:	70 0c       	ld.w	r12,r8[0x0]
80007e22:	0e 94       	mov	r4,r7
80007e24:	2f c8       	sub	r8,-4
80007e26:	50 2c       	stdsp	sp[0x8],r12
80007e28:	12 96       	mov	r6,r9
80007e2a:	51 08       	stdsp	sp[0x40],r8
80007e2c:	40 2b       	lddsp	r11,sp[0x8]
80007e2e:	58 0b       	cp.w	r11,0
80007e30:	fe 95 fe f2 	brlt	80007c14 <_vfprintf_r+0x1b4>
80007e34:	08 97       	mov	r7,r4
80007e36:	cf 5a       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007e38:	f2 09 00 29 	add	r9,r9,r9<<0x2
80007e3c:	0f 38       	ld.ub	r8,r7++
80007e3e:	f4 09 00 19 	add	r9,r10,r9<<0x1
80007e42:	f0 ca 00 30 	sub	r10,r8,48
80007e46:	58 9a       	cp.w	r10,9
80007e48:	fe 98 ff f8 	brls	80007e38 <_vfprintf_r+0x3d8>
80007e4c:	3f fa       	mov	r10,-1
80007e4e:	f2 0a 0c 49 	max	r9,r9,r10
80007e52:	50 29       	stdsp	sp[0x8],r9
80007e54:	ce 9a       	rjmp	80007c26 <_vfprintf_r+0x1c6>
80007e56:	a7 b5       	sbr	r5,0x7
80007e58:	ce 4a       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007e5a:	30 09       	mov	r9,0
80007e5c:	23 08       	sub	r8,48
80007e5e:	f2 09 00 29 	add	r9,r9,r9<<0x2
80007e62:	f0 09 00 19 	add	r9,r8,r9<<0x1
80007e66:	0f 38       	ld.ub	r8,r7++
80007e68:	f0 ca 00 30 	sub	r10,r8,48
80007e6c:	58 9a       	cp.w	r10,9
80007e6e:	fe 98 ff f7 	brls	80007e5c <_vfprintf_r+0x3fc>
80007e72:	e0 48 00 24 	cp.w	r8,36
80007e76:	fe 91 fe d7 	brne	80007c24 <_vfprintf_r+0x1c4>
80007e7a:	e0 49 00 20 	cp.w	r9,32
80007e7e:	e0 89 0d 6f 	brgt	8000995c <_vfprintf_r+0x1efc>
80007e82:	f2 c3 00 01 	sub	r3,r9,1
80007e86:	30 19       	mov	r9,1
80007e88:	50 39       	stdsp	sp[0xc],r9
80007e8a:	cc ba       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007e8c:	a3 b5       	sbr	r5,0x3
80007e8e:	cc 9a       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007e90:	a7 a5       	sbr	r5,0x6
80007e92:	cc 7a       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007e94:	0a 98       	mov	r8,r5
80007e96:	a5 b5       	sbr	r5,0x5
80007e98:	a5 a8       	sbr	r8,0x4
80007e9a:	0f 89       	ld.ub	r9,r7[0x0]
80007e9c:	36 ce       	mov	lr,108
80007e9e:	fc 09 18 00 	cp.b	r9,lr
80007ea2:	f7 b7 00 ff 	subeq	r7,-1
80007ea6:	f0 05 17 10 	movne	r5,r8
80007eaa:	cb ba       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007eac:	a5 b5       	sbr	r5,0x5
80007eae:	cb 9a       	rjmp	80007c20 <_vfprintf_r+0x1c0>
80007eb0:	50 a7       	stdsp	sp[0x28],r7
80007eb2:	50 80       	stdsp	sp[0x20],r0
80007eb4:	0c 97       	mov	r7,r6
80007eb6:	10 90       	mov	r0,r8
80007eb8:	06 96       	mov	r6,r3
80007eba:	04 94       	mov	r4,r2
80007ebc:	40 93       	lddsp	r3,sp[0x24]
80007ebe:	02 92       	mov	r2,r1
80007ec0:	0e 99       	mov	r9,r7
80007ec2:	40 41       	lddsp	r1,sp[0x10]
80007ec4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007ec8:	40 3c       	lddsp	r12,sp[0xc]
80007eca:	58 0c       	cp.w	r12,0
80007ecc:	c1 d0       	breq	80007f06 <_vfprintf_r+0x4a6>
80007ece:	10 36       	cp.w	r6,r8
80007ed0:	c0 64       	brge	80007edc <_vfprintf_r+0x47c>
80007ed2:	fa cb f9 44 	sub	r11,sp,-1724
80007ed6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007eda:	c1 d8       	rjmp	80007f14 <_vfprintf_r+0x4b4>
80007edc:	fa c8 f9 50 	sub	r8,sp,-1712
80007ee0:	1a d8       	st.w	--sp,r8
80007ee2:	fa c8 fa b8 	sub	r8,sp,-1352
80007ee6:	1a d8       	st.w	--sp,r8
80007ee8:	fa c8 fb b4 	sub	r8,sp,-1100
80007eec:	1a d8       	st.w	--sp,r8
80007eee:	fa c8 f9 40 	sub	r8,sp,-1728
80007ef2:	fa c9 ff b4 	sub	r9,sp,-76
80007ef6:	04 9a       	mov	r10,r2
80007ef8:	0c 9b       	mov	r11,r6
80007efa:	08 9c       	mov	r12,r4
80007efc:	fe b0 fc 1a 	rcall	80007730 <get_arg>
80007f00:	2f dd       	sub	sp,-12
80007f02:	19 b8       	ld.ub	r8,r12[0x3]
80007f04:	c2 28       	rjmp	80007f48 <_vfprintf_r+0x4e8>
80007f06:	2f f7       	sub	r7,-1
80007f08:	10 39       	cp.w	r9,r8
80007f0a:	c0 84       	brge	80007f1a <_vfprintf_r+0x4ba>
80007f0c:	fa ca f9 44 	sub	r10,sp,-1724
80007f10:	f4 06 00 36 	add	r6,r10,r6<<0x3
80007f14:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80007f18:	c1 88       	rjmp	80007f48 <_vfprintf_r+0x4e8>
80007f1a:	41 09       	lddsp	r9,sp[0x40]
80007f1c:	59 f8       	cp.w	r8,31
80007f1e:	e0 89 00 12 	brgt	80007f42 <_vfprintf_r+0x4e2>
80007f22:	f2 ca ff fc 	sub	r10,r9,-4
80007f26:	51 0a       	stdsp	sp[0x40],r10
80007f28:	72 09       	ld.w	r9,r9[0x0]
80007f2a:	fa c6 f9 44 	sub	r6,sp,-1724
80007f2e:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80007f32:	2f f8       	sub	r8,-1
80007f34:	f5 49 fd 88 	st.w	r10[-632],r9
80007f38:	fb 48 06 b4 	st.w	sp[1716],r8
80007f3c:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80007f40:	c0 48       	rjmp	80007f48 <_vfprintf_r+0x4e8>
80007f42:	13 b8       	ld.ub	r8,r9[0x3]
80007f44:	2f c9       	sub	r9,-4
80007f46:	51 09       	stdsp	sp[0x40],r9
80007f48:	fb 68 06 60 	st.b	sp[1632],r8
80007f4c:	30 0e       	mov	lr,0
80007f4e:	30 08       	mov	r8,0
80007f50:	30 12       	mov	r2,1
80007f52:	fb 68 06 bb 	st.b	sp[1723],r8
80007f56:	50 2e       	stdsp	sp[0x8],lr
80007f58:	e0 8f 08 ad 	bral	800090b2 <_vfprintf_r+0x1652>
80007f5c:	50 a7       	stdsp	sp[0x28],r7
80007f5e:	50 80       	stdsp	sp[0x20],r0
80007f60:	0c 97       	mov	r7,r6
80007f62:	04 94       	mov	r4,r2
80007f64:	06 96       	mov	r6,r3
80007f66:	02 92       	mov	r2,r1
80007f68:	40 93       	lddsp	r3,sp[0x24]
80007f6a:	10 90       	mov	r0,r8
80007f6c:	40 41       	lddsp	r1,sp[0x10]
80007f6e:	a5 a5       	sbr	r5,0x4
80007f70:	c0 a8       	rjmp	80007f84 <_vfprintf_r+0x524>
80007f72:	50 a7       	stdsp	sp[0x28],r7
80007f74:	50 80       	stdsp	sp[0x20],r0
80007f76:	0c 97       	mov	r7,r6
80007f78:	04 94       	mov	r4,r2
80007f7a:	06 96       	mov	r6,r3
80007f7c:	02 92       	mov	r2,r1
80007f7e:	40 93       	lddsp	r3,sp[0x24]
80007f80:	10 90       	mov	r0,r8
80007f82:	40 41       	lddsp	r1,sp[0x10]
80007f84:	ed b5 00 05 	bld	r5,0x5
80007f88:	c5 11       	brne	8000802a <_vfprintf_r+0x5ca>
80007f8a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007f8e:	40 3c       	lddsp	r12,sp[0xc]
80007f90:	58 0c       	cp.w	r12,0
80007f92:	c1 e0       	breq	80007fce <_vfprintf_r+0x56e>
80007f94:	10 36       	cp.w	r6,r8
80007f96:	c0 64       	brge	80007fa2 <_vfprintf_r+0x542>
80007f98:	fa cb f9 44 	sub	r11,sp,-1724
80007f9c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007fa0:	c2 08       	rjmp	80007fe0 <_vfprintf_r+0x580>
80007fa2:	fa c8 f9 50 	sub	r8,sp,-1712
80007fa6:	1a d8       	st.w	--sp,r8
80007fa8:	fa c8 fa b8 	sub	r8,sp,-1352
80007fac:	0c 9b       	mov	r11,r6
80007fae:	1a d8       	st.w	--sp,r8
80007fb0:	fa c8 fb b4 	sub	r8,sp,-1100
80007fb4:	1a d8       	st.w	--sp,r8
80007fb6:	fa c9 ff b4 	sub	r9,sp,-76
80007fba:	fa c8 f9 40 	sub	r8,sp,-1728
80007fbe:	04 9a       	mov	r10,r2
80007fc0:	08 9c       	mov	r12,r4
80007fc2:	fe b0 fb b7 	rcall	80007730 <get_arg>
80007fc6:	2f dd       	sub	sp,-12
80007fc8:	78 1b       	ld.w	r11,r12[0x4]
80007fca:	78 09       	ld.w	r9,r12[0x0]
80007fcc:	c2 b8       	rjmp	80008022 <_vfprintf_r+0x5c2>
80007fce:	ee ca ff ff 	sub	r10,r7,-1
80007fd2:	10 37       	cp.w	r7,r8
80007fd4:	c0 b4       	brge	80007fea <_vfprintf_r+0x58a>
80007fd6:	fa c9 f9 44 	sub	r9,sp,-1724
80007fda:	14 97       	mov	r7,r10
80007fdc:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007fe0:	ec fb fd 8c 	ld.w	r11,r6[-628]
80007fe4:	ec f9 fd 88 	ld.w	r9,r6[-632]
80007fe8:	c1 d8       	rjmp	80008022 <_vfprintf_r+0x5c2>
80007fea:	41 09       	lddsp	r9,sp[0x40]
80007fec:	59 f8       	cp.w	r8,31
80007fee:	e0 89 00 14 	brgt	80008016 <_vfprintf_r+0x5b6>
80007ff2:	f2 cb ff f8 	sub	r11,r9,-8
80007ff6:	51 0b       	stdsp	sp[0x40],r11
80007ff8:	fa c6 f9 44 	sub	r6,sp,-1724
80007ffc:	72 1b       	ld.w	r11,r9[0x4]
80007ffe:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80008002:	72 09       	ld.w	r9,r9[0x0]
80008004:	f9 4b fd 8c 	st.w	r12[-628],r11
80008008:	f9 49 fd 88 	st.w	r12[-632],r9
8000800c:	2f f8       	sub	r8,-1
8000800e:	14 97       	mov	r7,r10
80008010:	fb 48 06 b4 	st.w	sp[1716],r8
80008014:	c0 78       	rjmp	80008022 <_vfprintf_r+0x5c2>
80008016:	f2 c8 ff f8 	sub	r8,r9,-8
8000801a:	72 1b       	ld.w	r11,r9[0x4]
8000801c:	14 97       	mov	r7,r10
8000801e:	51 08       	stdsp	sp[0x40],r8
80008020:	72 09       	ld.w	r9,r9[0x0]
80008022:	16 98       	mov	r8,r11
80008024:	fa e9 00 00 	st.d	sp[0],r8
80008028:	ca e8       	rjmp	80008184 <_vfprintf_r+0x724>
8000802a:	ed b5 00 04 	bld	r5,0x4
8000802e:	c1 71       	brne	8000805c <_vfprintf_r+0x5fc>
80008030:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008034:	40 3e       	lddsp	lr,sp[0xc]
80008036:	58 0e       	cp.w	lr,0
80008038:	c0 80       	breq	80008048 <_vfprintf_r+0x5e8>
8000803a:	10 36       	cp.w	r6,r8
8000803c:	c6 94       	brge	8000810e <_vfprintf_r+0x6ae>
8000803e:	fa cc f9 44 	sub	r12,sp,-1724
80008042:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008046:	c8 28       	rjmp	8000814a <_vfprintf_r+0x6ea>
80008048:	ee ca ff ff 	sub	r10,r7,-1
8000804c:	10 37       	cp.w	r7,r8
8000804e:	e0 84 00 81 	brge	80008150 <_vfprintf_r+0x6f0>
80008052:	fa cb f9 44 	sub	r11,sp,-1724
80008056:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000805a:	c7 78       	rjmp	80008148 <_vfprintf_r+0x6e8>
8000805c:	ed b5 00 06 	bld	r5,0x6
80008060:	c4 b1       	brne	800080f6 <_vfprintf_r+0x696>
80008062:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008066:	40 3c       	lddsp	r12,sp[0xc]
80008068:	58 0c       	cp.w	r12,0
8000806a:	c1 d0       	breq	800080a4 <_vfprintf_r+0x644>
8000806c:	10 36       	cp.w	r6,r8
8000806e:	c0 64       	brge	8000807a <_vfprintf_r+0x61a>
80008070:	fa cb f9 44 	sub	r11,sp,-1724
80008074:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008078:	c1 f8       	rjmp	800080b6 <_vfprintf_r+0x656>
8000807a:	fa c8 f9 50 	sub	r8,sp,-1712
8000807e:	1a d8       	st.w	--sp,r8
80008080:	fa c8 fa b8 	sub	r8,sp,-1352
80008084:	1a d8       	st.w	--sp,r8
80008086:	fa c8 fb b4 	sub	r8,sp,-1100
8000808a:	1a d8       	st.w	--sp,r8
8000808c:	fa c8 f9 40 	sub	r8,sp,-1728
80008090:	fa c9 ff b4 	sub	r9,sp,-76
80008094:	04 9a       	mov	r10,r2
80008096:	0c 9b       	mov	r11,r6
80008098:	08 9c       	mov	r12,r4
8000809a:	fe b0 fb 4b 	rcall	80007730 <get_arg>
8000809e:	2f dd       	sub	sp,-12
800080a0:	98 18       	ld.sh	r8,r12[0x2]
800080a2:	c2 68       	rjmp	800080ee <_vfprintf_r+0x68e>
800080a4:	ee ca ff ff 	sub	r10,r7,-1
800080a8:	10 37       	cp.w	r7,r8
800080aa:	c0 94       	brge	800080bc <_vfprintf_r+0x65c>
800080ac:	fa c9 f9 44 	sub	r9,sp,-1724
800080b0:	14 97       	mov	r7,r10
800080b2:	f2 06 00 36 	add	r6,r9,r6<<0x3
800080b6:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800080ba:	c1 a8       	rjmp	800080ee <_vfprintf_r+0x68e>
800080bc:	41 09       	lddsp	r9,sp[0x40]
800080be:	59 f8       	cp.w	r8,31
800080c0:	e0 89 00 13 	brgt	800080e6 <_vfprintf_r+0x686>
800080c4:	f2 cb ff fc 	sub	r11,r9,-4
800080c8:	51 0b       	stdsp	sp[0x40],r11
800080ca:	72 09       	ld.w	r9,r9[0x0]
800080cc:	fa c6 f9 44 	sub	r6,sp,-1724
800080d0:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800080d4:	2f f8       	sub	r8,-1
800080d6:	f7 49 fd 88 	st.w	r11[-632],r9
800080da:	fb 48 06 b4 	st.w	sp[1716],r8
800080de:	14 97       	mov	r7,r10
800080e0:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800080e4:	c0 58       	rjmp	800080ee <_vfprintf_r+0x68e>
800080e6:	92 18       	ld.sh	r8,r9[0x2]
800080e8:	14 97       	mov	r7,r10
800080ea:	2f c9       	sub	r9,-4
800080ec:	51 09       	stdsp	sp[0x40],r9
800080ee:	50 18       	stdsp	sp[0x4],r8
800080f0:	bf 58       	asr	r8,0x1f
800080f2:	50 08       	stdsp	sp[0x0],r8
800080f4:	c4 88       	rjmp	80008184 <_vfprintf_r+0x724>
800080f6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800080fa:	40 3c       	lddsp	r12,sp[0xc]
800080fc:	58 0c       	cp.w	r12,0
800080fe:	c1 d0       	breq	80008138 <_vfprintf_r+0x6d8>
80008100:	10 36       	cp.w	r6,r8
80008102:	c0 64       	brge	8000810e <_vfprintf_r+0x6ae>
80008104:	fa cb f9 44 	sub	r11,sp,-1724
80008108:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000810c:	c1 f8       	rjmp	8000814a <_vfprintf_r+0x6ea>
8000810e:	fa c8 f9 50 	sub	r8,sp,-1712
80008112:	1a d8       	st.w	--sp,r8
80008114:	fa c8 fa b8 	sub	r8,sp,-1352
80008118:	0c 9b       	mov	r11,r6
8000811a:	1a d8       	st.w	--sp,r8
8000811c:	fa c8 fb b4 	sub	r8,sp,-1100
80008120:	04 9a       	mov	r10,r2
80008122:	1a d8       	st.w	--sp,r8
80008124:	08 9c       	mov	r12,r4
80008126:	fa c8 f9 40 	sub	r8,sp,-1728
8000812a:	fa c9 ff b4 	sub	r9,sp,-76
8000812e:	fe b0 fb 01 	rcall	80007730 <get_arg>
80008132:	2f dd       	sub	sp,-12
80008134:	78 0b       	ld.w	r11,r12[0x0]
80008136:	c2 48       	rjmp	8000817e <_vfprintf_r+0x71e>
80008138:	ee ca ff ff 	sub	r10,r7,-1
8000813c:	10 37       	cp.w	r7,r8
8000813e:	c0 94       	brge	80008150 <_vfprintf_r+0x6f0>
80008140:	fa c9 f9 44 	sub	r9,sp,-1724
80008144:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008148:	14 97       	mov	r7,r10
8000814a:	ec fb fd 88 	ld.w	r11,r6[-632]
8000814e:	c1 88       	rjmp	8000817e <_vfprintf_r+0x71e>
80008150:	41 09       	lddsp	r9,sp[0x40]
80008152:	59 f8       	cp.w	r8,31
80008154:	e0 89 00 11 	brgt	80008176 <_vfprintf_r+0x716>
80008158:	f2 cb ff fc 	sub	r11,r9,-4
8000815c:	51 0b       	stdsp	sp[0x40],r11
8000815e:	fa c6 f9 44 	sub	r6,sp,-1724
80008162:	72 0b       	ld.w	r11,r9[0x0]
80008164:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008168:	f3 4b fd 88 	st.w	r9[-632],r11
8000816c:	2f f8       	sub	r8,-1
8000816e:	14 97       	mov	r7,r10
80008170:	fb 48 06 b4 	st.w	sp[1716],r8
80008174:	c0 58       	rjmp	8000817e <_vfprintf_r+0x71e>
80008176:	72 0b       	ld.w	r11,r9[0x0]
80008178:	14 97       	mov	r7,r10
8000817a:	2f c9       	sub	r9,-4
8000817c:	51 09       	stdsp	sp[0x40],r9
8000817e:	50 1b       	stdsp	sp[0x4],r11
80008180:	bf 5b       	asr	r11,0x1f
80008182:	50 0b       	stdsp	sp[0x0],r11
80008184:	fa ea 00 00 	ld.d	r10,sp[0]
80008188:	58 0a       	cp.w	r10,0
8000818a:	5c 2b       	cpc	r11
8000818c:	c0 e4       	brge	800081a8 <_vfprintf_r+0x748>
8000818e:	30 08       	mov	r8,0
80008190:	fa ea 00 00 	ld.d	r10,sp[0]
80008194:	30 09       	mov	r9,0
80008196:	f0 0a 01 0a 	sub	r10,r8,r10
8000819a:	f2 0b 01 4b 	sbc	r11,r9,r11
8000819e:	32 d8       	mov	r8,45
800081a0:	fa eb 00 00 	st.d	sp[0],r10
800081a4:	fb 68 06 bb 	st.b	sp[1723],r8
800081a8:	30 18       	mov	r8,1
800081aa:	e0 8f 06 fa 	bral	80008f9e <_vfprintf_r+0x153e>
800081ae:	50 a7       	stdsp	sp[0x28],r7
800081b0:	50 80       	stdsp	sp[0x20],r0
800081b2:	0c 97       	mov	r7,r6
800081b4:	04 94       	mov	r4,r2
800081b6:	06 96       	mov	r6,r3
800081b8:	02 92       	mov	r2,r1
800081ba:	40 93       	lddsp	r3,sp[0x24]
800081bc:	10 90       	mov	r0,r8
800081be:	40 41       	lddsp	r1,sp[0x10]
800081c0:	0e 99       	mov	r9,r7
800081c2:	ed b5 00 03 	bld	r5,0x3
800081c6:	c4 11       	brne	80008248 <_vfprintf_r+0x7e8>
800081c8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800081cc:	40 3a       	lddsp	r10,sp[0xc]
800081ce:	58 0a       	cp.w	r10,0
800081d0:	c1 90       	breq	80008202 <_vfprintf_r+0x7a2>
800081d2:	10 36       	cp.w	r6,r8
800081d4:	c6 45       	brlt	8000829c <_vfprintf_r+0x83c>
800081d6:	fa c8 f9 50 	sub	r8,sp,-1712
800081da:	1a d8       	st.w	--sp,r8
800081dc:	fa c8 fa b8 	sub	r8,sp,-1352
800081e0:	1a d8       	st.w	--sp,r8
800081e2:	fa c8 fb b4 	sub	r8,sp,-1100
800081e6:	0c 9b       	mov	r11,r6
800081e8:	1a d8       	st.w	--sp,r8
800081ea:	04 9a       	mov	r10,r2
800081ec:	fa c8 f9 40 	sub	r8,sp,-1728
800081f0:	fa c9 ff b4 	sub	r9,sp,-76
800081f4:	08 9c       	mov	r12,r4
800081f6:	fe b0 fa 9d 	rcall	80007730 <get_arg>
800081fa:	2f dd       	sub	sp,-12
800081fc:	78 16       	ld.w	r6,r12[0x4]
800081fe:	50 76       	stdsp	sp[0x1c],r6
80008200:	c4 88       	rjmp	80008290 <_vfprintf_r+0x830>
80008202:	2f f7       	sub	r7,-1
80008204:	10 39       	cp.w	r9,r8
80008206:	c0 c4       	brge	8000821e <_vfprintf_r+0x7be>
80008208:	fa ce f9 44 	sub	lr,sp,-1724
8000820c:	fc 06 00 36 	add	r6,lr,r6<<0x3
80008210:	ec fc fd 8c 	ld.w	r12,r6[-628]
80008214:	50 7c       	stdsp	sp[0x1c],r12
80008216:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000821a:	50 56       	stdsp	sp[0x14],r6
8000821c:	c6 68       	rjmp	800082e8 <_vfprintf_r+0x888>
8000821e:	41 09       	lddsp	r9,sp[0x40]
80008220:	59 f8       	cp.w	r8,31
80008222:	e0 89 00 10 	brgt	80008242 <_vfprintf_r+0x7e2>
80008226:	f2 ca ff f8 	sub	r10,r9,-8
8000822a:	72 1b       	ld.w	r11,r9[0x4]
8000822c:	51 0a       	stdsp	sp[0x40],r10
8000822e:	72 09       	ld.w	r9,r9[0x0]
80008230:	fa ca f9 44 	sub	r10,sp,-1724
80008234:	50 7b       	stdsp	sp[0x1c],r11
80008236:	50 59       	stdsp	sp[0x14],r9
80008238:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000823c:	40 5b       	lddsp	r11,sp[0x14]
8000823e:	40 7a       	lddsp	r10,sp[0x1c]
80008240:	c4 78       	rjmp	800082ce <_vfprintf_r+0x86e>
80008242:	72 18       	ld.w	r8,r9[0x4]
80008244:	50 78       	stdsp	sp[0x1c],r8
80008246:	c4 c8       	rjmp	800082de <_vfprintf_r+0x87e>
80008248:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000824c:	40 3e       	lddsp	lr,sp[0xc]
8000824e:	58 0e       	cp.w	lr,0
80008250:	c2 30       	breq	80008296 <_vfprintf_r+0x836>
80008252:	10 36       	cp.w	r6,r8
80008254:	c0 94       	brge	80008266 <_vfprintf_r+0x806>
80008256:	fa cc f9 44 	sub	r12,sp,-1724
8000825a:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000825e:	ec fb fd 8c 	ld.w	r11,r6[-628]
80008262:	50 7b       	stdsp	sp[0x1c],r11
80008264:	cd 9b       	rjmp	80008216 <_vfprintf_r+0x7b6>
80008266:	fa c8 f9 50 	sub	r8,sp,-1712
8000826a:	1a d8       	st.w	--sp,r8
8000826c:	fa c8 fa b8 	sub	r8,sp,-1352
80008270:	04 9a       	mov	r10,r2
80008272:	1a d8       	st.w	--sp,r8
80008274:	fa c8 fb b4 	sub	r8,sp,-1100
80008278:	0c 9b       	mov	r11,r6
8000827a:	1a d8       	st.w	--sp,r8
8000827c:	08 9c       	mov	r12,r4
8000827e:	fa c8 f9 40 	sub	r8,sp,-1728
80008282:	fa c9 ff b4 	sub	r9,sp,-76
80008286:	fe b0 fa 55 	rcall	80007730 <get_arg>
8000828a:	2f dd       	sub	sp,-12
8000828c:	78 1a       	ld.w	r10,r12[0x4]
8000828e:	50 7a       	stdsp	sp[0x1c],r10
80008290:	78 0c       	ld.w	r12,r12[0x0]
80008292:	50 5c       	stdsp	sp[0x14],r12
80008294:	c2 a8       	rjmp	800082e8 <_vfprintf_r+0x888>
80008296:	2f f7       	sub	r7,-1
80008298:	10 39       	cp.w	r9,r8
8000829a:	c0 94       	brge	800082ac <_vfprintf_r+0x84c>
8000829c:	fa c9 f9 44 	sub	r9,sp,-1724
800082a0:	f2 06 00 36 	add	r6,r9,r6<<0x3
800082a4:	ec f8 fd 8c 	ld.w	r8,r6[-628]
800082a8:	50 78       	stdsp	sp[0x1c],r8
800082aa:	cb 6b       	rjmp	80008216 <_vfprintf_r+0x7b6>
800082ac:	41 09       	lddsp	r9,sp[0x40]
800082ae:	59 f8       	cp.w	r8,31
800082b0:	e0 89 00 15 	brgt	800082da <_vfprintf_r+0x87a>
800082b4:	f2 ca ff f8 	sub	r10,r9,-8
800082b8:	72 16       	ld.w	r6,r9[0x4]
800082ba:	72 09       	ld.w	r9,r9[0x0]
800082bc:	51 0a       	stdsp	sp[0x40],r10
800082be:	50 59       	stdsp	sp[0x14],r9
800082c0:	fa ce f9 44 	sub	lr,sp,-1724
800082c4:	50 76       	stdsp	sp[0x1c],r6
800082c6:	fc 08 00 39 	add	r9,lr,r8<<0x3
800082ca:	40 5b       	lddsp	r11,sp[0x14]
800082cc:	0c 9a       	mov	r10,r6
800082ce:	f2 eb fd 88 	st.d	r9[-632],r10
800082d2:	2f f8       	sub	r8,-1
800082d4:	fb 48 06 b4 	st.w	sp[1716],r8
800082d8:	c0 88       	rjmp	800082e8 <_vfprintf_r+0x888>
800082da:	72 1c       	ld.w	r12,r9[0x4]
800082dc:	50 7c       	stdsp	sp[0x1c],r12
800082de:	f2 c8 ff f8 	sub	r8,r9,-8
800082e2:	51 08       	stdsp	sp[0x40],r8
800082e4:	72 09       	ld.w	r9,r9[0x0]
800082e6:	50 59       	stdsp	sp[0x14],r9
800082e8:	40 5b       	lddsp	r11,sp[0x14]
800082ea:	40 7a       	lddsp	r10,sp[0x1c]
800082ec:	e0 a0 1c de 	rcall	8000bca8 <__isinfd>
800082f0:	18 96       	mov	r6,r12
800082f2:	c1 70       	breq	80008320 <_vfprintf_r+0x8c0>
800082f4:	30 08       	mov	r8,0
800082f6:	30 09       	mov	r9,0
800082f8:	40 5b       	lddsp	r11,sp[0x14]
800082fa:	40 7a       	lddsp	r10,sp[0x1c]
800082fc:	e0 a0 21 cc 	rcall	8000c694 <__avr32_f64_cmp_lt>
80008300:	c0 40       	breq	80008308 <_vfprintf_r+0x8a8>
80008302:	32 d8       	mov	r8,45
80008304:	fb 68 06 bb 	st.b	sp[1723],r8
80008308:	fe c8 af 54 	sub	r8,pc,-20652
8000830c:	fe c6 af 54 	sub	r6,pc,-20652
80008310:	a7 d5       	cbr	r5,0x7
80008312:	e0 40 00 47 	cp.w	r0,71
80008316:	f0 06 17 a0 	movle	r6,r8
8000831a:	30 32       	mov	r2,3
8000831c:	e0 8f 06 ce 	bral	800090b8 <_vfprintf_r+0x1658>
80008320:	40 5b       	lddsp	r11,sp[0x14]
80008322:	40 7a       	lddsp	r10,sp[0x1c]
80008324:	e0 a0 1c d7 	rcall	8000bcd2 <__isnand>
80008328:	c0 e0       	breq	80008344 <_vfprintf_r+0x8e4>
8000832a:	50 26       	stdsp	sp[0x8],r6
8000832c:	fe c8 af 70 	sub	r8,pc,-20624
80008330:	fe c6 af 70 	sub	r6,pc,-20624
80008334:	a7 d5       	cbr	r5,0x7
80008336:	e0 40 00 47 	cp.w	r0,71
8000833a:	f0 06 17 a0 	movle	r6,r8
8000833e:	30 32       	mov	r2,3
80008340:	e0 8f 06 c2 	bral	800090c4 <_vfprintf_r+0x1664>
80008344:	40 2a       	lddsp	r10,sp[0x8]
80008346:	5b fa       	cp.w	r10,-1
80008348:	c0 41       	brne	80008350 <_vfprintf_r+0x8f0>
8000834a:	30 69       	mov	r9,6
8000834c:	50 29       	stdsp	sp[0x8],r9
8000834e:	c1 18       	rjmp	80008370 <_vfprintf_r+0x910>
80008350:	e0 40 00 47 	cp.w	r0,71
80008354:	5f 09       	sreq	r9
80008356:	e0 40 00 67 	cp.w	r0,103
8000835a:	5f 08       	sreq	r8
8000835c:	f3 e8 10 08 	or	r8,r9,r8
80008360:	f8 08 18 00 	cp.b	r8,r12
80008364:	c0 60       	breq	80008370 <_vfprintf_r+0x910>
80008366:	40 28       	lddsp	r8,sp[0x8]
80008368:	58 08       	cp.w	r8,0
8000836a:	f9 b8 00 01 	moveq	r8,1
8000836e:	50 28       	stdsp	sp[0x8],r8
80008370:	40 78       	lddsp	r8,sp[0x1c]
80008372:	40 59       	lddsp	r9,sp[0x14]
80008374:	fa e9 06 94 	st.d	sp[1684],r8
80008378:	a9 a5       	sbr	r5,0x8
8000837a:	fa f8 06 94 	ld.w	r8,sp[1684]
8000837e:	58 08       	cp.w	r8,0
80008380:	c0 65       	brlt	8000838c <_vfprintf_r+0x92c>
80008382:	40 5e       	lddsp	lr,sp[0x14]
80008384:	30 0c       	mov	r12,0
80008386:	50 6e       	stdsp	sp[0x18],lr
80008388:	50 9c       	stdsp	sp[0x24],r12
8000838a:	c0 78       	rjmp	80008398 <_vfprintf_r+0x938>
8000838c:	40 5b       	lddsp	r11,sp[0x14]
8000838e:	32 da       	mov	r10,45
80008390:	ee 1b 80 00 	eorh	r11,0x8000
80008394:	50 9a       	stdsp	sp[0x24],r10
80008396:	50 6b       	stdsp	sp[0x18],r11
80008398:	e0 40 00 46 	cp.w	r0,70
8000839c:	5f 09       	sreq	r9
8000839e:	e0 40 00 66 	cp.w	r0,102
800083a2:	5f 08       	sreq	r8
800083a4:	f3 e8 10 08 	or	r8,r9,r8
800083a8:	50 48       	stdsp	sp[0x10],r8
800083aa:	c0 40       	breq	800083b2 <_vfprintf_r+0x952>
800083ac:	40 22       	lddsp	r2,sp[0x8]
800083ae:	30 39       	mov	r9,3
800083b0:	c1 08       	rjmp	800083d0 <_vfprintf_r+0x970>
800083b2:	e0 40 00 45 	cp.w	r0,69
800083b6:	5f 09       	sreq	r9
800083b8:	e0 40 00 65 	cp.w	r0,101
800083bc:	5f 08       	sreq	r8
800083be:	40 22       	lddsp	r2,sp[0x8]
800083c0:	10 49       	or	r9,r8
800083c2:	2f f2       	sub	r2,-1
800083c4:	40 46       	lddsp	r6,sp[0x10]
800083c6:	ec 09 18 00 	cp.b	r9,r6
800083ca:	fb f2 00 02 	ld.weq	r2,sp[0x8]
800083ce:	30 29       	mov	r9,2
800083d0:	fa c8 f9 5c 	sub	r8,sp,-1700
800083d4:	1a d8       	st.w	--sp,r8
800083d6:	fa c8 f9 54 	sub	r8,sp,-1708
800083da:	1a d8       	st.w	--sp,r8
800083dc:	fa c8 f9 4c 	sub	r8,sp,-1716
800083e0:	08 9c       	mov	r12,r4
800083e2:	1a d8       	st.w	--sp,r8
800083e4:	04 98       	mov	r8,r2
800083e6:	40 9b       	lddsp	r11,sp[0x24]
800083e8:	40 aa       	lddsp	r10,sp[0x28]
800083ea:	e0 a0 0b c3 	rcall	80009b70 <_dtoa_r>
800083ee:	e0 40 00 47 	cp.w	r0,71
800083f2:	5f 19       	srne	r9
800083f4:	e0 40 00 67 	cp.w	r0,103
800083f8:	5f 18       	srne	r8
800083fa:	18 96       	mov	r6,r12
800083fc:	2f dd       	sub	sp,-12
800083fe:	f3 e8 00 08 	and	r8,r9,r8
80008402:	c0 41       	brne	8000840a <_vfprintf_r+0x9aa>
80008404:	ed b5 00 00 	bld	r5,0x0
80008408:	c3 01       	brne	80008468 <_vfprintf_r+0xa08>
8000840a:	ec 02 00 0e 	add	lr,r6,r2
8000840e:	50 3e       	stdsp	sp[0xc],lr
80008410:	40 4c       	lddsp	r12,sp[0x10]
80008412:	58 0c       	cp.w	r12,0
80008414:	c1 50       	breq	8000843e <_vfprintf_r+0x9de>
80008416:	0d 89       	ld.ub	r9,r6[0x0]
80008418:	33 08       	mov	r8,48
8000841a:	f0 09 18 00 	cp.b	r9,r8
8000841e:	c0 b1       	brne	80008434 <_vfprintf_r+0x9d4>
80008420:	30 08       	mov	r8,0
80008422:	30 09       	mov	r9,0
80008424:	40 6b       	lddsp	r11,sp[0x18]
80008426:	40 7a       	lddsp	r10,sp[0x1c]
80008428:	e0 a0 20 ef 	rcall	8000c606 <__avr32_f64_cmp_eq>
8000842c:	fb b2 00 01 	rsubeq	r2,1
80008430:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80008434:	40 3b       	lddsp	r11,sp[0xc]
80008436:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000843a:	10 0b       	add	r11,r8
8000843c:	50 3b       	stdsp	sp[0xc],r11
8000843e:	40 6b       	lddsp	r11,sp[0x18]
80008440:	30 08       	mov	r8,0
80008442:	30 09       	mov	r9,0
80008444:	40 7a       	lddsp	r10,sp[0x1c]
80008446:	e0 a0 20 e0 	rcall	8000c606 <__avr32_f64_cmp_eq>
8000844a:	c0 90       	breq	8000845c <_vfprintf_r+0x9fc>
8000844c:	40 3a       	lddsp	r10,sp[0xc]
8000844e:	fb 4a 06 a4 	st.w	sp[1700],r10
80008452:	c0 58       	rjmp	8000845c <_vfprintf_r+0x9fc>
80008454:	10 c9       	st.b	r8++,r9
80008456:	fb 48 06 a4 	st.w	sp[1700],r8
8000845a:	c0 28       	rjmp	8000845e <_vfprintf_r+0x9fe>
8000845c:	33 09       	mov	r9,48
8000845e:	fa f8 06 a4 	ld.w	r8,sp[1700]
80008462:	40 3e       	lddsp	lr,sp[0xc]
80008464:	1c 38       	cp.w	r8,lr
80008466:	cf 73       	brcs	80008454 <_vfprintf_r+0x9f4>
80008468:	e0 40 00 47 	cp.w	r0,71
8000846c:	5f 09       	sreq	r9
8000846e:	e0 40 00 67 	cp.w	r0,103
80008472:	5f 08       	sreq	r8
80008474:	f3 e8 10 08 	or	r8,r9,r8
80008478:	fa f9 06 a4 	ld.w	r9,sp[1700]
8000847c:	0c 19       	sub	r9,r6
8000847e:	50 69       	stdsp	sp[0x18],r9
80008480:	58 08       	cp.w	r8,0
80008482:	c0 b0       	breq	80008498 <_vfprintf_r+0xa38>
80008484:	fa f8 06 ac 	ld.w	r8,sp[1708]
80008488:	5b d8       	cp.w	r8,-3
8000848a:	c0 55       	brlt	80008494 <_vfprintf_r+0xa34>
8000848c:	40 2c       	lddsp	r12,sp[0x8]
8000848e:	18 38       	cp.w	r8,r12
80008490:	e0 8a 00 6a 	brle	80008564 <_vfprintf_r+0xb04>
80008494:	20 20       	sub	r0,2
80008496:	c0 58       	rjmp	800084a0 <_vfprintf_r+0xa40>
80008498:	e0 40 00 65 	cp.w	r0,101
8000849c:	e0 89 00 46 	brgt	80008528 <_vfprintf_r+0xac8>
800084a0:	fa fb 06 ac 	ld.w	r11,sp[1708]
800084a4:	fb 60 06 9c 	st.b	sp[1692],r0
800084a8:	20 1b       	sub	r11,1
800084aa:	fb 4b 06 ac 	st.w	sp[1708],r11
800084ae:	c0 47       	brpl	800084b6 <_vfprintf_r+0xa56>
800084b0:	5c 3b       	neg	r11
800084b2:	32 d8       	mov	r8,45
800084b4:	c0 28       	rjmp	800084b8 <_vfprintf_r+0xa58>
800084b6:	32 b8       	mov	r8,43
800084b8:	fb 68 06 9d 	st.b	sp[1693],r8
800084bc:	58 9b       	cp.w	r11,9
800084be:	e0 8a 00 1d 	brle	800084f8 <_vfprintf_r+0xa98>
800084c2:	fa c9 fa 35 	sub	r9,sp,-1483
800084c6:	30 aa       	mov	r10,10
800084c8:	12 98       	mov	r8,r9
800084ca:	0e 9c       	mov	r12,r7
800084cc:	0c 92       	mov	r2,r6
800084ce:	f6 0a 0c 06 	divs	r6,r11,r10
800084d2:	0e 9b       	mov	r11,r7
800084d4:	2d 0b       	sub	r11,-48
800084d6:	10 fb       	st.b	--r8,r11
800084d8:	0c 9b       	mov	r11,r6
800084da:	58 96       	cp.w	r6,9
800084dc:	fe 99 ff f9 	brgt	800084ce <_vfprintf_r+0xa6e>
800084e0:	2d 0b       	sub	r11,-48
800084e2:	18 97       	mov	r7,r12
800084e4:	04 96       	mov	r6,r2
800084e6:	10 fb       	st.b	--r8,r11
800084e8:	fa ca f9 62 	sub	r10,sp,-1694
800084ec:	c0 38       	rjmp	800084f2 <_vfprintf_r+0xa92>
800084ee:	11 3b       	ld.ub	r11,r8++
800084f0:	14 cb       	st.b	r10++,r11
800084f2:	12 38       	cp.w	r8,r9
800084f4:	cf d3       	brcs	800084ee <_vfprintf_r+0xa8e>
800084f6:	c0 98       	rjmp	80008508 <_vfprintf_r+0xaa8>
800084f8:	2d 0b       	sub	r11,-48
800084fa:	33 08       	mov	r8,48
800084fc:	fb 6b 06 9f 	st.b	sp[1695],r11
80008500:	fb 68 06 9e 	st.b	sp[1694],r8
80008504:	fa ca f9 60 	sub	r10,sp,-1696
80008508:	fa c8 f9 64 	sub	r8,sp,-1692
8000850c:	f4 08 01 08 	sub	r8,r10,r8
80008510:	50 e8       	stdsp	sp[0x38],r8
80008512:	10 92       	mov	r2,r8
80008514:	40 6b       	lddsp	r11,sp[0x18]
80008516:	16 02       	add	r2,r11
80008518:	58 1b       	cp.w	r11,1
8000851a:	e0 89 00 05 	brgt	80008524 <_vfprintf_r+0xac4>
8000851e:	ed b5 00 00 	bld	r5,0x0
80008522:	c3 51       	brne	8000858c <_vfprintf_r+0xb2c>
80008524:	2f f2       	sub	r2,-1
80008526:	c3 38       	rjmp	8000858c <_vfprintf_r+0xb2c>
80008528:	e0 40 00 66 	cp.w	r0,102
8000852c:	c1 c1       	brne	80008564 <_vfprintf_r+0xb04>
8000852e:	fa f2 06 ac 	ld.w	r2,sp[1708]
80008532:	58 02       	cp.w	r2,0
80008534:	e0 8a 00 0c 	brle	8000854c <_vfprintf_r+0xaec>
80008538:	40 2a       	lddsp	r10,sp[0x8]
8000853a:	58 0a       	cp.w	r10,0
8000853c:	c0 41       	brne	80008544 <_vfprintf_r+0xae4>
8000853e:	ed b5 00 00 	bld	r5,0x0
80008542:	c2 51       	brne	8000858c <_vfprintf_r+0xb2c>
80008544:	2f f2       	sub	r2,-1
80008546:	40 29       	lddsp	r9,sp[0x8]
80008548:	12 02       	add	r2,r9
8000854a:	c0 b8       	rjmp	80008560 <_vfprintf_r+0xb00>
8000854c:	40 28       	lddsp	r8,sp[0x8]
8000854e:	58 08       	cp.w	r8,0
80008550:	c0 61       	brne	8000855c <_vfprintf_r+0xafc>
80008552:	ed b5 00 00 	bld	r5,0x0
80008556:	c0 30       	breq	8000855c <_vfprintf_r+0xafc>
80008558:	30 12       	mov	r2,1
8000855a:	c1 98       	rjmp	8000858c <_vfprintf_r+0xb2c>
8000855c:	40 22       	lddsp	r2,sp[0x8]
8000855e:	2f e2       	sub	r2,-2
80008560:	36 60       	mov	r0,102
80008562:	c1 58       	rjmp	8000858c <_vfprintf_r+0xb2c>
80008564:	fa f2 06 ac 	ld.w	r2,sp[1708]
80008568:	40 6e       	lddsp	lr,sp[0x18]
8000856a:	1c 32       	cp.w	r2,lr
8000856c:	c0 65       	brlt	80008578 <_vfprintf_r+0xb18>
8000856e:	ed b5 00 00 	bld	r5,0x0
80008572:	f7 b2 00 ff 	subeq	r2,-1
80008576:	c0 a8       	rjmp	8000858a <_vfprintf_r+0xb2a>
80008578:	e4 08 11 02 	rsub	r8,r2,2
8000857c:	40 6c       	lddsp	r12,sp[0x18]
8000857e:	58 02       	cp.w	r2,0
80008580:	f0 02 17 a0 	movle	r2,r8
80008584:	f9 b2 09 01 	movgt	r2,1
80008588:	18 02       	add	r2,r12
8000858a:	36 70       	mov	r0,103
8000858c:	40 9b       	lddsp	r11,sp[0x24]
8000858e:	58 0b       	cp.w	r11,0
80008590:	e0 80 05 94 	breq	800090b8 <_vfprintf_r+0x1658>
80008594:	32 d8       	mov	r8,45
80008596:	fb 68 06 bb 	st.b	sp[1723],r8
8000859a:	e0 8f 05 93 	bral	800090c0 <_vfprintf_r+0x1660>
8000859e:	50 a7       	stdsp	sp[0x28],r7
800085a0:	04 94       	mov	r4,r2
800085a2:	0c 97       	mov	r7,r6
800085a4:	02 92       	mov	r2,r1
800085a6:	06 96       	mov	r6,r3
800085a8:	40 41       	lddsp	r1,sp[0x10]
800085aa:	40 93       	lddsp	r3,sp[0x24]
800085ac:	0e 99       	mov	r9,r7
800085ae:	ed b5 00 05 	bld	r5,0x5
800085b2:	c4 81       	brne	80008642 <_vfprintf_r+0xbe2>
800085b4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800085b8:	40 3e       	lddsp	lr,sp[0xc]
800085ba:	58 0e       	cp.w	lr,0
800085bc:	c1 d0       	breq	800085f6 <_vfprintf_r+0xb96>
800085be:	10 36       	cp.w	r6,r8
800085c0:	c0 64       	brge	800085cc <_vfprintf_r+0xb6c>
800085c2:	fa cc f9 44 	sub	r12,sp,-1724
800085c6:	f8 06 00 36 	add	r6,r12,r6<<0x3
800085ca:	c1 d8       	rjmp	80008604 <_vfprintf_r+0xba4>
800085cc:	fa c8 f9 50 	sub	r8,sp,-1712
800085d0:	1a d8       	st.w	--sp,r8
800085d2:	fa c8 fa b8 	sub	r8,sp,-1352
800085d6:	04 9a       	mov	r10,r2
800085d8:	1a d8       	st.w	--sp,r8
800085da:	fa c8 fb b4 	sub	r8,sp,-1100
800085de:	0c 9b       	mov	r11,r6
800085e0:	1a d8       	st.w	--sp,r8
800085e2:	08 9c       	mov	r12,r4
800085e4:	fa c8 f9 40 	sub	r8,sp,-1728
800085e8:	fa c9 ff b4 	sub	r9,sp,-76
800085ec:	fe b0 f8 a2 	rcall	80007730 <get_arg>
800085f0:	2f dd       	sub	sp,-12
800085f2:	78 0a       	ld.w	r10,r12[0x0]
800085f4:	c2 08       	rjmp	80008634 <_vfprintf_r+0xbd4>
800085f6:	2f f7       	sub	r7,-1
800085f8:	10 39       	cp.w	r9,r8
800085fa:	c0 84       	brge	8000860a <_vfprintf_r+0xbaa>
800085fc:	fa cb f9 44 	sub	r11,sp,-1724
80008600:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008604:	ec fa fd 88 	ld.w	r10,r6[-632]
80008608:	c1 68       	rjmp	80008634 <_vfprintf_r+0xbd4>
8000860a:	41 09       	lddsp	r9,sp[0x40]
8000860c:	59 f8       	cp.w	r8,31
8000860e:	e0 89 00 10 	brgt	8000862e <_vfprintf_r+0xbce>
80008612:	f2 ca ff fc 	sub	r10,r9,-4
80008616:	51 0a       	stdsp	sp[0x40],r10
80008618:	fa c6 f9 44 	sub	r6,sp,-1724
8000861c:	72 0a       	ld.w	r10,r9[0x0]
8000861e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008622:	f3 4a fd 88 	st.w	r9[-632],r10
80008626:	2f f8       	sub	r8,-1
80008628:	fb 48 06 b4 	st.w	sp[1716],r8
8000862c:	c0 48       	rjmp	80008634 <_vfprintf_r+0xbd4>
8000862e:	72 0a       	ld.w	r10,r9[0x0]
80008630:	2f c9       	sub	r9,-4
80008632:	51 09       	stdsp	sp[0x40],r9
80008634:	40 be       	lddsp	lr,sp[0x2c]
80008636:	1c 98       	mov	r8,lr
80008638:	95 1e       	st.w	r10[0x4],lr
8000863a:	bf 58       	asr	r8,0x1f
8000863c:	95 08       	st.w	r10[0x0],r8
8000863e:	fe 9f fa 9f 	bral	80007b7c <_vfprintf_r+0x11c>
80008642:	ed b5 00 04 	bld	r5,0x4
80008646:	c4 80       	breq	800086d6 <_vfprintf_r+0xc76>
80008648:	e2 15 00 40 	andl	r5,0x40,COH
8000864c:	c4 50       	breq	800086d6 <_vfprintf_r+0xc76>
8000864e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008652:	40 3c       	lddsp	r12,sp[0xc]
80008654:	58 0c       	cp.w	r12,0
80008656:	c1 d0       	breq	80008690 <_vfprintf_r+0xc30>
80008658:	10 36       	cp.w	r6,r8
8000865a:	c0 64       	brge	80008666 <_vfprintf_r+0xc06>
8000865c:	fa cb f9 44 	sub	r11,sp,-1724
80008660:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008664:	c1 d8       	rjmp	8000869e <_vfprintf_r+0xc3e>
80008666:	fa c8 f9 50 	sub	r8,sp,-1712
8000866a:	1a d8       	st.w	--sp,r8
8000866c:	fa c8 fa b8 	sub	r8,sp,-1352
80008670:	04 9a       	mov	r10,r2
80008672:	1a d8       	st.w	--sp,r8
80008674:	fa c8 fb b4 	sub	r8,sp,-1100
80008678:	0c 9b       	mov	r11,r6
8000867a:	1a d8       	st.w	--sp,r8
8000867c:	08 9c       	mov	r12,r4
8000867e:	fa c8 f9 40 	sub	r8,sp,-1728
80008682:	fa c9 ff b4 	sub	r9,sp,-76
80008686:	fe b0 f8 55 	rcall	80007730 <get_arg>
8000868a:	2f dd       	sub	sp,-12
8000868c:	78 0a       	ld.w	r10,r12[0x0]
8000868e:	c2 08       	rjmp	800086ce <_vfprintf_r+0xc6e>
80008690:	2f f7       	sub	r7,-1
80008692:	10 39       	cp.w	r9,r8
80008694:	c0 84       	brge	800086a4 <_vfprintf_r+0xc44>
80008696:	fa ca f9 44 	sub	r10,sp,-1724
8000869a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000869e:	ec fa fd 88 	ld.w	r10,r6[-632]
800086a2:	c1 68       	rjmp	800086ce <_vfprintf_r+0xc6e>
800086a4:	41 09       	lddsp	r9,sp[0x40]
800086a6:	59 f8       	cp.w	r8,31
800086a8:	e0 89 00 10 	brgt	800086c8 <_vfprintf_r+0xc68>
800086ac:	f2 ca ff fc 	sub	r10,r9,-4
800086b0:	51 0a       	stdsp	sp[0x40],r10
800086b2:	fa c6 f9 44 	sub	r6,sp,-1724
800086b6:	72 0a       	ld.w	r10,r9[0x0]
800086b8:	ec 08 00 39 	add	r9,r6,r8<<0x3
800086bc:	f3 4a fd 88 	st.w	r9[-632],r10
800086c0:	2f f8       	sub	r8,-1
800086c2:	fb 48 06 b4 	st.w	sp[1716],r8
800086c6:	c0 48       	rjmp	800086ce <_vfprintf_r+0xc6e>
800086c8:	72 0a       	ld.w	r10,r9[0x0]
800086ca:	2f c9       	sub	r9,-4
800086cc:	51 09       	stdsp	sp[0x40],r9
800086ce:	40 be       	lddsp	lr,sp[0x2c]
800086d0:	b4 0e       	st.h	r10[0x0],lr
800086d2:	fe 9f fa 55 	bral	80007b7c <_vfprintf_r+0x11c>
800086d6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800086da:	40 3c       	lddsp	r12,sp[0xc]
800086dc:	58 0c       	cp.w	r12,0
800086de:	c1 d0       	breq	80008718 <_vfprintf_r+0xcb8>
800086e0:	10 36       	cp.w	r6,r8
800086e2:	c0 64       	brge	800086ee <_vfprintf_r+0xc8e>
800086e4:	fa cb f9 44 	sub	r11,sp,-1724
800086e8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800086ec:	c1 d8       	rjmp	80008726 <_vfprintf_r+0xcc6>
800086ee:	fa c8 f9 50 	sub	r8,sp,-1712
800086f2:	1a d8       	st.w	--sp,r8
800086f4:	fa c8 fa b8 	sub	r8,sp,-1352
800086f8:	04 9a       	mov	r10,r2
800086fa:	1a d8       	st.w	--sp,r8
800086fc:	fa c8 fb b4 	sub	r8,sp,-1100
80008700:	0c 9b       	mov	r11,r6
80008702:	1a d8       	st.w	--sp,r8
80008704:	08 9c       	mov	r12,r4
80008706:	fa c8 f9 40 	sub	r8,sp,-1728
8000870a:	fa c9 ff b4 	sub	r9,sp,-76
8000870e:	fe b0 f8 11 	rcall	80007730 <get_arg>
80008712:	2f dd       	sub	sp,-12
80008714:	78 0a       	ld.w	r10,r12[0x0]
80008716:	c2 08       	rjmp	80008756 <_vfprintf_r+0xcf6>
80008718:	2f f7       	sub	r7,-1
8000871a:	10 39       	cp.w	r9,r8
8000871c:	c0 84       	brge	8000872c <_vfprintf_r+0xccc>
8000871e:	fa ca f9 44 	sub	r10,sp,-1724
80008722:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008726:	ec fa fd 88 	ld.w	r10,r6[-632]
8000872a:	c1 68       	rjmp	80008756 <_vfprintf_r+0xcf6>
8000872c:	41 09       	lddsp	r9,sp[0x40]
8000872e:	59 f8       	cp.w	r8,31
80008730:	e0 89 00 10 	brgt	80008750 <_vfprintf_r+0xcf0>
80008734:	f2 ca ff fc 	sub	r10,r9,-4
80008738:	51 0a       	stdsp	sp[0x40],r10
8000873a:	fa c6 f9 44 	sub	r6,sp,-1724
8000873e:	72 0a       	ld.w	r10,r9[0x0]
80008740:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008744:	f3 4a fd 88 	st.w	r9[-632],r10
80008748:	2f f8       	sub	r8,-1
8000874a:	fb 48 06 b4 	st.w	sp[1716],r8
8000874e:	c0 48       	rjmp	80008756 <_vfprintf_r+0xcf6>
80008750:	72 0a       	ld.w	r10,r9[0x0]
80008752:	2f c9       	sub	r9,-4
80008754:	51 09       	stdsp	sp[0x40],r9
80008756:	40 be       	lddsp	lr,sp[0x2c]
80008758:	95 0e       	st.w	r10[0x0],lr
8000875a:	fe 9f fa 11 	bral	80007b7c <_vfprintf_r+0x11c>
8000875e:	50 a7       	stdsp	sp[0x28],r7
80008760:	50 80       	stdsp	sp[0x20],r0
80008762:	0c 97       	mov	r7,r6
80008764:	04 94       	mov	r4,r2
80008766:	06 96       	mov	r6,r3
80008768:	02 92       	mov	r2,r1
8000876a:	40 93       	lddsp	r3,sp[0x24]
8000876c:	10 90       	mov	r0,r8
8000876e:	40 41       	lddsp	r1,sp[0x10]
80008770:	a5 a5       	sbr	r5,0x4
80008772:	c0 a8       	rjmp	80008786 <_vfprintf_r+0xd26>
80008774:	50 a7       	stdsp	sp[0x28],r7
80008776:	50 80       	stdsp	sp[0x20],r0
80008778:	0c 97       	mov	r7,r6
8000877a:	04 94       	mov	r4,r2
8000877c:	06 96       	mov	r6,r3
8000877e:	02 92       	mov	r2,r1
80008780:	40 93       	lddsp	r3,sp[0x24]
80008782:	10 90       	mov	r0,r8
80008784:	40 41       	lddsp	r1,sp[0x10]
80008786:	ed b5 00 05 	bld	r5,0x5
8000878a:	c5 d1       	brne	80008844 <_vfprintf_r+0xde4>
8000878c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008790:	40 3c       	lddsp	r12,sp[0xc]
80008792:	58 0c       	cp.w	r12,0
80008794:	c2 60       	breq	800087e0 <_vfprintf_r+0xd80>
80008796:	10 36       	cp.w	r6,r8
80008798:	c0 a4       	brge	800087ac <_vfprintf_r+0xd4c>
8000879a:	fa cb f9 44 	sub	r11,sp,-1724
8000879e:	f6 06 00 36 	add	r6,r11,r6<<0x3
800087a2:	ec e8 fd 88 	ld.d	r8,r6[-632]
800087a6:	fa e9 00 00 	st.d	sp[0],r8
800087aa:	c1 88       	rjmp	800087da <_vfprintf_r+0xd7a>
800087ac:	fa c8 f9 50 	sub	r8,sp,-1712
800087b0:	1a d8       	st.w	--sp,r8
800087b2:	fa c8 fa b8 	sub	r8,sp,-1352
800087b6:	04 9a       	mov	r10,r2
800087b8:	1a d8       	st.w	--sp,r8
800087ba:	0c 9b       	mov	r11,r6
800087bc:	fa c8 fb b4 	sub	r8,sp,-1100
800087c0:	08 9c       	mov	r12,r4
800087c2:	1a d8       	st.w	--sp,r8
800087c4:	fa c8 f9 40 	sub	r8,sp,-1728
800087c8:	fa c9 ff b4 	sub	r9,sp,-76
800087cc:	fe b0 f7 b2 	rcall	80007730 <get_arg>
800087d0:	2f dd       	sub	sp,-12
800087d2:	f8 ea 00 00 	ld.d	r10,r12[0]
800087d6:	fa eb 00 00 	st.d	sp[0],r10
800087da:	30 08       	mov	r8,0
800087dc:	e0 8f 03 de 	bral	80008f98 <_vfprintf_r+0x1538>
800087e0:	ee ca ff ff 	sub	r10,r7,-1
800087e4:	10 37       	cp.w	r7,r8
800087e6:	c0 b4       	brge	800087fc <_vfprintf_r+0xd9c>
800087e8:	fa c9 f9 44 	sub	r9,sp,-1724
800087ec:	14 97       	mov	r7,r10
800087ee:	f2 06 00 36 	add	r6,r9,r6<<0x3
800087f2:	ec ea fd 88 	ld.d	r10,r6[-632]
800087f6:	fa eb 00 00 	st.d	sp[0],r10
800087fa:	c1 88       	rjmp	8000882a <_vfprintf_r+0xdca>
800087fc:	41 09       	lddsp	r9,sp[0x40]
800087fe:	59 f8       	cp.w	r8,31
80008800:	e0 89 00 18 	brgt	80008830 <_vfprintf_r+0xdd0>
80008804:	f2 e6 00 00 	ld.d	r6,r9[0]
80008808:	f2 cb ff f8 	sub	r11,r9,-8
8000880c:	fa e7 00 00 	st.d	sp[0],r6
80008810:	51 0b       	stdsp	sp[0x40],r11
80008812:	fa c6 f9 44 	sub	r6,sp,-1724
80008816:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000881a:	fa e6 00 00 	ld.d	r6,sp[0]
8000881e:	f2 e7 fd 88 	st.d	r9[-632],r6
80008822:	2f f8       	sub	r8,-1
80008824:	14 97       	mov	r7,r10
80008826:	fb 48 06 b4 	st.w	sp[1716],r8
8000882a:	40 38       	lddsp	r8,sp[0xc]
8000882c:	e0 8f 03 b6 	bral	80008f98 <_vfprintf_r+0x1538>
80008830:	f2 e6 00 00 	ld.d	r6,r9[0]
80008834:	40 38       	lddsp	r8,sp[0xc]
80008836:	fa e7 00 00 	st.d	sp[0],r6
8000883a:	2f 89       	sub	r9,-8
8000883c:	14 97       	mov	r7,r10
8000883e:	51 09       	stdsp	sp[0x40],r9
80008840:	e0 8f 03 ac 	bral	80008f98 <_vfprintf_r+0x1538>
80008844:	ed b5 00 04 	bld	r5,0x4
80008848:	c1 61       	brne	80008874 <_vfprintf_r+0xe14>
8000884a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000884e:	40 3e       	lddsp	lr,sp[0xc]
80008850:	58 0e       	cp.w	lr,0
80008852:	c0 80       	breq	80008862 <_vfprintf_r+0xe02>
80008854:	10 36       	cp.w	r6,r8
80008856:	c6 74       	brge	80008924 <_vfprintf_r+0xec4>
80008858:	fa cc f9 44 	sub	r12,sp,-1724
8000885c:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008860:	c8 08       	rjmp	80008960 <_vfprintf_r+0xf00>
80008862:	ee ca ff ff 	sub	r10,r7,-1
80008866:	10 37       	cp.w	r7,r8
80008868:	c7 f4       	brge	80008966 <_vfprintf_r+0xf06>
8000886a:	fa cb f9 44 	sub	r11,sp,-1724
8000886e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008872:	c7 68       	rjmp	8000895e <_vfprintf_r+0xefe>
80008874:	ed b5 00 06 	bld	r5,0x6
80008878:	c4 a1       	brne	8000890c <_vfprintf_r+0xeac>
8000887a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000887e:	40 3c       	lddsp	r12,sp[0xc]
80008880:	58 0c       	cp.w	r12,0
80008882:	c1 d0       	breq	800088bc <_vfprintf_r+0xe5c>
80008884:	10 36       	cp.w	r6,r8
80008886:	c0 64       	brge	80008892 <_vfprintf_r+0xe32>
80008888:	fa cb f9 44 	sub	r11,sp,-1724
8000888c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008890:	c1 f8       	rjmp	800088ce <_vfprintf_r+0xe6e>
80008892:	fa c8 f9 50 	sub	r8,sp,-1712
80008896:	1a d8       	st.w	--sp,r8
80008898:	fa c8 fa b8 	sub	r8,sp,-1352
8000889c:	1a d8       	st.w	--sp,r8
8000889e:	fa c8 fb b4 	sub	r8,sp,-1100
800088a2:	1a d8       	st.w	--sp,r8
800088a4:	fa c8 f9 40 	sub	r8,sp,-1728
800088a8:	fa c9 ff b4 	sub	r9,sp,-76
800088ac:	04 9a       	mov	r10,r2
800088ae:	0c 9b       	mov	r11,r6
800088b0:	08 9c       	mov	r12,r4
800088b2:	fe b0 f7 3f 	rcall	80007730 <get_arg>
800088b6:	2f dd       	sub	sp,-12
800088b8:	98 18       	ld.sh	r8,r12[0x2]
800088ba:	c2 68       	rjmp	80008906 <_vfprintf_r+0xea6>
800088bc:	ee ca ff ff 	sub	r10,r7,-1
800088c0:	10 37       	cp.w	r7,r8
800088c2:	c0 94       	brge	800088d4 <_vfprintf_r+0xe74>
800088c4:	fa c9 f9 44 	sub	r9,sp,-1724
800088c8:	14 97       	mov	r7,r10
800088ca:	f2 06 00 36 	add	r6,r9,r6<<0x3
800088ce:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800088d2:	c1 a8       	rjmp	80008906 <_vfprintf_r+0xea6>
800088d4:	41 09       	lddsp	r9,sp[0x40]
800088d6:	59 f8       	cp.w	r8,31
800088d8:	e0 89 00 13 	brgt	800088fe <_vfprintf_r+0xe9e>
800088dc:	f2 cb ff fc 	sub	r11,r9,-4
800088e0:	51 0b       	stdsp	sp[0x40],r11
800088e2:	72 09       	ld.w	r9,r9[0x0]
800088e4:	fa c6 f9 44 	sub	r6,sp,-1724
800088e8:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800088ec:	2f f8       	sub	r8,-1
800088ee:	f7 49 fd 88 	st.w	r11[-632],r9
800088f2:	fb 48 06 b4 	st.w	sp[1716],r8
800088f6:	14 97       	mov	r7,r10
800088f8:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800088fc:	c0 58       	rjmp	80008906 <_vfprintf_r+0xea6>
800088fe:	92 18       	ld.sh	r8,r9[0x2]
80008900:	14 97       	mov	r7,r10
80008902:	2f c9       	sub	r9,-4
80008904:	51 09       	stdsp	sp[0x40],r9
80008906:	5c 78       	castu.h	r8
80008908:	50 18       	stdsp	sp[0x4],r8
8000890a:	c4 68       	rjmp	80008996 <_vfprintf_r+0xf36>
8000890c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008910:	40 3c       	lddsp	r12,sp[0xc]
80008912:	58 0c       	cp.w	r12,0
80008914:	c1 d0       	breq	8000894e <_vfprintf_r+0xeee>
80008916:	10 36       	cp.w	r6,r8
80008918:	c0 64       	brge	80008924 <_vfprintf_r+0xec4>
8000891a:	fa cb f9 44 	sub	r11,sp,-1724
8000891e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008922:	c1 f8       	rjmp	80008960 <_vfprintf_r+0xf00>
80008924:	fa c8 f9 50 	sub	r8,sp,-1712
80008928:	1a d8       	st.w	--sp,r8
8000892a:	fa c8 fa b8 	sub	r8,sp,-1352
8000892e:	0c 9b       	mov	r11,r6
80008930:	1a d8       	st.w	--sp,r8
80008932:	fa c8 fb b4 	sub	r8,sp,-1100
80008936:	04 9a       	mov	r10,r2
80008938:	1a d8       	st.w	--sp,r8
8000893a:	08 9c       	mov	r12,r4
8000893c:	fa c8 f9 40 	sub	r8,sp,-1728
80008940:	fa c9 ff b4 	sub	r9,sp,-76
80008944:	fe b0 f6 f6 	rcall	80007730 <get_arg>
80008948:	2f dd       	sub	sp,-12
8000894a:	78 0b       	ld.w	r11,r12[0x0]
8000894c:	c2 48       	rjmp	80008994 <_vfprintf_r+0xf34>
8000894e:	ee ca ff ff 	sub	r10,r7,-1
80008952:	10 37       	cp.w	r7,r8
80008954:	c0 94       	brge	80008966 <_vfprintf_r+0xf06>
80008956:	fa c9 f9 44 	sub	r9,sp,-1724
8000895a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000895e:	14 97       	mov	r7,r10
80008960:	ec fb fd 88 	ld.w	r11,r6[-632]
80008964:	c1 88       	rjmp	80008994 <_vfprintf_r+0xf34>
80008966:	41 09       	lddsp	r9,sp[0x40]
80008968:	59 f8       	cp.w	r8,31
8000896a:	e0 89 00 11 	brgt	8000898c <_vfprintf_r+0xf2c>
8000896e:	f2 cb ff fc 	sub	r11,r9,-4
80008972:	51 0b       	stdsp	sp[0x40],r11
80008974:	fa c6 f9 44 	sub	r6,sp,-1724
80008978:	72 0b       	ld.w	r11,r9[0x0]
8000897a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000897e:	f3 4b fd 88 	st.w	r9[-632],r11
80008982:	2f f8       	sub	r8,-1
80008984:	14 97       	mov	r7,r10
80008986:	fb 48 06 b4 	st.w	sp[1716],r8
8000898a:	c0 58       	rjmp	80008994 <_vfprintf_r+0xf34>
8000898c:	72 0b       	ld.w	r11,r9[0x0]
8000898e:	14 97       	mov	r7,r10
80008990:	2f c9       	sub	r9,-4
80008992:	51 09       	stdsp	sp[0x40],r9
80008994:	50 1b       	stdsp	sp[0x4],r11
80008996:	30 0e       	mov	lr,0
80008998:	50 0e       	stdsp	sp[0x0],lr
8000899a:	1c 98       	mov	r8,lr
8000899c:	e0 8f 02 fe 	bral	80008f98 <_vfprintf_r+0x1538>
800089a0:	50 a7       	stdsp	sp[0x28],r7
800089a2:	50 80       	stdsp	sp[0x20],r0
800089a4:	0c 97       	mov	r7,r6
800089a6:	04 94       	mov	r4,r2
800089a8:	06 96       	mov	r6,r3
800089aa:	02 92       	mov	r2,r1
800089ac:	40 93       	lddsp	r3,sp[0x24]
800089ae:	40 41       	lddsp	r1,sp[0x10]
800089b0:	0e 99       	mov	r9,r7
800089b2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800089b6:	40 3c       	lddsp	r12,sp[0xc]
800089b8:	58 0c       	cp.w	r12,0
800089ba:	c1 d0       	breq	800089f4 <_vfprintf_r+0xf94>
800089bc:	10 36       	cp.w	r6,r8
800089be:	c0 64       	brge	800089ca <_vfprintf_r+0xf6a>
800089c0:	fa cb f9 44 	sub	r11,sp,-1724
800089c4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800089c8:	c1 d8       	rjmp	80008a02 <_vfprintf_r+0xfa2>
800089ca:	fa c8 f9 50 	sub	r8,sp,-1712
800089ce:	1a d8       	st.w	--sp,r8
800089d0:	fa c8 fa b8 	sub	r8,sp,-1352
800089d4:	1a d8       	st.w	--sp,r8
800089d6:	fa c8 fb b4 	sub	r8,sp,-1100
800089da:	1a d8       	st.w	--sp,r8
800089dc:	fa c9 ff b4 	sub	r9,sp,-76
800089e0:	fa c8 f9 40 	sub	r8,sp,-1728
800089e4:	04 9a       	mov	r10,r2
800089e6:	0c 9b       	mov	r11,r6
800089e8:	08 9c       	mov	r12,r4
800089ea:	fe b0 f6 a3 	rcall	80007730 <get_arg>
800089ee:	2f dd       	sub	sp,-12
800089f0:	78 09       	ld.w	r9,r12[0x0]
800089f2:	c2 18       	rjmp	80008a34 <_vfprintf_r+0xfd4>
800089f4:	2f f7       	sub	r7,-1
800089f6:	10 39       	cp.w	r9,r8
800089f8:	c0 84       	brge	80008a08 <_vfprintf_r+0xfa8>
800089fa:	fa ca f9 44 	sub	r10,sp,-1724
800089fe:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008a02:	ec f9 fd 88 	ld.w	r9,r6[-632]
80008a06:	c1 78       	rjmp	80008a34 <_vfprintf_r+0xfd4>
80008a08:	41 09       	lddsp	r9,sp[0x40]
80008a0a:	59 f8       	cp.w	r8,31
80008a0c:	e0 89 00 10 	brgt	80008a2c <_vfprintf_r+0xfcc>
80008a10:	f2 ca ff fc 	sub	r10,r9,-4
80008a14:	51 0a       	stdsp	sp[0x40],r10
80008a16:	fa c6 f9 44 	sub	r6,sp,-1724
80008a1a:	72 09       	ld.w	r9,r9[0x0]
80008a1c:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80008a20:	f5 49 fd 88 	st.w	r10[-632],r9
80008a24:	2f f8       	sub	r8,-1
80008a26:	fb 48 06 b4 	st.w	sp[1716],r8
80008a2a:	c0 58       	rjmp	80008a34 <_vfprintf_r+0xfd4>
80008a2c:	f2 c8 ff fc 	sub	r8,r9,-4
80008a30:	51 08       	stdsp	sp[0x40],r8
80008a32:	72 09       	ld.w	r9,r9[0x0]
80008a34:	33 08       	mov	r8,48
80008a36:	fb 68 06 b8 	st.b	sp[1720],r8
80008a3a:	37 88       	mov	r8,120
80008a3c:	30 0e       	mov	lr,0
80008a3e:	fb 68 06 b9 	st.b	sp[1721],r8
80008a42:	fe cc b6 7e 	sub	r12,pc,-18818
80008a46:	50 19       	stdsp	sp[0x4],r9
80008a48:	a1 b5       	sbr	r5,0x1
80008a4a:	50 0e       	stdsp	sp[0x0],lr
80008a4c:	50 dc       	stdsp	sp[0x34],r12
80008a4e:	30 28       	mov	r8,2
80008a50:	37 80       	mov	r0,120
80008a52:	e0 8f 02 a3 	bral	80008f98 <_vfprintf_r+0x1538>
80008a56:	50 a7       	stdsp	sp[0x28],r7
80008a58:	50 80       	stdsp	sp[0x20],r0
80008a5a:	10 90       	mov	r0,r8
80008a5c:	30 08       	mov	r8,0
80008a5e:	fb 68 06 bb 	st.b	sp[1723],r8
80008a62:	0c 97       	mov	r7,r6
80008a64:	04 94       	mov	r4,r2
80008a66:	06 96       	mov	r6,r3
80008a68:	02 92       	mov	r2,r1
80008a6a:	40 93       	lddsp	r3,sp[0x24]
80008a6c:	40 41       	lddsp	r1,sp[0x10]
80008a6e:	0e 99       	mov	r9,r7
80008a70:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008a74:	40 3b       	lddsp	r11,sp[0xc]
80008a76:	58 0b       	cp.w	r11,0
80008a78:	c1 d0       	breq	80008ab2 <_vfprintf_r+0x1052>
80008a7a:	10 36       	cp.w	r6,r8
80008a7c:	c0 64       	brge	80008a88 <_vfprintf_r+0x1028>
80008a7e:	fa ca f9 44 	sub	r10,sp,-1724
80008a82:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008a86:	c1 d8       	rjmp	80008ac0 <_vfprintf_r+0x1060>
80008a88:	fa c8 f9 50 	sub	r8,sp,-1712
80008a8c:	1a d8       	st.w	--sp,r8
80008a8e:	fa c8 fa b8 	sub	r8,sp,-1352
80008a92:	1a d8       	st.w	--sp,r8
80008a94:	fa c8 fb b4 	sub	r8,sp,-1100
80008a98:	0c 9b       	mov	r11,r6
80008a9a:	1a d8       	st.w	--sp,r8
80008a9c:	04 9a       	mov	r10,r2
80008a9e:	fa c8 f9 40 	sub	r8,sp,-1728
80008aa2:	fa c9 ff b4 	sub	r9,sp,-76
80008aa6:	08 9c       	mov	r12,r4
80008aa8:	fe b0 f6 44 	rcall	80007730 <get_arg>
80008aac:	2f dd       	sub	sp,-12
80008aae:	78 06       	ld.w	r6,r12[0x0]
80008ab0:	c2 08       	rjmp	80008af0 <_vfprintf_r+0x1090>
80008ab2:	2f f7       	sub	r7,-1
80008ab4:	10 39       	cp.w	r9,r8
80008ab6:	c0 84       	brge	80008ac6 <_vfprintf_r+0x1066>
80008ab8:	fa c9 f9 44 	sub	r9,sp,-1724
80008abc:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008ac0:	ec f6 fd 88 	ld.w	r6,r6[-632]
80008ac4:	c1 68       	rjmp	80008af0 <_vfprintf_r+0x1090>
80008ac6:	41 09       	lddsp	r9,sp[0x40]
80008ac8:	59 f8       	cp.w	r8,31
80008aca:	e0 89 00 10 	brgt	80008aea <_vfprintf_r+0x108a>
80008ace:	f2 ca ff fc 	sub	r10,r9,-4
80008ad2:	51 0a       	stdsp	sp[0x40],r10
80008ad4:	72 06       	ld.w	r6,r9[0x0]
80008ad6:	fa ce f9 44 	sub	lr,sp,-1724
80008ada:	fc 08 00 39 	add	r9,lr,r8<<0x3
80008ade:	f3 46 fd 88 	st.w	r9[-632],r6
80008ae2:	2f f8       	sub	r8,-1
80008ae4:	fb 48 06 b4 	st.w	sp[1716],r8
80008ae8:	c0 48       	rjmp	80008af0 <_vfprintf_r+0x1090>
80008aea:	72 06       	ld.w	r6,r9[0x0]
80008aec:	2f c9       	sub	r9,-4
80008aee:	51 09       	stdsp	sp[0x40],r9
80008af0:	40 2c       	lddsp	r12,sp[0x8]
80008af2:	58 0c       	cp.w	r12,0
80008af4:	c1 05       	brlt	80008b14 <_vfprintf_r+0x10b4>
80008af6:	18 9a       	mov	r10,r12
80008af8:	30 0b       	mov	r11,0
80008afa:	0c 9c       	mov	r12,r6
80008afc:	e0 a0 14 58 	rcall	8000b3ac <memchr>
80008b00:	e0 80 02 df 	breq	800090be <_vfprintf_r+0x165e>
80008b04:	f8 06 01 02 	sub	r2,r12,r6
80008b08:	40 2b       	lddsp	r11,sp[0x8]
80008b0a:	16 32       	cp.w	r2,r11
80008b0c:	e0 89 02 d9 	brgt	800090be <_vfprintf_r+0x165e>
80008b10:	e0 8f 02 d4 	bral	800090b8 <_vfprintf_r+0x1658>
80008b14:	30 0a       	mov	r10,0
80008b16:	0c 9c       	mov	r12,r6
80008b18:	50 2a       	stdsp	sp[0x8],r10
80008b1a:	e0 a0 19 33 	rcall	8000bd80 <strlen>
80008b1e:	18 92       	mov	r2,r12
80008b20:	e0 8f 02 d2 	bral	800090c4 <_vfprintf_r+0x1664>
80008b24:	50 a7       	stdsp	sp[0x28],r7
80008b26:	50 80       	stdsp	sp[0x20],r0
80008b28:	0c 97       	mov	r7,r6
80008b2a:	04 94       	mov	r4,r2
80008b2c:	06 96       	mov	r6,r3
80008b2e:	02 92       	mov	r2,r1
80008b30:	40 93       	lddsp	r3,sp[0x24]
80008b32:	10 90       	mov	r0,r8
80008b34:	40 41       	lddsp	r1,sp[0x10]
80008b36:	a5 a5       	sbr	r5,0x4
80008b38:	c0 a8       	rjmp	80008b4c <_vfprintf_r+0x10ec>
80008b3a:	50 a7       	stdsp	sp[0x28],r7
80008b3c:	50 80       	stdsp	sp[0x20],r0
80008b3e:	0c 97       	mov	r7,r6
80008b40:	04 94       	mov	r4,r2
80008b42:	06 96       	mov	r6,r3
80008b44:	02 92       	mov	r2,r1
80008b46:	40 93       	lddsp	r3,sp[0x24]
80008b48:	10 90       	mov	r0,r8
80008b4a:	40 41       	lddsp	r1,sp[0x10]
80008b4c:	ed b5 00 05 	bld	r5,0x5
80008b50:	c5 61       	brne	80008bfc <_vfprintf_r+0x119c>
80008b52:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008b56:	40 39       	lddsp	r9,sp[0xc]
80008b58:	58 09       	cp.w	r9,0
80008b5a:	c2 10       	breq	80008b9c <_vfprintf_r+0x113c>
80008b5c:	10 36       	cp.w	r6,r8
80008b5e:	c0 74       	brge	80008b6c <_vfprintf_r+0x110c>
80008b60:	fa c8 f9 44 	sub	r8,sp,-1724
80008b64:	f0 06 00 36 	add	r6,r8,r6<<0x3
80008b68:	c2 38       	rjmp	80008bae <_vfprintf_r+0x114e>
80008b6a:	d7 03       	nop
80008b6c:	fa c8 f9 50 	sub	r8,sp,-1712
80008b70:	1a d8       	st.w	--sp,r8
80008b72:	fa c8 fa b8 	sub	r8,sp,-1352
80008b76:	1a d8       	st.w	--sp,r8
80008b78:	fa c8 fb b4 	sub	r8,sp,-1100
80008b7c:	1a d8       	st.w	--sp,r8
80008b7e:	fa c8 f9 40 	sub	r8,sp,-1728
80008b82:	fa c9 ff b4 	sub	r9,sp,-76
80008b86:	04 9a       	mov	r10,r2
80008b88:	0c 9b       	mov	r11,r6
80008b8a:	08 9c       	mov	r12,r4
80008b8c:	fe b0 f5 d2 	rcall	80007730 <get_arg>
80008b90:	2f dd       	sub	sp,-12
80008b92:	f8 e8 00 00 	ld.d	r8,r12[0]
80008b96:	fa e9 00 00 	st.d	sp[0],r8
80008b9a:	c2 e8       	rjmp	80008bf6 <_vfprintf_r+0x1196>
80008b9c:	ee ca ff ff 	sub	r10,r7,-1
80008ba0:	10 37       	cp.w	r7,r8
80008ba2:	c0 b4       	brge	80008bb8 <_vfprintf_r+0x1158>
80008ba4:	fa c8 f9 44 	sub	r8,sp,-1724
80008ba8:	14 97       	mov	r7,r10
80008baa:	f0 06 00 36 	add	r6,r8,r6<<0x3
80008bae:	ec ea fd 88 	ld.d	r10,r6[-632]
80008bb2:	fa eb 00 00 	st.d	sp[0],r10
80008bb6:	c2 08       	rjmp	80008bf6 <_vfprintf_r+0x1196>
80008bb8:	41 09       	lddsp	r9,sp[0x40]
80008bba:	59 f8       	cp.w	r8,31
80008bbc:	e0 89 00 16 	brgt	80008be8 <_vfprintf_r+0x1188>
80008bc0:	f2 e6 00 00 	ld.d	r6,r9[0]
80008bc4:	f2 cb ff f8 	sub	r11,r9,-8
80008bc8:	fa e7 00 00 	st.d	sp[0],r6
80008bcc:	51 0b       	stdsp	sp[0x40],r11
80008bce:	fa c6 f9 44 	sub	r6,sp,-1724
80008bd2:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008bd6:	fa e6 00 00 	ld.d	r6,sp[0]
80008bda:	f2 e7 fd 88 	st.d	r9[-632],r6
80008bde:	2f f8       	sub	r8,-1
80008be0:	14 97       	mov	r7,r10
80008be2:	fb 48 06 b4 	st.w	sp[1716],r8
80008be6:	c0 88       	rjmp	80008bf6 <_vfprintf_r+0x1196>
80008be8:	f2 e6 00 00 	ld.d	r6,r9[0]
80008bec:	2f 89       	sub	r9,-8
80008bee:	fa e7 00 00 	st.d	sp[0],r6
80008bf2:	51 09       	stdsp	sp[0x40],r9
80008bf4:	14 97       	mov	r7,r10
80008bf6:	30 18       	mov	r8,1
80008bf8:	e0 8f 01 d0 	bral	80008f98 <_vfprintf_r+0x1538>
80008bfc:	ed b5 00 04 	bld	r5,0x4
80008c00:	c1 61       	brne	80008c2c <_vfprintf_r+0x11cc>
80008c02:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008c06:	40 3e       	lddsp	lr,sp[0xc]
80008c08:	58 0e       	cp.w	lr,0
80008c0a:	c0 80       	breq	80008c1a <_vfprintf_r+0x11ba>
80008c0c:	10 36       	cp.w	r6,r8
80008c0e:	c6 74       	brge	80008cdc <_vfprintf_r+0x127c>
80008c10:	fa cc f9 44 	sub	r12,sp,-1724
80008c14:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008c18:	c8 08       	rjmp	80008d18 <_vfprintf_r+0x12b8>
80008c1a:	ee ca ff ff 	sub	r10,r7,-1
80008c1e:	10 37       	cp.w	r7,r8
80008c20:	c7 f4       	brge	80008d1e <_vfprintf_r+0x12be>
80008c22:	fa cb f9 44 	sub	r11,sp,-1724
80008c26:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008c2a:	c7 68       	rjmp	80008d16 <_vfprintf_r+0x12b6>
80008c2c:	ed b5 00 06 	bld	r5,0x6
80008c30:	c4 a1       	brne	80008cc4 <_vfprintf_r+0x1264>
80008c32:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008c36:	40 3c       	lddsp	r12,sp[0xc]
80008c38:	58 0c       	cp.w	r12,0
80008c3a:	c1 d0       	breq	80008c74 <_vfprintf_r+0x1214>
80008c3c:	10 36       	cp.w	r6,r8
80008c3e:	c0 64       	brge	80008c4a <_vfprintf_r+0x11ea>
80008c40:	fa cb f9 44 	sub	r11,sp,-1724
80008c44:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008c48:	c1 f8       	rjmp	80008c86 <_vfprintf_r+0x1226>
80008c4a:	fa c8 f9 50 	sub	r8,sp,-1712
80008c4e:	1a d8       	st.w	--sp,r8
80008c50:	fa c8 fa b8 	sub	r8,sp,-1352
80008c54:	1a d8       	st.w	--sp,r8
80008c56:	fa c8 fb b4 	sub	r8,sp,-1100
80008c5a:	1a d8       	st.w	--sp,r8
80008c5c:	fa c8 f9 40 	sub	r8,sp,-1728
80008c60:	fa c9 ff b4 	sub	r9,sp,-76
80008c64:	04 9a       	mov	r10,r2
80008c66:	0c 9b       	mov	r11,r6
80008c68:	08 9c       	mov	r12,r4
80008c6a:	fe b0 f5 63 	rcall	80007730 <get_arg>
80008c6e:	2f dd       	sub	sp,-12
80008c70:	98 18       	ld.sh	r8,r12[0x2]
80008c72:	c2 68       	rjmp	80008cbe <_vfprintf_r+0x125e>
80008c74:	ee ca ff ff 	sub	r10,r7,-1
80008c78:	10 37       	cp.w	r7,r8
80008c7a:	c0 94       	brge	80008c8c <_vfprintf_r+0x122c>
80008c7c:	fa c9 f9 44 	sub	r9,sp,-1724
80008c80:	14 97       	mov	r7,r10
80008c82:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008c86:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008c8a:	c1 a8       	rjmp	80008cbe <_vfprintf_r+0x125e>
80008c8c:	41 09       	lddsp	r9,sp[0x40]
80008c8e:	59 f8       	cp.w	r8,31
80008c90:	e0 89 00 13 	brgt	80008cb6 <_vfprintf_r+0x1256>
80008c94:	f2 cb ff fc 	sub	r11,r9,-4
80008c98:	51 0b       	stdsp	sp[0x40],r11
80008c9a:	72 09       	ld.w	r9,r9[0x0]
80008c9c:	fa c6 f9 44 	sub	r6,sp,-1724
80008ca0:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008ca4:	2f f8       	sub	r8,-1
80008ca6:	f7 49 fd 88 	st.w	r11[-632],r9
80008caa:	fb 48 06 b4 	st.w	sp[1716],r8
80008cae:	14 97       	mov	r7,r10
80008cb0:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008cb4:	c0 58       	rjmp	80008cbe <_vfprintf_r+0x125e>
80008cb6:	92 18       	ld.sh	r8,r9[0x2]
80008cb8:	14 97       	mov	r7,r10
80008cba:	2f c9       	sub	r9,-4
80008cbc:	51 09       	stdsp	sp[0x40],r9
80008cbe:	5c 78       	castu.h	r8
80008cc0:	50 18       	stdsp	sp[0x4],r8
80008cc2:	c4 68       	rjmp	80008d4e <_vfprintf_r+0x12ee>
80008cc4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008cc8:	40 3c       	lddsp	r12,sp[0xc]
80008cca:	58 0c       	cp.w	r12,0
80008ccc:	c1 d0       	breq	80008d06 <_vfprintf_r+0x12a6>
80008cce:	10 36       	cp.w	r6,r8
80008cd0:	c0 64       	brge	80008cdc <_vfprintf_r+0x127c>
80008cd2:	fa cb f9 44 	sub	r11,sp,-1724
80008cd6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008cda:	c1 f8       	rjmp	80008d18 <_vfprintf_r+0x12b8>
80008cdc:	fa c8 f9 50 	sub	r8,sp,-1712
80008ce0:	1a d8       	st.w	--sp,r8
80008ce2:	fa c8 fa b8 	sub	r8,sp,-1352
80008ce6:	0c 9b       	mov	r11,r6
80008ce8:	1a d8       	st.w	--sp,r8
80008cea:	fa c8 fb b4 	sub	r8,sp,-1100
80008cee:	04 9a       	mov	r10,r2
80008cf0:	1a d8       	st.w	--sp,r8
80008cf2:	08 9c       	mov	r12,r4
80008cf4:	fa c8 f9 40 	sub	r8,sp,-1728
80008cf8:	fa c9 ff b4 	sub	r9,sp,-76
80008cfc:	fe b0 f5 1a 	rcall	80007730 <get_arg>
80008d00:	2f dd       	sub	sp,-12
80008d02:	78 0b       	ld.w	r11,r12[0x0]
80008d04:	c2 48       	rjmp	80008d4c <_vfprintf_r+0x12ec>
80008d06:	ee ca ff ff 	sub	r10,r7,-1
80008d0a:	10 37       	cp.w	r7,r8
80008d0c:	c0 94       	brge	80008d1e <_vfprintf_r+0x12be>
80008d0e:	fa c9 f9 44 	sub	r9,sp,-1724
80008d12:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008d16:	14 97       	mov	r7,r10
80008d18:	ec fb fd 88 	ld.w	r11,r6[-632]
80008d1c:	c1 88       	rjmp	80008d4c <_vfprintf_r+0x12ec>
80008d1e:	41 09       	lddsp	r9,sp[0x40]
80008d20:	59 f8       	cp.w	r8,31
80008d22:	e0 89 00 11 	brgt	80008d44 <_vfprintf_r+0x12e4>
80008d26:	f2 cb ff fc 	sub	r11,r9,-4
80008d2a:	51 0b       	stdsp	sp[0x40],r11
80008d2c:	fa c6 f9 44 	sub	r6,sp,-1724
80008d30:	72 0b       	ld.w	r11,r9[0x0]
80008d32:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008d36:	f3 4b fd 88 	st.w	r9[-632],r11
80008d3a:	2f f8       	sub	r8,-1
80008d3c:	14 97       	mov	r7,r10
80008d3e:	fb 48 06 b4 	st.w	sp[1716],r8
80008d42:	c0 58       	rjmp	80008d4c <_vfprintf_r+0x12ec>
80008d44:	72 0b       	ld.w	r11,r9[0x0]
80008d46:	14 97       	mov	r7,r10
80008d48:	2f c9       	sub	r9,-4
80008d4a:	51 09       	stdsp	sp[0x40],r9
80008d4c:	50 1b       	stdsp	sp[0x4],r11
80008d4e:	30 0e       	mov	lr,0
80008d50:	30 18       	mov	r8,1
80008d52:	50 0e       	stdsp	sp[0x0],lr
80008d54:	c2 29       	rjmp	80008f98 <_vfprintf_r+0x1538>
80008d56:	50 a7       	stdsp	sp[0x28],r7
80008d58:	50 80       	stdsp	sp[0x20],r0
80008d5a:	0c 97       	mov	r7,r6
80008d5c:	04 94       	mov	r4,r2
80008d5e:	06 96       	mov	r6,r3
80008d60:	02 92       	mov	r2,r1
80008d62:	fe cc b9 9e 	sub	r12,pc,-18018
80008d66:	40 93       	lddsp	r3,sp[0x24]
80008d68:	10 90       	mov	r0,r8
80008d6a:	40 41       	lddsp	r1,sp[0x10]
80008d6c:	50 dc       	stdsp	sp[0x34],r12
80008d6e:	ed b5 00 05 	bld	r5,0x5
80008d72:	c5 51       	brne	80008e1c <_vfprintf_r+0x13bc>
80008d74:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008d78:	40 3b       	lddsp	r11,sp[0xc]
80008d7a:	58 0b       	cp.w	r11,0
80008d7c:	c2 20       	breq	80008dc0 <_vfprintf_r+0x1360>
80008d7e:	10 36       	cp.w	r6,r8
80008d80:	c0 a4       	brge	80008d94 <_vfprintf_r+0x1334>
80008d82:	fa ca f9 44 	sub	r10,sp,-1724
80008d86:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008d8a:	ec e8 fd 88 	ld.d	r8,r6[-632]
80008d8e:	fa e9 00 00 	st.d	sp[0],r8
80008d92:	cf 28       	rjmp	80008f76 <_vfprintf_r+0x1516>
80008d94:	fa c8 f9 50 	sub	r8,sp,-1712
80008d98:	1a d8       	st.w	--sp,r8
80008d9a:	fa c8 fa b8 	sub	r8,sp,-1352
80008d9e:	04 9a       	mov	r10,r2
80008da0:	1a d8       	st.w	--sp,r8
80008da2:	0c 9b       	mov	r11,r6
80008da4:	fa c8 fb b4 	sub	r8,sp,-1100
80008da8:	08 9c       	mov	r12,r4
80008daa:	1a d8       	st.w	--sp,r8
80008dac:	fa c8 f9 40 	sub	r8,sp,-1728
80008db0:	fa c9 ff b4 	sub	r9,sp,-76
80008db4:	fe b0 f4 be 	rcall	80007730 <get_arg>
80008db8:	2f dd       	sub	sp,-12
80008dba:	f8 ea 00 00 	ld.d	r10,r12[0]
80008dbe:	c0 c8       	rjmp	80008dd6 <_vfprintf_r+0x1376>
80008dc0:	ee ca ff ff 	sub	r10,r7,-1
80008dc4:	10 37       	cp.w	r7,r8
80008dc6:	c0 b4       	brge	80008ddc <_vfprintf_r+0x137c>
80008dc8:	fa c9 f9 44 	sub	r9,sp,-1724
80008dcc:	14 97       	mov	r7,r10
80008dce:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008dd2:	ec ea fd 88 	ld.d	r10,r6[-632]
80008dd6:	fa eb 00 00 	st.d	sp[0],r10
80008dda:	cc e8       	rjmp	80008f76 <_vfprintf_r+0x1516>
80008ddc:	41 09       	lddsp	r9,sp[0x40]
80008dde:	59 f8       	cp.w	r8,31
80008de0:	e0 89 00 16 	brgt	80008e0c <_vfprintf_r+0x13ac>
80008de4:	f2 e6 00 00 	ld.d	r6,r9[0]
80008de8:	f2 cb ff f8 	sub	r11,r9,-8
80008dec:	fa e7 00 00 	st.d	sp[0],r6
80008df0:	51 0b       	stdsp	sp[0x40],r11
80008df2:	fa c6 f9 44 	sub	r6,sp,-1724
80008df6:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008dfa:	fa e6 00 00 	ld.d	r6,sp[0]
80008dfe:	f2 e7 fd 88 	st.d	r9[-632],r6
80008e02:	2f f8       	sub	r8,-1
80008e04:	14 97       	mov	r7,r10
80008e06:	fb 48 06 b4 	st.w	sp[1716],r8
80008e0a:	cb 68       	rjmp	80008f76 <_vfprintf_r+0x1516>
80008e0c:	f2 e6 00 00 	ld.d	r6,r9[0]
80008e10:	2f 89       	sub	r9,-8
80008e12:	fa e7 00 00 	st.d	sp[0],r6
80008e16:	51 09       	stdsp	sp[0x40],r9
80008e18:	14 97       	mov	r7,r10
80008e1a:	ca e8       	rjmp	80008f76 <_vfprintf_r+0x1516>
80008e1c:	ed b5 00 04 	bld	r5,0x4
80008e20:	c1 71       	brne	80008e4e <_vfprintf_r+0x13ee>
80008e22:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008e26:	40 3e       	lddsp	lr,sp[0xc]
80008e28:	58 0e       	cp.w	lr,0
80008e2a:	c0 80       	breq	80008e3a <_vfprintf_r+0x13da>
80008e2c:	10 36       	cp.w	r6,r8
80008e2e:	c6 94       	brge	80008f00 <_vfprintf_r+0x14a0>
80008e30:	fa cc f9 44 	sub	r12,sp,-1724
80008e34:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008e38:	c8 28       	rjmp	80008f3c <_vfprintf_r+0x14dc>
80008e3a:	ee ca ff ff 	sub	r10,r7,-1
80008e3e:	10 37       	cp.w	r7,r8
80008e40:	e0 84 00 81 	brge	80008f42 <_vfprintf_r+0x14e2>
80008e44:	fa cb f9 44 	sub	r11,sp,-1724
80008e48:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008e4c:	c7 78       	rjmp	80008f3a <_vfprintf_r+0x14da>
80008e4e:	ed b5 00 06 	bld	r5,0x6
80008e52:	c4 b1       	brne	80008ee8 <_vfprintf_r+0x1488>
80008e54:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008e58:	40 3c       	lddsp	r12,sp[0xc]
80008e5a:	58 0c       	cp.w	r12,0
80008e5c:	c1 d0       	breq	80008e96 <_vfprintf_r+0x1436>
80008e5e:	10 36       	cp.w	r6,r8
80008e60:	c0 64       	brge	80008e6c <_vfprintf_r+0x140c>
80008e62:	fa cb f9 44 	sub	r11,sp,-1724
80008e66:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008e6a:	c1 f8       	rjmp	80008ea8 <_vfprintf_r+0x1448>
80008e6c:	fa c8 f9 50 	sub	r8,sp,-1712
80008e70:	1a d8       	st.w	--sp,r8
80008e72:	fa c8 fa b8 	sub	r8,sp,-1352
80008e76:	1a d8       	st.w	--sp,r8
80008e78:	fa c8 fb b4 	sub	r8,sp,-1100
80008e7c:	1a d8       	st.w	--sp,r8
80008e7e:	fa c8 f9 40 	sub	r8,sp,-1728
80008e82:	fa c9 ff b4 	sub	r9,sp,-76
80008e86:	04 9a       	mov	r10,r2
80008e88:	0c 9b       	mov	r11,r6
80008e8a:	08 9c       	mov	r12,r4
80008e8c:	fe b0 f4 52 	rcall	80007730 <get_arg>
80008e90:	2f dd       	sub	sp,-12
80008e92:	98 18       	ld.sh	r8,r12[0x2]
80008e94:	c2 78       	rjmp	80008ee2 <_vfprintf_r+0x1482>
80008e96:	ee ca ff ff 	sub	r10,r7,-1
80008e9a:	10 37       	cp.w	r7,r8
80008e9c:	c0 a4       	brge	80008eb0 <_vfprintf_r+0x1450>
80008e9e:	fa c9 f9 44 	sub	r9,sp,-1724
80008ea2:	14 97       	mov	r7,r10
80008ea4:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008ea8:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008eac:	c1 b8       	rjmp	80008ee2 <_vfprintf_r+0x1482>
80008eae:	d7 03       	nop
80008eb0:	41 09       	lddsp	r9,sp[0x40]
80008eb2:	59 f8       	cp.w	r8,31
80008eb4:	e0 89 00 13 	brgt	80008eda <_vfprintf_r+0x147a>
80008eb8:	f2 cb ff fc 	sub	r11,r9,-4
80008ebc:	51 0b       	stdsp	sp[0x40],r11
80008ebe:	72 09       	ld.w	r9,r9[0x0]
80008ec0:	fa c6 f9 44 	sub	r6,sp,-1724
80008ec4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008ec8:	2f f8       	sub	r8,-1
80008eca:	f7 49 fd 88 	st.w	r11[-632],r9
80008ece:	fb 48 06 b4 	st.w	sp[1716],r8
80008ed2:	14 97       	mov	r7,r10
80008ed4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008ed8:	c0 58       	rjmp	80008ee2 <_vfprintf_r+0x1482>
80008eda:	92 18       	ld.sh	r8,r9[0x2]
80008edc:	14 97       	mov	r7,r10
80008ede:	2f c9       	sub	r9,-4
80008ee0:	51 09       	stdsp	sp[0x40],r9
80008ee2:	5c 78       	castu.h	r8
80008ee4:	50 18       	stdsp	sp[0x4],r8
80008ee6:	c4 68       	rjmp	80008f72 <_vfprintf_r+0x1512>
80008ee8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008eec:	40 3c       	lddsp	r12,sp[0xc]
80008eee:	58 0c       	cp.w	r12,0
80008ef0:	c1 d0       	breq	80008f2a <_vfprintf_r+0x14ca>
80008ef2:	10 36       	cp.w	r6,r8
80008ef4:	c0 64       	brge	80008f00 <_vfprintf_r+0x14a0>
80008ef6:	fa cb f9 44 	sub	r11,sp,-1724
80008efa:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008efe:	c1 f8       	rjmp	80008f3c <_vfprintf_r+0x14dc>
80008f00:	fa c8 f9 50 	sub	r8,sp,-1712
80008f04:	1a d8       	st.w	--sp,r8
80008f06:	fa c8 fa b8 	sub	r8,sp,-1352
80008f0a:	0c 9b       	mov	r11,r6
80008f0c:	1a d8       	st.w	--sp,r8
80008f0e:	fa c8 fb b4 	sub	r8,sp,-1100
80008f12:	04 9a       	mov	r10,r2
80008f14:	1a d8       	st.w	--sp,r8
80008f16:	08 9c       	mov	r12,r4
80008f18:	fa c8 f9 40 	sub	r8,sp,-1728
80008f1c:	fa c9 ff b4 	sub	r9,sp,-76
80008f20:	fe b0 f4 08 	rcall	80007730 <get_arg>
80008f24:	2f dd       	sub	sp,-12
80008f26:	78 0b       	ld.w	r11,r12[0x0]
80008f28:	c2 48       	rjmp	80008f70 <_vfprintf_r+0x1510>
80008f2a:	ee ca ff ff 	sub	r10,r7,-1
80008f2e:	10 37       	cp.w	r7,r8
80008f30:	c0 94       	brge	80008f42 <_vfprintf_r+0x14e2>
80008f32:	fa c9 f9 44 	sub	r9,sp,-1724
80008f36:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008f3a:	14 97       	mov	r7,r10
80008f3c:	ec fb fd 88 	ld.w	r11,r6[-632]
80008f40:	c1 88       	rjmp	80008f70 <_vfprintf_r+0x1510>
80008f42:	41 09       	lddsp	r9,sp[0x40]
80008f44:	59 f8       	cp.w	r8,31
80008f46:	e0 89 00 11 	brgt	80008f68 <_vfprintf_r+0x1508>
80008f4a:	f2 cb ff fc 	sub	r11,r9,-4
80008f4e:	51 0b       	stdsp	sp[0x40],r11
80008f50:	fa c6 f9 44 	sub	r6,sp,-1724
80008f54:	72 0b       	ld.w	r11,r9[0x0]
80008f56:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008f5a:	f3 4b fd 88 	st.w	r9[-632],r11
80008f5e:	2f f8       	sub	r8,-1
80008f60:	14 97       	mov	r7,r10
80008f62:	fb 48 06 b4 	st.w	sp[1716],r8
80008f66:	c0 58       	rjmp	80008f70 <_vfprintf_r+0x1510>
80008f68:	72 0b       	ld.w	r11,r9[0x0]
80008f6a:	14 97       	mov	r7,r10
80008f6c:	2f c9       	sub	r9,-4
80008f6e:	51 09       	stdsp	sp[0x40],r9
80008f70:	50 1b       	stdsp	sp[0x4],r11
80008f72:	30 0e       	mov	lr,0
80008f74:	50 0e       	stdsp	sp[0x0],lr
80008f76:	40 08       	lddsp	r8,sp[0x0]
80008f78:	40 1c       	lddsp	r12,sp[0x4]
80008f7a:	18 48       	or	r8,r12
80008f7c:	5f 19       	srne	r9
80008f7e:	0a 98       	mov	r8,r5
80008f80:	eb e9 00 09 	and	r9,r5,r9
80008f84:	a1 b8       	sbr	r8,0x1
80008f86:	58 09       	cp.w	r9,0
80008f88:	c0 70       	breq	80008f96 <_vfprintf_r+0x1536>
80008f8a:	10 95       	mov	r5,r8
80008f8c:	fb 60 06 b9 	st.b	sp[1721],r0
80008f90:	33 08       	mov	r8,48
80008f92:	fb 68 06 b8 	st.b	sp[1720],r8
80008f96:	30 28       	mov	r8,2
80008f98:	30 09       	mov	r9,0
80008f9a:	fb 69 06 bb 	st.b	sp[1723],r9
80008f9e:	0a 99       	mov	r9,r5
80008fa0:	a7 d9       	cbr	r9,0x7
80008fa2:	40 2b       	lddsp	r11,sp[0x8]
80008fa4:	40 16       	lddsp	r6,sp[0x4]
80008fa6:	58 0b       	cp.w	r11,0
80008fa8:	5f 1a       	srne	r10
80008faa:	f2 05 17 40 	movge	r5,r9
80008fae:	fa c2 f9 78 	sub	r2,sp,-1672
80008fb2:	40 09       	lddsp	r9,sp[0x0]
80008fb4:	0c 49       	or	r9,r6
80008fb6:	5f 19       	srne	r9
80008fb8:	f5 e9 10 09 	or	r9,r10,r9
80008fbc:	c5 c0       	breq	80009074 <_vfprintf_r+0x1614>
80008fbe:	30 19       	mov	r9,1
80008fc0:	f2 08 18 00 	cp.b	r8,r9
80008fc4:	c0 60       	breq	80008fd0 <_vfprintf_r+0x1570>
80008fc6:	30 29       	mov	r9,2
80008fc8:	f2 08 18 00 	cp.b	r8,r9
80008fcc:	c0 41       	brne	80008fd4 <_vfprintf_r+0x1574>
80008fce:	c3 c8       	rjmp	80009046 <_vfprintf_r+0x15e6>
80008fd0:	04 96       	mov	r6,r2
80008fd2:	c3 08       	rjmp	80009032 <_vfprintf_r+0x15d2>
80008fd4:	04 96       	mov	r6,r2
80008fd6:	fa e8 00 00 	ld.d	r8,sp[0]
80008fda:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80008fde:	2d 0a       	sub	r10,-48
80008fe0:	0c fa       	st.b	--r6,r10
80008fe2:	f0 0b 16 03 	lsr	r11,r8,0x3
80008fe6:	f2 0c 16 03 	lsr	r12,r9,0x3
80008fea:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80008fee:	18 99       	mov	r9,r12
80008ff0:	16 98       	mov	r8,r11
80008ff2:	58 08       	cp.w	r8,0
80008ff4:	5c 29       	cpc	r9
80008ff6:	cf 21       	brne	80008fda <_vfprintf_r+0x157a>
80008ff8:	fa e9 00 00 	st.d	sp[0],r8
80008ffc:	ed b5 00 00 	bld	r5,0x0
80009000:	c4 51       	brne	8000908a <_vfprintf_r+0x162a>
80009002:	33 09       	mov	r9,48
80009004:	f2 0a 18 00 	cp.b	r10,r9
80009008:	c4 10       	breq	8000908a <_vfprintf_r+0x162a>
8000900a:	0c f9       	st.b	--r6,r9
8000900c:	c3 f8       	rjmp	8000908a <_vfprintf_r+0x162a>
8000900e:	fa ea 00 00 	ld.d	r10,sp[0]
80009012:	30 a8       	mov	r8,10
80009014:	30 09       	mov	r9,0
80009016:	e0 a0 1c ff 	rcall	8000ca14 <__avr32_umod64>
8000901a:	30 a8       	mov	r8,10
8000901c:	2d 0a       	sub	r10,-48
8000901e:	30 09       	mov	r9,0
80009020:	ac 8a       	st.b	r6[0x0],r10
80009022:	fa ea 00 00 	ld.d	r10,sp[0]
80009026:	fe b0 f1 93 	rcall	8000734c <__avr32_udiv64>
8000902a:	16 99       	mov	r9,r11
8000902c:	14 98       	mov	r8,r10
8000902e:	fa e9 00 00 	st.d	sp[0],r8
80009032:	20 16       	sub	r6,1
80009034:	fa ea 00 00 	ld.d	r10,sp[0]
80009038:	58 9a       	cp.w	r10,9
8000903a:	5c 2b       	cpc	r11
8000903c:	fe 9b ff e9 	brhi	8000900e <_vfprintf_r+0x15ae>
80009040:	1b f8       	ld.ub	r8,sp[0x7]
80009042:	2d 08       	sub	r8,-48
80009044:	c2 08       	rjmp	80009084 <_vfprintf_r+0x1624>
80009046:	04 96       	mov	r6,r2
80009048:	fa e8 00 00 	ld.d	r8,sp[0]
8000904c:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80009050:	40 de       	lddsp	lr,sp[0x34]
80009052:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80009056:	0c fa       	st.b	--r6,r10
80009058:	f2 0b 16 04 	lsr	r11,r9,0x4
8000905c:	f0 0a 16 04 	lsr	r10,r8,0x4
80009060:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80009064:	16 99       	mov	r9,r11
80009066:	14 98       	mov	r8,r10
80009068:	58 08       	cp.w	r8,0
8000906a:	5c 29       	cpc	r9
8000906c:	cf 01       	brne	8000904c <_vfprintf_r+0x15ec>
8000906e:	fa e9 00 00 	st.d	sp[0],r8
80009072:	c0 c8       	rjmp	8000908a <_vfprintf_r+0x162a>
80009074:	58 08       	cp.w	r8,0
80009076:	c0 91       	brne	80009088 <_vfprintf_r+0x1628>
80009078:	ed b5 00 00 	bld	r5,0x0
8000907c:	c0 61       	brne	80009088 <_vfprintf_r+0x1628>
8000907e:	fa c6 f9 79 	sub	r6,sp,-1671
80009082:	33 08       	mov	r8,48
80009084:	ac 88       	st.b	r6[0x0],r8
80009086:	c0 28       	rjmp	8000908a <_vfprintf_r+0x162a>
80009088:	04 96       	mov	r6,r2
8000908a:	0c 12       	sub	r2,r6
8000908c:	c1 c8       	rjmp	800090c4 <_vfprintf_r+0x1664>
8000908e:	50 a7       	stdsp	sp[0x28],r7
80009090:	50 80       	stdsp	sp[0x20],r0
80009092:	40 93       	lddsp	r3,sp[0x24]
80009094:	0c 97       	mov	r7,r6
80009096:	10 90       	mov	r0,r8
80009098:	04 94       	mov	r4,r2
8000909a:	40 41       	lddsp	r1,sp[0x10]
8000909c:	58 08       	cp.w	r8,0
8000909e:	e0 80 04 4f 	breq	8000993c <_vfprintf_r+0x1edc>
800090a2:	fb 68 06 60 	st.b	sp[1632],r8
800090a6:	30 0c       	mov	r12,0
800090a8:	30 08       	mov	r8,0
800090aa:	30 12       	mov	r2,1
800090ac:	fb 68 06 bb 	st.b	sp[1723],r8
800090b0:	50 2c       	stdsp	sp[0x8],r12
800090b2:	fa c6 f9 a0 	sub	r6,sp,-1632
800090b6:	c0 78       	rjmp	800090c4 <_vfprintf_r+0x1664>
800090b8:	30 0b       	mov	r11,0
800090ba:	50 2b       	stdsp	sp[0x8],r11
800090bc:	c0 48       	rjmp	800090c4 <_vfprintf_r+0x1664>
800090be:	40 22       	lddsp	r2,sp[0x8]
800090c0:	30 0a       	mov	r10,0
800090c2:	50 2a       	stdsp	sp[0x8],r10
800090c4:	40 29       	lddsp	r9,sp[0x8]
800090c6:	e4 09 0c 49 	max	r9,r2,r9
800090ca:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800090ce:	50 39       	stdsp	sp[0xc],r9
800090d0:	0a 9e       	mov	lr,r5
800090d2:	30 09       	mov	r9,0
800090d4:	e2 1e 00 02 	andl	lr,0x2,COH
800090d8:	f2 08 18 00 	cp.b	r8,r9
800090dc:	fb f8 10 03 	ld.wne	r8,sp[0xc]
800090e0:	f7 b8 01 ff 	subne	r8,-1
800090e4:	fb f8 1a 03 	st.wne	sp[0xc],r8
800090e8:	0a 9b       	mov	r11,r5
800090ea:	58 0e       	cp.w	lr,0
800090ec:	fb fc 10 03 	ld.wne	r12,sp[0xc]
800090f0:	f7 bc 01 fe 	subne	r12,-2
800090f4:	fb fc 1a 03 	st.wne	sp[0xc],r12
800090f8:	e2 1b 00 84 	andl	r11,0x84,COH
800090fc:	50 fe       	stdsp	sp[0x3c],lr
800090fe:	50 9b       	stdsp	sp[0x24],r11
80009100:	c4 71       	brne	8000918e <_vfprintf_r+0x172e>
80009102:	40 8a       	lddsp	r10,sp[0x20]
80009104:	40 39       	lddsp	r9,sp[0xc]
80009106:	12 1a       	sub	r10,r9
80009108:	50 4a       	stdsp	sp[0x10],r10
8000910a:	58 0a       	cp.w	r10,0
8000910c:	e0 89 00 20 	brgt	8000914c <_vfprintf_r+0x16ec>
80009110:	c3 f8       	rjmp	8000918e <_vfprintf_r+0x172e>
80009112:	2f 09       	sub	r9,-16
80009114:	2f f8       	sub	r8,-1
80009116:	fe ce bd 3a 	sub	lr,pc,-17094
8000911a:	31 0c       	mov	r12,16
8000911c:	fb 49 06 90 	st.w	sp[1680],r9
80009120:	87 0e       	st.w	r3[0x0],lr
80009122:	87 1c       	st.w	r3[0x4],r12
80009124:	fb 48 06 8c 	st.w	sp[1676],r8
80009128:	58 78       	cp.w	r8,7
8000912a:	e0 89 00 04 	brgt	80009132 <_vfprintf_r+0x16d2>
8000912e:	2f 83       	sub	r3,-8
80009130:	c0 b8       	rjmp	80009146 <_vfprintf_r+0x16e6>
80009132:	fa ca f9 78 	sub	r10,sp,-1672
80009136:	02 9b       	mov	r11,r1
80009138:	08 9c       	mov	r12,r4
8000913a:	fe b0 f4 85 	rcall	80007a44 <__sprint_r>
8000913e:	e0 81 04 10 	brne	8000995e <_vfprintf_r+0x1efe>
80009142:	fa c3 f9 e0 	sub	r3,sp,-1568
80009146:	40 4b       	lddsp	r11,sp[0x10]
80009148:	21 0b       	sub	r11,16
8000914a:	50 4b       	stdsp	sp[0x10],r11
8000914c:	fa f9 06 90 	ld.w	r9,sp[1680]
80009150:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009154:	fe ca bd 78 	sub	r10,pc,-17032
80009158:	40 4e       	lddsp	lr,sp[0x10]
8000915a:	59 0e       	cp.w	lr,16
8000915c:	fe 99 ff db 	brgt	80009112 <_vfprintf_r+0x16b2>
80009160:	1c 09       	add	r9,lr
80009162:	2f f8       	sub	r8,-1
80009164:	87 0a       	st.w	r3[0x0],r10
80009166:	fb 49 06 90 	st.w	sp[1680],r9
8000916a:	87 1e       	st.w	r3[0x4],lr
8000916c:	fb 48 06 8c 	st.w	sp[1676],r8
80009170:	58 78       	cp.w	r8,7
80009172:	e0 89 00 04 	brgt	8000917a <_vfprintf_r+0x171a>
80009176:	2f 83       	sub	r3,-8
80009178:	c0 b8       	rjmp	8000918e <_vfprintf_r+0x172e>
8000917a:	fa ca f9 78 	sub	r10,sp,-1672
8000917e:	02 9b       	mov	r11,r1
80009180:	08 9c       	mov	r12,r4
80009182:	fe b0 f4 61 	rcall	80007a44 <__sprint_r>
80009186:	e0 81 03 ec 	brne	8000995e <_vfprintf_r+0x1efe>
8000918a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000918e:	30 09       	mov	r9,0
80009190:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80009194:	f2 08 18 00 	cp.b	r8,r9
80009198:	c1 f0       	breq	800091d6 <_vfprintf_r+0x1776>
8000919a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000919e:	fa c9 f9 45 	sub	r9,sp,-1723
800091a2:	2f f8       	sub	r8,-1
800091a4:	87 09       	st.w	r3[0x0],r9
800091a6:	fb 48 06 90 	st.w	sp[1680],r8
800091aa:	30 19       	mov	r9,1
800091ac:	fa f8 06 8c 	ld.w	r8,sp[1676]
800091b0:	87 19       	st.w	r3[0x4],r9
800091b2:	2f f8       	sub	r8,-1
800091b4:	fb 48 06 8c 	st.w	sp[1676],r8
800091b8:	58 78       	cp.w	r8,7
800091ba:	e0 89 00 04 	brgt	800091c2 <_vfprintf_r+0x1762>
800091be:	2f 83       	sub	r3,-8
800091c0:	c0 b8       	rjmp	800091d6 <_vfprintf_r+0x1776>
800091c2:	fa ca f9 78 	sub	r10,sp,-1672
800091c6:	02 9b       	mov	r11,r1
800091c8:	08 9c       	mov	r12,r4
800091ca:	fe b0 f4 3d 	rcall	80007a44 <__sprint_r>
800091ce:	e0 81 03 c8 	brne	8000995e <_vfprintf_r+0x1efe>
800091d2:	fa c3 f9 e0 	sub	r3,sp,-1568
800091d6:	40 fc       	lddsp	r12,sp[0x3c]
800091d8:	58 0c       	cp.w	r12,0
800091da:	c1 f0       	breq	80009218 <_vfprintf_r+0x17b8>
800091dc:	fa f8 06 90 	ld.w	r8,sp[1680]
800091e0:	fa c9 f9 48 	sub	r9,sp,-1720
800091e4:	2f e8       	sub	r8,-2
800091e6:	87 09       	st.w	r3[0x0],r9
800091e8:	fb 48 06 90 	st.w	sp[1680],r8
800091ec:	30 29       	mov	r9,2
800091ee:	fa f8 06 8c 	ld.w	r8,sp[1676]
800091f2:	87 19       	st.w	r3[0x4],r9
800091f4:	2f f8       	sub	r8,-1
800091f6:	fb 48 06 8c 	st.w	sp[1676],r8
800091fa:	58 78       	cp.w	r8,7
800091fc:	e0 89 00 04 	brgt	80009204 <_vfprintf_r+0x17a4>
80009200:	2f 83       	sub	r3,-8
80009202:	c0 b8       	rjmp	80009218 <_vfprintf_r+0x17b8>
80009204:	fa ca f9 78 	sub	r10,sp,-1672
80009208:	02 9b       	mov	r11,r1
8000920a:	08 9c       	mov	r12,r4
8000920c:	fe b0 f4 1c 	rcall	80007a44 <__sprint_r>
80009210:	e0 81 03 a7 	brne	8000995e <_vfprintf_r+0x1efe>
80009214:	fa c3 f9 e0 	sub	r3,sp,-1568
80009218:	40 9b       	lddsp	r11,sp[0x24]
8000921a:	e0 4b 00 80 	cp.w	r11,128
8000921e:	c4 71       	brne	800092ac <_vfprintf_r+0x184c>
80009220:	40 8a       	lddsp	r10,sp[0x20]
80009222:	40 39       	lddsp	r9,sp[0xc]
80009224:	12 1a       	sub	r10,r9
80009226:	50 4a       	stdsp	sp[0x10],r10
80009228:	58 0a       	cp.w	r10,0
8000922a:	e0 89 00 20 	brgt	8000926a <_vfprintf_r+0x180a>
8000922e:	c3 f8       	rjmp	800092ac <_vfprintf_r+0x184c>
80009230:	2f 09       	sub	r9,-16
80009232:	2f f8       	sub	r8,-1
80009234:	fe ce be 48 	sub	lr,pc,-16824
80009238:	31 0c       	mov	r12,16
8000923a:	fb 49 06 90 	st.w	sp[1680],r9
8000923e:	87 0e       	st.w	r3[0x0],lr
80009240:	87 1c       	st.w	r3[0x4],r12
80009242:	fb 48 06 8c 	st.w	sp[1676],r8
80009246:	58 78       	cp.w	r8,7
80009248:	e0 89 00 04 	brgt	80009250 <_vfprintf_r+0x17f0>
8000924c:	2f 83       	sub	r3,-8
8000924e:	c0 b8       	rjmp	80009264 <_vfprintf_r+0x1804>
80009250:	fa ca f9 78 	sub	r10,sp,-1672
80009254:	02 9b       	mov	r11,r1
80009256:	08 9c       	mov	r12,r4
80009258:	fe b0 f3 f6 	rcall	80007a44 <__sprint_r>
8000925c:	e0 81 03 81 	brne	8000995e <_vfprintf_r+0x1efe>
80009260:	fa c3 f9 e0 	sub	r3,sp,-1568
80009264:	40 4b       	lddsp	r11,sp[0x10]
80009266:	21 0b       	sub	r11,16
80009268:	50 4b       	stdsp	sp[0x10],r11
8000926a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000926e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009272:	fe ca be 86 	sub	r10,pc,-16762
80009276:	40 4e       	lddsp	lr,sp[0x10]
80009278:	59 0e       	cp.w	lr,16
8000927a:	fe 99 ff db 	brgt	80009230 <_vfprintf_r+0x17d0>
8000927e:	1c 09       	add	r9,lr
80009280:	2f f8       	sub	r8,-1
80009282:	87 0a       	st.w	r3[0x0],r10
80009284:	fb 49 06 90 	st.w	sp[1680],r9
80009288:	87 1e       	st.w	r3[0x4],lr
8000928a:	fb 48 06 8c 	st.w	sp[1676],r8
8000928e:	58 78       	cp.w	r8,7
80009290:	e0 89 00 04 	brgt	80009298 <_vfprintf_r+0x1838>
80009294:	2f 83       	sub	r3,-8
80009296:	c0 b8       	rjmp	800092ac <_vfprintf_r+0x184c>
80009298:	fa ca f9 78 	sub	r10,sp,-1672
8000929c:	02 9b       	mov	r11,r1
8000929e:	08 9c       	mov	r12,r4
800092a0:	fe b0 f3 d2 	rcall	80007a44 <__sprint_r>
800092a4:	e0 81 03 5d 	brne	8000995e <_vfprintf_r+0x1efe>
800092a8:	fa c3 f9 e0 	sub	r3,sp,-1568
800092ac:	40 2c       	lddsp	r12,sp[0x8]
800092ae:	04 1c       	sub	r12,r2
800092b0:	50 2c       	stdsp	sp[0x8],r12
800092b2:	58 0c       	cp.w	r12,0
800092b4:	e0 89 00 20 	brgt	800092f4 <_vfprintf_r+0x1894>
800092b8:	c3 f8       	rjmp	80009336 <_vfprintf_r+0x18d6>
800092ba:	2f 09       	sub	r9,-16
800092bc:	2f f8       	sub	r8,-1
800092be:	fe cb be d2 	sub	r11,pc,-16686
800092c2:	31 0a       	mov	r10,16
800092c4:	fb 49 06 90 	st.w	sp[1680],r9
800092c8:	87 0b       	st.w	r3[0x0],r11
800092ca:	87 1a       	st.w	r3[0x4],r10
800092cc:	fb 48 06 8c 	st.w	sp[1676],r8
800092d0:	58 78       	cp.w	r8,7
800092d2:	e0 89 00 04 	brgt	800092da <_vfprintf_r+0x187a>
800092d6:	2f 83       	sub	r3,-8
800092d8:	c0 b8       	rjmp	800092ee <_vfprintf_r+0x188e>
800092da:	fa ca f9 78 	sub	r10,sp,-1672
800092de:	02 9b       	mov	r11,r1
800092e0:	08 9c       	mov	r12,r4
800092e2:	fe b0 f3 b1 	rcall	80007a44 <__sprint_r>
800092e6:	e0 81 03 3c 	brne	8000995e <_vfprintf_r+0x1efe>
800092ea:	fa c3 f9 e0 	sub	r3,sp,-1568
800092ee:	40 29       	lddsp	r9,sp[0x8]
800092f0:	21 09       	sub	r9,16
800092f2:	50 29       	stdsp	sp[0x8],r9
800092f4:	fa f9 06 90 	ld.w	r9,sp[1680]
800092f8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800092fc:	fe ca bf 10 	sub	r10,pc,-16624
80009300:	40 2e       	lddsp	lr,sp[0x8]
80009302:	59 0e       	cp.w	lr,16
80009304:	fe 99 ff db 	brgt	800092ba <_vfprintf_r+0x185a>
80009308:	1c 09       	add	r9,lr
8000930a:	2f f8       	sub	r8,-1
8000930c:	87 0a       	st.w	r3[0x0],r10
8000930e:	fb 49 06 90 	st.w	sp[1680],r9
80009312:	87 1e       	st.w	r3[0x4],lr
80009314:	fb 48 06 8c 	st.w	sp[1676],r8
80009318:	58 78       	cp.w	r8,7
8000931a:	e0 89 00 04 	brgt	80009322 <_vfprintf_r+0x18c2>
8000931e:	2f 83       	sub	r3,-8
80009320:	c0 b8       	rjmp	80009336 <_vfprintf_r+0x18d6>
80009322:	fa ca f9 78 	sub	r10,sp,-1672
80009326:	02 9b       	mov	r11,r1
80009328:	08 9c       	mov	r12,r4
8000932a:	fe b0 f3 8d 	rcall	80007a44 <__sprint_r>
8000932e:	e0 81 03 18 	brne	8000995e <_vfprintf_r+0x1efe>
80009332:	fa c3 f9 e0 	sub	r3,sp,-1568
80009336:	ed b5 00 08 	bld	r5,0x8
8000933a:	c0 b0       	breq	80009350 <_vfprintf_r+0x18f0>
8000933c:	fa f8 06 90 	ld.w	r8,sp[1680]
80009340:	87 12       	st.w	r3[0x4],r2
80009342:	87 06       	st.w	r3[0x0],r6
80009344:	f0 02 00 02 	add	r2,r8,r2
80009348:	fb 42 06 90 	st.w	sp[1680],r2
8000934c:	e0 8f 01 d4 	bral	800096f4 <_vfprintf_r+0x1c94>
80009350:	e0 40 00 65 	cp.w	r0,101
80009354:	e0 8a 01 d6 	brle	80009700 <_vfprintf_r+0x1ca0>
80009358:	30 08       	mov	r8,0
8000935a:	30 09       	mov	r9,0
8000935c:	40 5b       	lddsp	r11,sp[0x14]
8000935e:	40 7a       	lddsp	r10,sp[0x1c]
80009360:	e0 a0 19 53 	rcall	8000c606 <__avr32_f64_cmp_eq>
80009364:	c7 90       	breq	80009456 <_vfprintf_r+0x19f6>
80009366:	fa f8 06 90 	ld.w	r8,sp[1680]
8000936a:	fe c9 bf 92 	sub	r9,pc,-16494
8000936e:	2f f8       	sub	r8,-1
80009370:	87 09       	st.w	r3[0x0],r9
80009372:	fb 48 06 90 	st.w	sp[1680],r8
80009376:	30 19       	mov	r9,1
80009378:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000937c:	87 19       	st.w	r3[0x4],r9
8000937e:	2f f8       	sub	r8,-1
80009380:	fb 48 06 8c 	st.w	sp[1676],r8
80009384:	58 78       	cp.w	r8,7
80009386:	e0 89 00 05 	brgt	80009390 <_vfprintf_r+0x1930>
8000938a:	2f 83       	sub	r3,-8
8000938c:	c0 c8       	rjmp	800093a4 <_vfprintf_r+0x1944>
8000938e:	d7 03       	nop
80009390:	fa ca f9 78 	sub	r10,sp,-1672
80009394:	02 9b       	mov	r11,r1
80009396:	08 9c       	mov	r12,r4
80009398:	fe b0 f3 56 	rcall	80007a44 <__sprint_r>
8000939c:	e0 81 02 e1 	brne	8000995e <_vfprintf_r+0x1efe>
800093a0:	fa c3 f9 e0 	sub	r3,sp,-1568
800093a4:	fa f8 06 ac 	ld.w	r8,sp[1708]
800093a8:	40 6c       	lddsp	r12,sp[0x18]
800093aa:	18 38       	cp.w	r8,r12
800093ac:	c0 55       	brlt	800093b6 <_vfprintf_r+0x1956>
800093ae:	ed b5 00 00 	bld	r5,0x0
800093b2:	e0 81 02 6b 	brne	80009888 <_vfprintf_r+0x1e28>
800093b6:	fa f8 06 90 	ld.w	r8,sp[1680]
800093ba:	2f f8       	sub	r8,-1
800093bc:	40 cb       	lddsp	r11,sp[0x30]
800093be:	fb 48 06 90 	st.w	sp[1680],r8
800093c2:	30 19       	mov	r9,1
800093c4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800093c8:	87 0b       	st.w	r3[0x0],r11
800093ca:	2f f8       	sub	r8,-1
800093cc:	87 19       	st.w	r3[0x4],r9
800093ce:	fb 48 06 8c 	st.w	sp[1676],r8
800093d2:	58 78       	cp.w	r8,7
800093d4:	e0 89 00 04 	brgt	800093dc <_vfprintf_r+0x197c>
800093d8:	2f 83       	sub	r3,-8
800093da:	c0 b8       	rjmp	800093f0 <_vfprintf_r+0x1990>
800093dc:	fa ca f9 78 	sub	r10,sp,-1672
800093e0:	02 9b       	mov	r11,r1
800093e2:	08 9c       	mov	r12,r4
800093e4:	fe b0 f3 30 	rcall	80007a44 <__sprint_r>
800093e8:	e0 81 02 bb 	brne	8000995e <_vfprintf_r+0x1efe>
800093ec:	fa c3 f9 e0 	sub	r3,sp,-1568
800093f0:	40 66       	lddsp	r6,sp[0x18]
800093f2:	20 16       	sub	r6,1
800093f4:	58 06       	cp.w	r6,0
800093f6:	e0 89 00 1d 	brgt	80009430 <_vfprintf_r+0x19d0>
800093fa:	e0 8f 02 47 	bral	80009888 <_vfprintf_r+0x1e28>
800093fe:	2f 09       	sub	r9,-16
80009400:	2f f8       	sub	r8,-1
80009402:	fb 49 06 90 	st.w	sp[1680],r9
80009406:	87 02       	st.w	r3[0x0],r2
80009408:	87 10       	st.w	r3[0x4],r0
8000940a:	fb 48 06 8c 	st.w	sp[1676],r8
8000940e:	58 78       	cp.w	r8,7
80009410:	e0 89 00 04 	brgt	80009418 <_vfprintf_r+0x19b8>
80009414:	2f 83       	sub	r3,-8
80009416:	c0 b8       	rjmp	8000942c <_vfprintf_r+0x19cc>
80009418:	fa ca f9 78 	sub	r10,sp,-1672
8000941c:	02 9b       	mov	r11,r1
8000941e:	08 9c       	mov	r12,r4
80009420:	fe b0 f3 12 	rcall	80007a44 <__sprint_r>
80009424:	e0 81 02 9d 	brne	8000995e <_vfprintf_r+0x1efe>
80009428:	fa c3 f9 e0 	sub	r3,sp,-1568
8000942c:	21 06       	sub	r6,16
8000942e:	c0 48       	rjmp	80009436 <_vfprintf_r+0x19d6>
80009430:	fe c2 c0 44 	sub	r2,pc,-16316
80009434:	31 00       	mov	r0,16
80009436:	fa f9 06 90 	ld.w	r9,sp[1680]
8000943a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000943e:	fe ca c0 52 	sub	r10,pc,-16302
80009442:	59 06       	cp.w	r6,16
80009444:	fe 99 ff dd 	brgt	800093fe <_vfprintf_r+0x199e>
80009448:	0c 09       	add	r9,r6
8000944a:	87 0a       	st.w	r3[0x0],r10
8000944c:	fb 49 06 90 	st.w	sp[1680],r9
80009450:	2f f8       	sub	r8,-1
80009452:	87 16       	st.w	r3[0x4],r6
80009454:	c5 39       	rjmp	800096fa <_vfprintf_r+0x1c9a>
80009456:	fa fa 06 ac 	ld.w	r10,sp[1708]
8000945a:	58 0a       	cp.w	r10,0
8000945c:	e0 89 00 92 	brgt	80009580 <_vfprintf_r+0x1b20>
80009460:	fa f8 06 90 	ld.w	r8,sp[1680]
80009464:	fe c9 c0 8c 	sub	r9,pc,-16244
80009468:	2f f8       	sub	r8,-1
8000946a:	87 09       	st.w	r3[0x0],r9
8000946c:	fb 48 06 90 	st.w	sp[1680],r8
80009470:	30 19       	mov	r9,1
80009472:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009476:	87 19       	st.w	r3[0x4],r9
80009478:	2f f8       	sub	r8,-1
8000947a:	fb 48 06 8c 	st.w	sp[1676],r8
8000947e:	58 78       	cp.w	r8,7
80009480:	e0 89 00 04 	brgt	80009488 <_vfprintf_r+0x1a28>
80009484:	2f 83       	sub	r3,-8
80009486:	c0 b8       	rjmp	8000949c <_vfprintf_r+0x1a3c>
80009488:	fa ca f9 78 	sub	r10,sp,-1672
8000948c:	02 9b       	mov	r11,r1
8000948e:	08 9c       	mov	r12,r4
80009490:	fe b0 f2 da 	rcall	80007a44 <__sprint_r>
80009494:	e0 81 02 65 	brne	8000995e <_vfprintf_r+0x1efe>
80009498:	fa c3 f9 e0 	sub	r3,sp,-1568
8000949c:	fa f8 06 ac 	ld.w	r8,sp[1708]
800094a0:	58 08       	cp.w	r8,0
800094a2:	c0 81       	brne	800094b2 <_vfprintf_r+0x1a52>
800094a4:	40 6a       	lddsp	r10,sp[0x18]
800094a6:	58 0a       	cp.w	r10,0
800094a8:	c0 51       	brne	800094b2 <_vfprintf_r+0x1a52>
800094aa:	ed b5 00 00 	bld	r5,0x0
800094ae:	e0 81 01 ed 	brne	80009888 <_vfprintf_r+0x1e28>
800094b2:	40 c9       	lddsp	r9,sp[0x30]
800094b4:	fa f8 06 90 	ld.w	r8,sp[1680]
800094b8:	2f f8       	sub	r8,-1
800094ba:	87 09       	st.w	r3[0x0],r9
800094bc:	fb 48 06 90 	st.w	sp[1680],r8
800094c0:	30 19       	mov	r9,1
800094c2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800094c6:	87 19       	st.w	r3[0x4],r9
800094c8:	2f f8       	sub	r8,-1
800094ca:	fb 48 06 8c 	st.w	sp[1676],r8
800094ce:	58 78       	cp.w	r8,7
800094d0:	e0 89 00 04 	brgt	800094d8 <_vfprintf_r+0x1a78>
800094d4:	2f 83       	sub	r3,-8
800094d6:	c0 b8       	rjmp	800094ec <_vfprintf_r+0x1a8c>
800094d8:	fa ca f9 78 	sub	r10,sp,-1672
800094dc:	02 9b       	mov	r11,r1
800094de:	08 9c       	mov	r12,r4
800094e0:	fe b0 f2 b2 	rcall	80007a44 <__sprint_r>
800094e4:	e0 81 02 3d 	brne	8000995e <_vfprintf_r+0x1efe>
800094e8:	fa c3 f9 e0 	sub	r3,sp,-1568
800094ec:	fa f2 06 ac 	ld.w	r2,sp[1708]
800094f0:	5c 32       	neg	r2
800094f2:	58 02       	cp.w	r2,0
800094f4:	e0 89 00 1d 	brgt	8000952e <_vfprintf_r+0x1ace>
800094f8:	c3 d8       	rjmp	80009572 <_vfprintf_r+0x1b12>
800094fa:	2f 09       	sub	r9,-16
800094fc:	2f f8       	sub	r8,-1
800094fe:	31 0e       	mov	lr,16
80009500:	fb 49 06 90 	st.w	sp[1680],r9
80009504:	87 00       	st.w	r3[0x0],r0
80009506:	87 1e       	st.w	r3[0x4],lr
80009508:	fb 48 06 8c 	st.w	sp[1676],r8
8000950c:	58 78       	cp.w	r8,7
8000950e:	e0 89 00 04 	brgt	80009516 <_vfprintf_r+0x1ab6>
80009512:	2f 83       	sub	r3,-8
80009514:	c0 b8       	rjmp	8000952a <_vfprintf_r+0x1aca>
80009516:	fa ca f9 78 	sub	r10,sp,-1672
8000951a:	02 9b       	mov	r11,r1
8000951c:	08 9c       	mov	r12,r4
8000951e:	fe b0 f2 93 	rcall	80007a44 <__sprint_r>
80009522:	e0 81 02 1e 	brne	8000995e <_vfprintf_r+0x1efe>
80009526:	fa c3 f9 e0 	sub	r3,sp,-1568
8000952a:	21 02       	sub	r2,16
8000952c:	c0 38       	rjmp	80009532 <_vfprintf_r+0x1ad2>
8000952e:	fe c0 c1 42 	sub	r0,pc,-16062
80009532:	fa f9 06 90 	ld.w	r9,sp[1680]
80009536:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000953a:	fe ca c1 4e 	sub	r10,pc,-16050
8000953e:	59 02       	cp.w	r2,16
80009540:	fe 99 ff dd 	brgt	800094fa <_vfprintf_r+0x1a9a>
80009544:	04 09       	add	r9,r2
80009546:	2f f8       	sub	r8,-1
80009548:	87 0a       	st.w	r3[0x0],r10
8000954a:	fb 49 06 90 	st.w	sp[1680],r9
8000954e:	87 12       	st.w	r3[0x4],r2
80009550:	fb 48 06 8c 	st.w	sp[1676],r8
80009554:	58 78       	cp.w	r8,7
80009556:	e0 89 00 04 	brgt	8000955e <_vfprintf_r+0x1afe>
8000955a:	2f 83       	sub	r3,-8
8000955c:	c0 b8       	rjmp	80009572 <_vfprintf_r+0x1b12>
8000955e:	fa ca f9 78 	sub	r10,sp,-1672
80009562:	02 9b       	mov	r11,r1
80009564:	08 9c       	mov	r12,r4
80009566:	fe b0 f2 6f 	rcall	80007a44 <__sprint_r>
8000956a:	e0 81 01 fa 	brne	8000995e <_vfprintf_r+0x1efe>
8000956e:	fa c3 f9 e0 	sub	r3,sp,-1568
80009572:	40 6c       	lddsp	r12,sp[0x18]
80009574:	fa f8 06 90 	ld.w	r8,sp[1680]
80009578:	87 06       	st.w	r3[0x0],r6
8000957a:	87 1c       	st.w	r3[0x4],r12
8000957c:	18 08       	add	r8,r12
8000957e:	cb 98       	rjmp	800096f0 <_vfprintf_r+0x1c90>
80009580:	fa f9 06 90 	ld.w	r9,sp[1680]
80009584:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009588:	40 6b       	lddsp	r11,sp[0x18]
8000958a:	16 3a       	cp.w	r10,r11
8000958c:	c6 f5       	brlt	8000966a <_vfprintf_r+0x1c0a>
8000958e:	16 09       	add	r9,r11
80009590:	2f f8       	sub	r8,-1
80009592:	87 06       	st.w	r3[0x0],r6
80009594:	fb 49 06 90 	st.w	sp[1680],r9
80009598:	87 1b       	st.w	r3[0x4],r11
8000959a:	fb 48 06 8c 	st.w	sp[1676],r8
8000959e:	58 78       	cp.w	r8,7
800095a0:	e0 89 00 04 	brgt	800095a8 <_vfprintf_r+0x1b48>
800095a4:	2f 83       	sub	r3,-8
800095a6:	c0 b8       	rjmp	800095bc <_vfprintf_r+0x1b5c>
800095a8:	fa ca f9 78 	sub	r10,sp,-1672
800095ac:	02 9b       	mov	r11,r1
800095ae:	08 9c       	mov	r12,r4
800095b0:	fe b0 f2 4a 	rcall	80007a44 <__sprint_r>
800095b4:	e0 81 01 d5 	brne	8000995e <_vfprintf_r+0x1efe>
800095b8:	fa c3 f9 e0 	sub	r3,sp,-1568
800095bc:	fa f6 06 ac 	ld.w	r6,sp[1708]
800095c0:	40 6a       	lddsp	r10,sp[0x18]
800095c2:	14 16       	sub	r6,r10
800095c4:	58 06       	cp.w	r6,0
800095c6:	e0 89 00 1c 	brgt	800095fe <_vfprintf_r+0x1b9e>
800095ca:	c3 d8       	rjmp	80009644 <_vfprintf_r+0x1be4>
800095cc:	2f 09       	sub	r9,-16
800095ce:	2f f8       	sub	r8,-1
800095d0:	fb 49 06 90 	st.w	sp[1680],r9
800095d4:	87 02       	st.w	r3[0x0],r2
800095d6:	87 10       	st.w	r3[0x4],r0
800095d8:	fb 48 06 8c 	st.w	sp[1676],r8
800095dc:	58 78       	cp.w	r8,7
800095de:	e0 89 00 04 	brgt	800095e6 <_vfprintf_r+0x1b86>
800095e2:	2f 83       	sub	r3,-8
800095e4:	c0 b8       	rjmp	800095fa <_vfprintf_r+0x1b9a>
800095e6:	fa ca f9 78 	sub	r10,sp,-1672
800095ea:	02 9b       	mov	r11,r1
800095ec:	08 9c       	mov	r12,r4
800095ee:	fe b0 f2 2b 	rcall	80007a44 <__sprint_r>
800095f2:	e0 81 01 b6 	brne	8000995e <_vfprintf_r+0x1efe>
800095f6:	fa c3 f9 e0 	sub	r3,sp,-1568
800095fa:	21 06       	sub	r6,16
800095fc:	c0 48       	rjmp	80009604 <_vfprintf_r+0x1ba4>
800095fe:	fe c2 c2 12 	sub	r2,pc,-15854
80009602:	31 00       	mov	r0,16
80009604:	fa f9 06 90 	ld.w	r9,sp[1680]
80009608:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000960c:	fe ca c2 20 	sub	r10,pc,-15840
80009610:	59 06       	cp.w	r6,16
80009612:	fe 99 ff dd 	brgt	800095cc <_vfprintf_r+0x1b6c>
80009616:	0c 09       	add	r9,r6
80009618:	2f f8       	sub	r8,-1
8000961a:	87 0a       	st.w	r3[0x0],r10
8000961c:	fb 49 06 90 	st.w	sp[1680],r9
80009620:	87 16       	st.w	r3[0x4],r6
80009622:	fb 48 06 8c 	st.w	sp[1676],r8
80009626:	58 78       	cp.w	r8,7
80009628:	e0 89 00 04 	brgt	80009630 <_vfprintf_r+0x1bd0>
8000962c:	2f 83       	sub	r3,-8
8000962e:	c0 b8       	rjmp	80009644 <_vfprintf_r+0x1be4>
80009630:	fa ca f9 78 	sub	r10,sp,-1672
80009634:	02 9b       	mov	r11,r1
80009636:	08 9c       	mov	r12,r4
80009638:	fe b0 f2 06 	rcall	80007a44 <__sprint_r>
8000963c:	e0 81 01 91 	brne	8000995e <_vfprintf_r+0x1efe>
80009640:	fa c3 f9 e0 	sub	r3,sp,-1568
80009644:	ed b5 00 00 	bld	r5,0x0
80009648:	e0 81 01 20 	brne	80009888 <_vfprintf_r+0x1e28>
8000964c:	40 c9       	lddsp	r9,sp[0x30]
8000964e:	fa f8 06 90 	ld.w	r8,sp[1680]
80009652:	2f f8       	sub	r8,-1
80009654:	87 09       	st.w	r3[0x0],r9
80009656:	fb 48 06 90 	st.w	sp[1680],r8
8000965a:	30 19       	mov	r9,1
8000965c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009660:	87 19       	st.w	r3[0x4],r9
80009662:	2f f8       	sub	r8,-1
80009664:	fb 48 06 8c 	st.w	sp[1676],r8
80009668:	c0 29       	rjmp	8000986c <_vfprintf_r+0x1e0c>
8000966a:	14 09       	add	r9,r10
8000966c:	2f f8       	sub	r8,-1
8000966e:	fb 49 06 90 	st.w	sp[1680],r9
80009672:	87 06       	st.w	r3[0x0],r6
80009674:	87 1a       	st.w	r3[0x4],r10
80009676:	fb 48 06 8c 	st.w	sp[1676],r8
8000967a:	58 78       	cp.w	r8,7
8000967c:	e0 89 00 04 	brgt	80009684 <_vfprintf_r+0x1c24>
80009680:	2f 83       	sub	r3,-8
80009682:	c0 b8       	rjmp	80009698 <_vfprintf_r+0x1c38>
80009684:	fa ca f9 78 	sub	r10,sp,-1672
80009688:	02 9b       	mov	r11,r1
8000968a:	08 9c       	mov	r12,r4
8000968c:	fe b0 f1 dc 	rcall	80007a44 <__sprint_r>
80009690:	e0 81 01 67 	brne	8000995e <_vfprintf_r+0x1efe>
80009694:	fa c3 f9 e0 	sub	r3,sp,-1568
80009698:	40 c8       	lddsp	r8,sp[0x30]
8000969a:	87 08       	st.w	r3[0x0],r8
8000969c:	fa f8 06 90 	ld.w	r8,sp[1680]
800096a0:	2f f8       	sub	r8,-1
800096a2:	30 19       	mov	r9,1
800096a4:	fb 48 06 90 	st.w	sp[1680],r8
800096a8:	87 19       	st.w	r3[0x4],r9
800096aa:	fa f8 06 8c 	ld.w	r8,sp[1676]
800096ae:	2f f8       	sub	r8,-1
800096b0:	fb 48 06 8c 	st.w	sp[1676],r8
800096b4:	fa f2 06 ac 	ld.w	r2,sp[1708]
800096b8:	58 78       	cp.w	r8,7
800096ba:	e0 89 00 04 	brgt	800096c2 <_vfprintf_r+0x1c62>
800096be:	2f 83       	sub	r3,-8
800096c0:	c0 b8       	rjmp	800096d6 <_vfprintf_r+0x1c76>
800096c2:	fa ca f9 78 	sub	r10,sp,-1672
800096c6:	02 9b       	mov	r11,r1
800096c8:	08 9c       	mov	r12,r4
800096ca:	fe b0 f1 bd 	rcall	80007a44 <__sprint_r>
800096ce:	e0 81 01 48 	brne	8000995e <_vfprintf_r+0x1efe>
800096d2:	fa c3 f9 e0 	sub	r3,sp,-1568
800096d6:	04 06       	add	r6,r2
800096d8:	fa f8 06 ac 	ld.w	r8,sp[1708]
800096dc:	87 06       	st.w	r3[0x0],r6
800096de:	fa f9 06 90 	ld.w	r9,sp[1680]
800096e2:	40 66       	lddsp	r6,sp[0x18]
800096e4:	40 6e       	lddsp	lr,sp[0x18]
800096e6:	10 16       	sub	r6,r8
800096e8:	f2 08 01 08 	sub	r8,r9,r8
800096ec:	87 16       	st.w	r3[0x4],r6
800096ee:	1c 08       	add	r8,lr
800096f0:	fb 48 06 90 	st.w	sp[1680],r8
800096f4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800096f8:	2f f8       	sub	r8,-1
800096fa:	fb 48 06 8c 	st.w	sp[1676],r8
800096fe:	cb 78       	rjmp	8000986c <_vfprintf_r+0x1e0c>
80009700:	40 6c       	lddsp	r12,sp[0x18]
80009702:	58 1c       	cp.w	r12,1
80009704:	e0 89 00 06 	brgt	80009710 <_vfprintf_r+0x1cb0>
80009708:	ed b5 00 00 	bld	r5,0x0
8000970c:	e0 81 00 85 	brne	80009816 <_vfprintf_r+0x1db6>
80009710:	fa f8 06 90 	ld.w	r8,sp[1680]
80009714:	2f f8       	sub	r8,-1
80009716:	30 19       	mov	r9,1
80009718:	fb 48 06 90 	st.w	sp[1680],r8
8000971c:	87 06       	st.w	r3[0x0],r6
8000971e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009722:	87 19       	st.w	r3[0x4],r9
80009724:	2f f8       	sub	r8,-1
80009726:	fb 48 06 8c 	st.w	sp[1676],r8
8000972a:	58 78       	cp.w	r8,7
8000972c:	e0 89 00 04 	brgt	80009734 <_vfprintf_r+0x1cd4>
80009730:	2f 83       	sub	r3,-8
80009732:	c0 b8       	rjmp	80009748 <_vfprintf_r+0x1ce8>
80009734:	fa ca f9 78 	sub	r10,sp,-1672
80009738:	02 9b       	mov	r11,r1
8000973a:	08 9c       	mov	r12,r4
8000973c:	fe b0 f1 84 	rcall	80007a44 <__sprint_r>
80009740:	e0 81 01 0f 	brne	8000995e <_vfprintf_r+0x1efe>
80009744:	fa c3 f9 e0 	sub	r3,sp,-1568
80009748:	fa f8 06 90 	ld.w	r8,sp[1680]
8000974c:	2f f8       	sub	r8,-1
8000974e:	40 cb       	lddsp	r11,sp[0x30]
80009750:	fb 48 06 90 	st.w	sp[1680],r8
80009754:	30 19       	mov	r9,1
80009756:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000975a:	87 0b       	st.w	r3[0x0],r11
8000975c:	2f f8       	sub	r8,-1
8000975e:	87 19       	st.w	r3[0x4],r9
80009760:	fb 48 06 8c 	st.w	sp[1676],r8
80009764:	58 78       	cp.w	r8,7
80009766:	e0 89 00 05 	brgt	80009770 <_vfprintf_r+0x1d10>
8000976a:	2f 83       	sub	r3,-8
8000976c:	c0 c8       	rjmp	80009784 <_vfprintf_r+0x1d24>
8000976e:	d7 03       	nop
80009770:	fa ca f9 78 	sub	r10,sp,-1672
80009774:	02 9b       	mov	r11,r1
80009776:	08 9c       	mov	r12,r4
80009778:	fe b0 f1 66 	rcall	80007a44 <__sprint_r>
8000977c:	e0 81 00 f1 	brne	8000995e <_vfprintf_r+0x1efe>
80009780:	fa c3 f9 e0 	sub	r3,sp,-1568
80009784:	30 08       	mov	r8,0
80009786:	30 09       	mov	r9,0
80009788:	40 5b       	lddsp	r11,sp[0x14]
8000978a:	40 7a       	lddsp	r10,sp[0x1c]
8000978c:	e0 a0 17 3d 	rcall	8000c606 <__avr32_f64_cmp_eq>
80009790:	40 68       	lddsp	r8,sp[0x18]
80009792:	20 18       	sub	r8,1
80009794:	58 0c       	cp.w	r12,0
80009796:	c0 d1       	brne	800097b0 <_vfprintf_r+0x1d50>
80009798:	2f f6       	sub	r6,-1
8000979a:	87 18       	st.w	r3[0x4],r8
8000979c:	87 06       	st.w	r3[0x0],r6
8000979e:	fa f6 06 90 	ld.w	r6,sp[1680]
800097a2:	10 06       	add	r6,r8
800097a4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800097a8:	fb 46 06 90 	st.w	sp[1680],r6
800097ac:	2f f8       	sub	r8,-1
800097ae:	c3 18       	rjmp	80009810 <_vfprintf_r+0x1db0>
800097b0:	10 96       	mov	r6,r8
800097b2:	58 08       	cp.w	r8,0
800097b4:	e0 89 00 1c 	brgt	800097ec <_vfprintf_r+0x1d8c>
800097b8:	c4 b8       	rjmp	8000984e <_vfprintf_r+0x1dee>
800097ba:	2f 09       	sub	r9,-16
800097bc:	2f f8       	sub	r8,-1
800097be:	fb 49 06 90 	st.w	sp[1680],r9
800097c2:	87 02       	st.w	r3[0x0],r2
800097c4:	87 10       	st.w	r3[0x4],r0
800097c6:	fb 48 06 8c 	st.w	sp[1676],r8
800097ca:	58 78       	cp.w	r8,7
800097cc:	e0 89 00 04 	brgt	800097d4 <_vfprintf_r+0x1d74>
800097d0:	2f 83       	sub	r3,-8
800097d2:	c0 b8       	rjmp	800097e8 <_vfprintf_r+0x1d88>
800097d4:	fa ca f9 78 	sub	r10,sp,-1672
800097d8:	02 9b       	mov	r11,r1
800097da:	08 9c       	mov	r12,r4
800097dc:	fe b0 f1 34 	rcall	80007a44 <__sprint_r>
800097e0:	e0 81 00 bf 	brne	8000995e <_vfprintf_r+0x1efe>
800097e4:	fa c3 f9 e0 	sub	r3,sp,-1568
800097e8:	21 06       	sub	r6,16
800097ea:	c0 48       	rjmp	800097f2 <_vfprintf_r+0x1d92>
800097ec:	fe c2 c4 00 	sub	r2,pc,-15360
800097f0:	31 00       	mov	r0,16
800097f2:	fa f9 06 90 	ld.w	r9,sp[1680]
800097f6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800097fa:	fe ca c4 0e 	sub	r10,pc,-15346
800097fe:	59 06       	cp.w	r6,16
80009800:	fe 99 ff dd 	brgt	800097ba <_vfprintf_r+0x1d5a>
80009804:	0c 09       	add	r9,r6
80009806:	87 0a       	st.w	r3[0x0],r10
80009808:	fb 49 06 90 	st.w	sp[1680],r9
8000980c:	2f f8       	sub	r8,-1
8000980e:	87 16       	st.w	r3[0x4],r6
80009810:	fb 48 06 8c 	st.w	sp[1676],r8
80009814:	c0 e8       	rjmp	80009830 <_vfprintf_r+0x1dd0>
80009816:	fa f8 06 90 	ld.w	r8,sp[1680]
8000981a:	2f f8       	sub	r8,-1
8000981c:	30 19       	mov	r9,1
8000981e:	fb 48 06 90 	st.w	sp[1680],r8
80009822:	87 06       	st.w	r3[0x0],r6
80009824:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009828:	87 19       	st.w	r3[0x4],r9
8000982a:	2f f8       	sub	r8,-1
8000982c:	fb 48 06 8c 	st.w	sp[1676],r8
80009830:	58 78       	cp.w	r8,7
80009832:	e0 89 00 04 	brgt	8000983a <_vfprintf_r+0x1dda>
80009836:	2f 83       	sub	r3,-8
80009838:	c0 b8       	rjmp	8000984e <_vfprintf_r+0x1dee>
8000983a:	fa ca f9 78 	sub	r10,sp,-1672
8000983e:	02 9b       	mov	r11,r1
80009840:	08 9c       	mov	r12,r4
80009842:	fe b0 f1 01 	rcall	80007a44 <__sprint_r>
80009846:	e0 81 00 8c 	brne	8000995e <_vfprintf_r+0x1efe>
8000984a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000984e:	40 ea       	lddsp	r10,sp[0x38]
80009850:	fa f8 06 90 	ld.w	r8,sp[1680]
80009854:	14 08       	add	r8,r10
80009856:	fa c9 f9 64 	sub	r9,sp,-1692
8000985a:	fb 48 06 90 	st.w	sp[1680],r8
8000985e:	87 1a       	st.w	r3[0x4],r10
80009860:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009864:	87 09       	st.w	r3[0x0],r9
80009866:	2f f8       	sub	r8,-1
80009868:	fb 48 06 8c 	st.w	sp[1676],r8
8000986c:	58 78       	cp.w	r8,7
8000986e:	e0 89 00 04 	brgt	80009876 <_vfprintf_r+0x1e16>
80009872:	2f 83       	sub	r3,-8
80009874:	c0 a8       	rjmp	80009888 <_vfprintf_r+0x1e28>
80009876:	fa ca f9 78 	sub	r10,sp,-1672
8000987a:	02 9b       	mov	r11,r1
8000987c:	08 9c       	mov	r12,r4
8000987e:	fe b0 f0 e3 	rcall	80007a44 <__sprint_r>
80009882:	c6 e1       	brne	8000995e <_vfprintf_r+0x1efe>
80009884:	fa c3 f9 e0 	sub	r3,sp,-1568
80009888:	e2 15 00 04 	andl	r5,0x4,COH
8000988c:	c3 f0       	breq	8000990a <_vfprintf_r+0x1eaa>
8000988e:	40 86       	lddsp	r6,sp[0x20]
80009890:	40 39       	lddsp	r9,sp[0xc]
80009892:	12 16       	sub	r6,r9
80009894:	58 06       	cp.w	r6,0
80009896:	e0 89 00 1a 	brgt	800098ca <_vfprintf_r+0x1e6a>
8000989a:	c3 88       	rjmp	8000990a <_vfprintf_r+0x1eaa>
8000989c:	2f 09       	sub	r9,-16
8000989e:	2f f8       	sub	r8,-1
800098a0:	fb 49 06 90 	st.w	sp[1680],r9
800098a4:	87 05       	st.w	r3[0x0],r5
800098a6:	87 12       	st.w	r3[0x4],r2
800098a8:	fb 48 06 8c 	st.w	sp[1676],r8
800098ac:	58 78       	cp.w	r8,7
800098ae:	e0 89 00 04 	brgt	800098b6 <_vfprintf_r+0x1e56>
800098b2:	2f 83       	sub	r3,-8
800098b4:	c0 98       	rjmp	800098c6 <_vfprintf_r+0x1e66>
800098b6:	00 9a       	mov	r10,r0
800098b8:	02 9b       	mov	r11,r1
800098ba:	08 9c       	mov	r12,r4
800098bc:	fe b0 f0 c4 	rcall	80007a44 <__sprint_r>
800098c0:	c4 f1       	brne	8000995e <_vfprintf_r+0x1efe>
800098c2:	fa c3 f9 e0 	sub	r3,sp,-1568
800098c6:	21 06       	sub	r6,16
800098c8:	c0 68       	rjmp	800098d4 <_vfprintf_r+0x1e74>
800098ca:	fe c5 c4 ee 	sub	r5,pc,-15122
800098ce:	31 02       	mov	r2,16
800098d0:	fa c0 f9 78 	sub	r0,sp,-1672
800098d4:	fa f9 06 90 	ld.w	r9,sp[1680]
800098d8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800098dc:	fe ca c5 00 	sub	r10,pc,-15104
800098e0:	59 06       	cp.w	r6,16
800098e2:	fe 99 ff dd 	brgt	8000989c <_vfprintf_r+0x1e3c>
800098e6:	0c 09       	add	r9,r6
800098e8:	2f f8       	sub	r8,-1
800098ea:	87 0a       	st.w	r3[0x0],r10
800098ec:	87 16       	st.w	r3[0x4],r6
800098ee:	fb 49 06 90 	st.w	sp[1680],r9
800098f2:	fb 48 06 8c 	st.w	sp[1676],r8
800098f6:	58 78       	cp.w	r8,7
800098f8:	e0 8a 00 09 	brle	8000990a <_vfprintf_r+0x1eaa>
800098fc:	fa ca f9 78 	sub	r10,sp,-1672
80009900:	02 9b       	mov	r11,r1
80009902:	08 9c       	mov	r12,r4
80009904:	fe b0 f0 a0 	rcall	80007a44 <__sprint_r>
80009908:	c2 b1       	brne	8000995e <_vfprintf_r+0x1efe>
8000990a:	40 bc       	lddsp	r12,sp[0x2c]
8000990c:	40 36       	lddsp	r6,sp[0xc]
8000990e:	40 8e       	lddsp	lr,sp[0x20]
80009910:	ec 0e 0c 48 	max	r8,r6,lr
80009914:	10 0c       	add	r12,r8
80009916:	50 bc       	stdsp	sp[0x2c],r12
80009918:	fa f8 06 90 	ld.w	r8,sp[1680]
8000991c:	58 08       	cp.w	r8,0
8000991e:	c0 80       	breq	8000992e <_vfprintf_r+0x1ece>
80009920:	fa ca f9 78 	sub	r10,sp,-1672
80009924:	02 9b       	mov	r11,r1
80009926:	08 9c       	mov	r12,r4
80009928:	fe b0 f0 8e 	rcall	80007a44 <__sprint_r>
8000992c:	c1 91       	brne	8000995e <_vfprintf_r+0x1efe>
8000992e:	30 0b       	mov	r11,0
80009930:	fa c3 f9 e0 	sub	r3,sp,-1568
80009934:	fb 4b 06 8c 	st.w	sp[1676],r11
80009938:	fe 9f f1 22 	bral	80007b7c <_vfprintf_r+0x11c>
8000993c:	08 95       	mov	r5,r4
8000993e:	fa f8 06 90 	ld.w	r8,sp[1680]
80009942:	58 08       	cp.w	r8,0
80009944:	c0 80       	breq	80009954 <_vfprintf_r+0x1ef4>
80009946:	08 9c       	mov	r12,r4
80009948:	fa ca f9 78 	sub	r10,sp,-1672
8000994c:	02 9b       	mov	r11,r1
8000994e:	fe b0 f0 7b 	rcall	80007a44 <__sprint_r>
80009952:	c0 61       	brne	8000995e <_vfprintf_r+0x1efe>
80009954:	30 08       	mov	r8,0
80009956:	fb 48 06 8c 	st.w	sp[1676],r8
8000995a:	c0 28       	rjmp	8000995e <_vfprintf_r+0x1efe>
8000995c:	40 41       	lddsp	r1,sp[0x10]
8000995e:	82 68       	ld.sh	r8,r1[0xc]
80009960:	ed b8 00 06 	bld	r8,0x6
80009964:	c0 31       	brne	8000996a <_vfprintf_r+0x1f0a>
80009966:	3f fa       	mov	r10,-1
80009968:	50 ba       	stdsp	sp[0x2c],r10
8000996a:	40 bc       	lddsp	r12,sp[0x2c]
8000996c:	fe 3d f9 44 	sub	sp,-1724
80009970:	d8 32       	popm	r0-r7,pc
80009972:	d7 03       	nop

80009974 <__swsetup_r>:
80009974:	d4 21       	pushm	r4-r7,lr
80009976:	e0 68 00 f8 	mov	r8,248
8000997a:	18 96       	mov	r6,r12
8000997c:	16 97       	mov	r7,r11
8000997e:	70 0c       	ld.w	r12,r8[0x0]
80009980:	58 0c       	cp.w	r12,0
80009982:	c0 60       	breq	8000998e <__swsetup_r+0x1a>
80009984:	78 68       	ld.w	r8,r12[0x18]
80009986:	58 08       	cp.w	r8,0
80009988:	c0 31       	brne	8000998e <__swsetup_r+0x1a>
8000998a:	e0 a0 07 b9 	rcall	8000a8fc <__sinit>
8000998e:	fe c8 c4 82 	sub	r8,pc,-15230
80009992:	10 37       	cp.w	r7,r8
80009994:	c0 61       	brne	800099a0 <__swsetup_r+0x2c>
80009996:	e0 68 00 f8 	mov	r8,248
8000999a:	70 08       	ld.w	r8,r8[0x0]
8000999c:	70 07       	ld.w	r7,r8[0x0]
8000999e:	c1 28       	rjmp	800099c2 <__swsetup_r+0x4e>
800099a0:	fe c8 c4 74 	sub	r8,pc,-15244
800099a4:	10 37       	cp.w	r7,r8
800099a6:	c0 61       	brne	800099b2 <__swsetup_r+0x3e>
800099a8:	e0 68 00 f8 	mov	r8,248
800099ac:	70 08       	ld.w	r8,r8[0x0]
800099ae:	70 17       	ld.w	r7,r8[0x4]
800099b0:	c0 98       	rjmp	800099c2 <__swsetup_r+0x4e>
800099b2:	fe c8 c4 66 	sub	r8,pc,-15258
800099b6:	10 37       	cp.w	r7,r8
800099b8:	c0 51       	brne	800099c2 <__swsetup_r+0x4e>
800099ba:	e0 68 00 f8 	mov	r8,248
800099be:	70 08       	ld.w	r8,r8[0x0]
800099c0:	70 27       	ld.w	r7,r8[0x8]
800099c2:	8e 68       	ld.sh	r8,r7[0xc]
800099c4:	ed b8 00 03 	bld	r8,0x3
800099c8:	c1 e0       	breq	80009a04 <__swsetup_r+0x90>
800099ca:	ed b8 00 04 	bld	r8,0x4
800099ce:	c3 e1       	brne	80009a4a <__swsetup_r+0xd6>
800099d0:	ed b8 00 02 	bld	r8,0x2
800099d4:	c1 51       	brne	800099fe <__swsetup_r+0x8a>
800099d6:	6e db       	ld.w	r11,r7[0x34]
800099d8:	58 0b       	cp.w	r11,0
800099da:	c0 a0       	breq	800099ee <__swsetup_r+0x7a>
800099dc:	ee c8 ff bc 	sub	r8,r7,-68
800099e0:	10 3b       	cp.w	r11,r8
800099e2:	c0 40       	breq	800099ea <__swsetup_r+0x76>
800099e4:	0c 9c       	mov	r12,r6
800099e6:	e0 a0 08 25 	rcall	8000aa30 <_free_r>
800099ea:	30 08       	mov	r8,0
800099ec:	8f d8       	st.w	r7[0x34],r8
800099ee:	8e 68       	ld.sh	r8,r7[0xc]
800099f0:	e0 18 ff db 	andl	r8,0xffdb
800099f4:	ae 68       	st.h	r7[0xc],r8
800099f6:	30 08       	mov	r8,0
800099f8:	8f 18       	st.w	r7[0x4],r8
800099fa:	6e 48       	ld.w	r8,r7[0x10]
800099fc:	8f 08       	st.w	r7[0x0],r8
800099fe:	8e 68       	ld.sh	r8,r7[0xc]
80009a00:	a3 b8       	sbr	r8,0x3
80009a02:	ae 68       	st.h	r7[0xc],r8
80009a04:	6e 48       	ld.w	r8,r7[0x10]
80009a06:	58 08       	cp.w	r8,0
80009a08:	c0 b1       	brne	80009a1e <__swsetup_r+0xaa>
80009a0a:	8e 68       	ld.sh	r8,r7[0xc]
80009a0c:	e2 18 02 80 	andl	r8,0x280,COH
80009a10:	e0 48 02 00 	cp.w	r8,512
80009a14:	c0 50       	breq	80009a1e <__swsetup_r+0xaa>
80009a16:	0c 9c       	mov	r12,r6
80009a18:	0e 9b       	mov	r11,r7
80009a1a:	e0 a0 0a 4b 	rcall	8000aeb0 <__smakebuf_r>
80009a1e:	8e 69       	ld.sh	r9,r7[0xc]
80009a20:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80009a24:	c0 70       	breq	80009a32 <__swsetup_r+0xbe>
80009a26:	30 08       	mov	r8,0
80009a28:	8f 28       	st.w	r7[0x8],r8
80009a2a:	6e 58       	ld.w	r8,r7[0x14]
80009a2c:	5c 38       	neg	r8
80009a2e:	8f 68       	st.w	r7[0x18],r8
80009a30:	c0 68       	rjmp	80009a3c <__swsetup_r+0xc8>
80009a32:	ed b9 00 01 	bld	r9,0x1
80009a36:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80009a3a:	8f 28       	st.w	r7[0x8],r8
80009a3c:	6e 48       	ld.w	r8,r7[0x10]
80009a3e:	58 08       	cp.w	r8,0
80009a40:	c0 61       	brne	80009a4c <__swsetup_r+0xd8>
80009a42:	8e 68       	ld.sh	r8,r7[0xc]
80009a44:	ed b8 00 07 	bld	r8,0x7
80009a48:	c0 21       	brne	80009a4c <__swsetup_r+0xd8>
80009a4a:	dc 2a       	popm	r4-r7,pc,r12=-1
80009a4c:	d8 2a       	popm	r4-r7,pc,r12=0
80009a4e:	d7 03       	nop

80009a50 <quorem>:
80009a50:	d4 31       	pushm	r0-r7,lr
80009a52:	20 2d       	sub	sp,8
80009a54:	18 97       	mov	r7,r12
80009a56:	78 48       	ld.w	r8,r12[0x10]
80009a58:	76 46       	ld.w	r6,r11[0x10]
80009a5a:	0c 38       	cp.w	r8,r6
80009a5c:	c0 34       	brge	80009a62 <quorem+0x12>
80009a5e:	30 0c       	mov	r12,0
80009a60:	c8 58       	rjmp	80009b6a <quorem+0x11a>
80009a62:	ec c2 ff fc 	sub	r2,r6,-4
80009a66:	f6 c3 ff ec 	sub	r3,r11,-20
80009a6a:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80009a6e:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
80009a72:	2f f9       	sub	r9,-1
80009a74:	20 16       	sub	r6,1
80009a76:	f8 09 0d 08 	divu	r8,r12,r9
80009a7a:	f6 02 00 22 	add	r2,r11,r2<<0x2
80009a7e:	ee c4 ff ec 	sub	r4,r7,-20
80009a82:	10 95       	mov	r5,r8
80009a84:	58 08       	cp.w	r8,0
80009a86:	c4 10       	breq	80009b08 <quorem+0xb8>
80009a88:	30 09       	mov	r9,0
80009a8a:	06 9a       	mov	r10,r3
80009a8c:	08 98       	mov	r8,r4
80009a8e:	12 91       	mov	r1,r9
80009a90:	50 0b       	stdsp	sp[0x0],r11
80009a92:	70 0e       	ld.w	lr,r8[0x0]
80009a94:	b1 8e       	lsr	lr,0x10
80009a96:	50 1e       	stdsp	sp[0x4],lr
80009a98:	15 0e       	ld.w	lr,r10++
80009a9a:	fc 00 16 10 	lsr	r0,lr,0x10
80009a9e:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009aa2:	ea 0e 03 41 	mac	r1,r5,lr
80009aa6:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80009aaa:	b1 81       	lsr	r1,0x10
80009aac:	40 1b       	lddsp	r11,sp[0x4]
80009aae:	ea 00 02 40 	mul	r0,r5,r0
80009ab2:	e2 00 00 00 	add	r0,r1,r0
80009ab6:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80009aba:	02 1b       	sub	r11,r1
80009abc:	50 1b       	stdsp	sp[0x4],r11
80009abe:	70 0b       	ld.w	r11,r8[0x0]
80009ac0:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80009ac4:	02 09       	add	r9,r1
80009ac6:	f2 0e 01 0e 	sub	lr,r9,lr
80009aca:	b0 1e       	st.h	r8[0x2],lr
80009acc:	fc 09 14 10 	asr	r9,lr,0x10
80009ad0:	40 1e       	lddsp	lr,sp[0x4]
80009ad2:	fc 09 00 09 	add	r9,lr,r9
80009ad6:	b0 09       	st.h	r8[0x0],r9
80009ad8:	e0 01 16 10 	lsr	r1,r0,0x10
80009adc:	2f c8       	sub	r8,-4
80009ade:	b1 49       	asr	r9,0x10
80009ae0:	04 3a       	cp.w	r10,r2
80009ae2:	fe 98 ff d8 	brls	80009a92 <quorem+0x42>
80009ae6:	40 0b       	lddsp	r11,sp[0x0]
80009ae8:	58 0c       	cp.w	r12,0
80009aea:	c0 f1       	brne	80009b08 <quorem+0xb8>
80009aec:	ec c8 ff fb 	sub	r8,r6,-5
80009af0:	ee 08 00 28 	add	r8,r7,r8<<0x2
80009af4:	c0 28       	rjmp	80009af8 <quorem+0xa8>
80009af6:	20 16       	sub	r6,1
80009af8:	20 48       	sub	r8,4
80009afa:	08 38       	cp.w	r8,r4
80009afc:	e0 88 00 05 	brls	80009b06 <quorem+0xb6>
80009b00:	70 09       	ld.w	r9,r8[0x0]
80009b02:	58 09       	cp.w	r9,0
80009b04:	cf 90       	breq	80009af6 <quorem+0xa6>
80009b06:	8f 46       	st.w	r7[0x10],r6
80009b08:	0e 9c       	mov	r12,r7
80009b0a:	e0 a0 0c fb 	rcall	8000b500 <__mcmp>
80009b0e:	c2 d5       	brlt	80009b68 <quorem+0x118>
80009b10:	2f f5       	sub	r5,-1
80009b12:	08 98       	mov	r8,r4
80009b14:	30 09       	mov	r9,0
80009b16:	07 0b       	ld.w	r11,r3++
80009b18:	f6 0a 16 10 	lsr	r10,r11,0x10
80009b1c:	70 0c       	ld.w	r12,r8[0x0]
80009b1e:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009b22:	f8 0e 16 10 	lsr	lr,r12,0x10
80009b26:	14 1e       	sub	lr,r10
80009b28:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80009b2c:	16 1a       	sub	r10,r11
80009b2e:	12 0a       	add	r10,r9
80009b30:	b0 1a       	st.h	r8[0x2],r10
80009b32:	b1 4a       	asr	r10,0x10
80009b34:	fc 0a 00 09 	add	r9,lr,r10
80009b38:	b0 09       	st.h	r8[0x0],r9
80009b3a:	2f c8       	sub	r8,-4
80009b3c:	b1 49       	asr	r9,0x10
80009b3e:	04 33       	cp.w	r3,r2
80009b40:	fe 98 ff eb 	brls	80009b16 <quorem+0xc6>
80009b44:	ec c8 ff fb 	sub	r8,r6,-5
80009b48:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80009b4c:	58 09       	cp.w	r9,0
80009b4e:	c0 d1       	brne	80009b68 <quorem+0x118>
80009b50:	ee 08 00 28 	add	r8,r7,r8<<0x2
80009b54:	c0 28       	rjmp	80009b58 <quorem+0x108>
80009b56:	20 16       	sub	r6,1
80009b58:	20 48       	sub	r8,4
80009b5a:	08 38       	cp.w	r8,r4
80009b5c:	e0 88 00 05 	brls	80009b66 <quorem+0x116>
80009b60:	70 09       	ld.w	r9,r8[0x0]
80009b62:	58 09       	cp.w	r9,0
80009b64:	cf 90       	breq	80009b56 <quorem+0x106>
80009b66:	8f 46       	st.w	r7[0x10],r6
80009b68:	0a 9c       	mov	r12,r5
80009b6a:	2f ed       	sub	sp,-8
80009b6c:	d8 32       	popm	r0-r7,pc
80009b6e:	d7 03       	nop

80009b70 <_dtoa_r>:
80009b70:	d4 31       	pushm	r0-r7,lr
80009b72:	21 ad       	sub	sp,104
80009b74:	fa c4 ff 74 	sub	r4,sp,-140
80009b78:	18 97       	mov	r7,r12
80009b7a:	16 95       	mov	r5,r11
80009b7c:	68 2c       	ld.w	r12,r4[0x8]
80009b7e:	50 c9       	stdsp	sp[0x30],r9
80009b80:	68 16       	ld.w	r6,r4[0x4]
80009b82:	68 09       	ld.w	r9,r4[0x0]
80009b84:	50 e8       	stdsp	sp[0x38],r8
80009b86:	14 94       	mov	r4,r10
80009b88:	51 2c       	stdsp	sp[0x48],r12
80009b8a:	fa e5 00 08 	st.d	sp[8],r4
80009b8e:	51 59       	stdsp	sp[0x54],r9
80009b90:	6e 95       	ld.w	r5,r7[0x24]
80009b92:	58 05       	cp.w	r5,0
80009b94:	c0 91       	brne	80009ba6 <_dtoa_r+0x36>
80009b96:	31 0c       	mov	r12,16
80009b98:	e0 a0 09 ea 	rcall	8000af6c <malloc>
80009b9c:	99 35       	st.w	r12[0xc],r5
80009b9e:	8f 9c       	st.w	r7[0x24],r12
80009ba0:	99 15       	st.w	r12[0x4],r5
80009ba2:	99 25       	st.w	r12[0x8],r5
80009ba4:	99 05       	st.w	r12[0x0],r5
80009ba6:	6e 99       	ld.w	r9,r7[0x24]
80009ba8:	72 08       	ld.w	r8,r9[0x0]
80009baa:	58 08       	cp.w	r8,0
80009bac:	c0 f0       	breq	80009bca <_dtoa_r+0x5a>
80009bae:	72 1a       	ld.w	r10,r9[0x4]
80009bb0:	91 1a       	st.w	r8[0x4],r10
80009bb2:	30 1a       	mov	r10,1
80009bb4:	72 19       	ld.w	r9,r9[0x4]
80009bb6:	f4 09 09 49 	lsl	r9,r10,r9
80009bba:	10 9b       	mov	r11,r8
80009bbc:	91 29       	st.w	r8[0x8],r9
80009bbe:	0e 9c       	mov	r12,r7
80009bc0:	e0 a0 0c ba 	rcall	8000b534 <_Bfree>
80009bc4:	6e 98       	ld.w	r8,r7[0x24]
80009bc6:	30 09       	mov	r9,0
80009bc8:	91 09       	st.w	r8[0x0],r9
80009bca:	40 28       	lddsp	r8,sp[0x8]
80009bcc:	10 94       	mov	r4,r8
80009bce:	58 08       	cp.w	r8,0
80009bd0:	c0 64       	brge	80009bdc <_dtoa_r+0x6c>
80009bd2:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80009bd6:	50 28       	stdsp	sp[0x8],r8
80009bd8:	30 18       	mov	r8,1
80009bda:	c0 28       	rjmp	80009bde <_dtoa_r+0x6e>
80009bdc:	30 08       	mov	r8,0
80009bde:	8d 08       	st.w	r6[0x0],r8
80009be0:	fc 1c 7f f0 	movh	r12,0x7ff0
80009be4:	40 26       	lddsp	r6,sp[0x8]
80009be6:	0c 98       	mov	r8,r6
80009be8:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80009bec:	18 38       	cp.w	r8,r12
80009bee:	c2 01       	brne	80009c2e <_dtoa_r+0xbe>
80009bf0:	e0 68 27 0f 	mov	r8,9999
80009bf4:	41 5b       	lddsp	r11,sp[0x54]
80009bf6:	97 08       	st.w	r11[0x0],r8
80009bf8:	40 3a       	lddsp	r10,sp[0xc]
80009bfa:	58 0a       	cp.w	r10,0
80009bfc:	c0 71       	brne	80009c0a <_dtoa_r+0x9a>
80009bfe:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80009c02:	c0 41       	brne	80009c0a <_dtoa_r+0x9a>
80009c04:	fe cc c7 08 	sub	r12,pc,-14584
80009c08:	c0 38       	rjmp	80009c0e <_dtoa_r+0x9e>
80009c0a:	fe cc c7 02 	sub	r12,pc,-14590
80009c0e:	41 29       	lddsp	r9,sp[0x48]
80009c10:	58 09       	cp.w	r9,0
80009c12:	e0 80 05 9a 	breq	8000a746 <_dtoa_r+0xbd6>
80009c16:	f8 c8 ff fd 	sub	r8,r12,-3
80009c1a:	f8 c9 ff f8 	sub	r9,r12,-8
80009c1e:	11 8b       	ld.ub	r11,r8[0x0]
80009c20:	30 0a       	mov	r10,0
80009c22:	41 25       	lddsp	r5,sp[0x48]
80009c24:	f4 0b 18 00 	cp.b	r11,r10
80009c28:	f2 08 17 10 	movne	r8,r9
80009c2c:	c1 68       	rjmp	80009c58 <_dtoa_r+0xe8>
80009c2e:	fa ea 00 08 	ld.d	r10,sp[8]
80009c32:	30 08       	mov	r8,0
80009c34:	fa eb 00 3c 	st.d	sp[60],r10
80009c38:	30 09       	mov	r9,0
80009c3a:	e0 a0 14 e6 	rcall	8000c606 <__avr32_f64_cmp_eq>
80009c3e:	c1 00       	breq	80009c5e <_dtoa_r+0xee>
80009c40:	30 18       	mov	r8,1
80009c42:	41 5a       	lddsp	r10,sp[0x54]
80009c44:	95 08       	st.w	r10[0x0],r8
80009c46:	fe cc c8 6e 	sub	r12,pc,-14226
80009c4a:	41 29       	lddsp	r9,sp[0x48]
80009c4c:	f8 08 00 08 	add	r8,r12,r8
80009c50:	58 09       	cp.w	r9,0
80009c52:	e0 80 05 7a 	breq	8000a746 <_dtoa_r+0xbd6>
80009c56:	12 95       	mov	r5,r9
80009c58:	8b 08       	st.w	r5[0x0],r8
80009c5a:	e0 8f 05 76 	bral	8000a746 <_dtoa_r+0xbd6>
80009c5e:	fa c8 ff 9c 	sub	r8,sp,-100
80009c62:	fa c9 ff a0 	sub	r9,sp,-96
80009c66:	fa ea 00 3c 	ld.d	r10,sp[60]
80009c6a:	0e 9c       	mov	r12,r7
80009c6c:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80009c70:	e0 a0 0c b4 	rcall	8000b5d8 <__d2b>
80009c74:	18 93       	mov	r3,r12
80009c76:	58 05       	cp.w	r5,0
80009c78:	c0 d0       	breq	80009c92 <_dtoa_r+0x122>
80009c7a:	fa ea 00 3c 	ld.d	r10,sp[60]
80009c7e:	30 04       	mov	r4,0
80009c80:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80009c84:	ea c5 03 ff 	sub	r5,r5,1023
80009c88:	10 9b       	mov	r11,r8
80009c8a:	51 74       	stdsp	sp[0x5c],r4
80009c8c:	ea 1b 3f f0 	orh	r11,0x3ff0
80009c90:	c2 58       	rjmp	80009cda <_dtoa_r+0x16a>
80009c92:	41 88       	lddsp	r8,sp[0x60]
80009c94:	41 9c       	lddsp	r12,sp[0x64]
80009c96:	10 0c       	add	r12,r8
80009c98:	f8 c5 fb ce 	sub	r5,r12,-1074
80009c9c:	e0 45 00 20 	cp.w	r5,32
80009ca0:	e0 8a 00 0e 	brle	80009cbc <_dtoa_r+0x14c>
80009ca4:	f8 cc fb ee 	sub	r12,r12,-1042
80009ca8:	40 3b       	lddsp	r11,sp[0xc]
80009caa:	ea 08 11 40 	rsub	r8,r5,64
80009cae:	f6 0c 0a 4c 	lsr	r12,r11,r12
80009cb2:	ec 08 09 46 	lsl	r6,r6,r8
80009cb6:	0c 4c       	or	r12,r6
80009cb8:	c0 78       	rjmp	80009cc6 <_dtoa_r+0x156>
80009cba:	d7 03       	nop
80009cbc:	ea 0c 11 20 	rsub	r12,r5,32
80009cc0:	40 3a       	lddsp	r10,sp[0xc]
80009cc2:	f4 0c 09 4c 	lsl	r12,r10,r12
80009cc6:	e0 a0 14 2c 	rcall	8000c51e <__avr32_u32_to_f64>
80009cca:	fc 18 fe 10 	movh	r8,0xfe10
80009cce:	30 19       	mov	r9,1
80009cd0:	ea c5 04 33 	sub	r5,r5,1075
80009cd4:	f0 0b 00 0b 	add	r11,r8,r11
80009cd8:	51 79       	stdsp	sp[0x5c],r9
80009cda:	30 08       	mov	r8,0
80009cdc:	fc 19 3f f8 	movh	r9,0x3ff8
80009ce0:	e0 a0 12 b4 	rcall	8000c248 <__avr32_f64_sub>
80009ce4:	e0 68 43 61 	mov	r8,17249
80009ce8:	ea 18 63 6f 	orh	r8,0x636f
80009cec:	e0 69 87 a7 	mov	r9,34727
80009cf0:	ea 19 3f d2 	orh	r9,0x3fd2
80009cf4:	e0 a0 11 be 	rcall	8000c070 <__avr32_f64_mul>
80009cf8:	e0 68 c8 b3 	mov	r8,51379
80009cfc:	ea 18 8b 60 	orh	r8,0x8b60
80009d00:	e0 69 8a 28 	mov	r9,35368
80009d04:	ea 19 3f c6 	orh	r9,0x3fc6
80009d08:	e0 a0 13 6e 	rcall	8000c3e4 <__avr32_f64_add>
80009d0c:	0a 9c       	mov	r12,r5
80009d0e:	14 90       	mov	r0,r10
80009d10:	16 91       	mov	r1,r11
80009d12:	e0 a0 14 0a 	rcall	8000c526 <__avr32_s32_to_f64>
80009d16:	e0 68 79 fb 	mov	r8,31227
80009d1a:	ea 18 50 9f 	orh	r8,0x509f
80009d1e:	e0 69 44 13 	mov	r9,17427
80009d22:	ea 19 3f d3 	orh	r9,0x3fd3
80009d26:	e0 a0 11 a5 	rcall	8000c070 <__avr32_f64_mul>
80009d2a:	14 98       	mov	r8,r10
80009d2c:	16 99       	mov	r9,r11
80009d2e:	00 9a       	mov	r10,r0
80009d30:	02 9b       	mov	r11,r1
80009d32:	e0 a0 13 59 	rcall	8000c3e4 <__avr32_f64_add>
80009d36:	14 90       	mov	r0,r10
80009d38:	16 91       	mov	r1,r11
80009d3a:	e0 a0 13 df 	rcall	8000c4f8 <__avr32_f64_to_s32>
80009d3e:	30 08       	mov	r8,0
80009d40:	18 96       	mov	r6,r12
80009d42:	30 09       	mov	r9,0
80009d44:	00 9a       	mov	r10,r0
80009d46:	02 9b       	mov	r11,r1
80009d48:	e0 a0 14 a6 	rcall	8000c694 <__avr32_f64_cmp_lt>
80009d4c:	c0 c0       	breq	80009d64 <_dtoa_r+0x1f4>
80009d4e:	0c 9c       	mov	r12,r6
80009d50:	e0 a0 13 eb 	rcall	8000c526 <__avr32_s32_to_f64>
80009d54:	14 98       	mov	r8,r10
80009d56:	16 99       	mov	r9,r11
80009d58:	00 9a       	mov	r10,r0
80009d5a:	02 9b       	mov	r11,r1
80009d5c:	e0 a0 14 55 	rcall	8000c606 <__avr32_f64_cmp_eq>
80009d60:	f7 b6 00 01 	subeq	r6,1
80009d64:	59 66       	cp.w	r6,22
80009d66:	e0 88 00 05 	brls	80009d70 <_dtoa_r+0x200>
80009d6a:	30 18       	mov	r8,1
80009d6c:	51 48       	stdsp	sp[0x50],r8
80009d6e:	c1 38       	rjmp	80009d94 <_dtoa_r+0x224>
80009d70:	fe c8 c7 b0 	sub	r8,pc,-14416
80009d74:	fa ea 00 3c 	ld.d	r10,sp[60]
80009d78:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80009d7c:	e0 a0 14 8c 	rcall	8000c694 <__avr32_f64_cmp_lt>
80009d80:	f9 b4 00 00 	moveq	r4,0
80009d84:	fb f4 0a 14 	st.weq	sp[0x50],r4
80009d88:	f7 b6 01 01 	subne	r6,1
80009d8c:	f9 bc 01 00 	movne	r12,0
80009d90:	fb fc 1a 14 	st.wne	sp[0x50],r12
80009d94:	41 90       	lddsp	r0,sp[0x64]
80009d96:	20 10       	sub	r0,1
80009d98:	0a 10       	sub	r0,r5
80009d9a:	c0 46       	brmi	80009da2 <_dtoa_r+0x232>
80009d9c:	50 40       	stdsp	sp[0x10],r0
80009d9e:	30 00       	mov	r0,0
80009da0:	c0 48       	rjmp	80009da8 <_dtoa_r+0x238>
80009da2:	30 0b       	mov	r11,0
80009da4:	5c 30       	neg	r0
80009da6:	50 4b       	stdsp	sp[0x10],r11
80009da8:	ec 02 11 00 	rsub	r2,r6,0
80009dac:	58 06       	cp.w	r6,0
80009dae:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80009db2:	f5 d6 e4 0a 	addge	r10,r10,r6
80009db6:	fb fa 4a 04 	st.wge	sp[0x10],r10
80009dba:	fb f6 4a 11 	st.wge	sp[0x44],r6
80009dbe:	f9 b2 04 00 	movge	r2,0
80009dc2:	e1 d6 e5 10 	sublt	r0,r0,r6
80009dc6:	f9 b9 05 00 	movlt	r9,0
80009dca:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80009dce:	40 c8       	lddsp	r8,sp[0x30]
80009dd0:	58 98       	cp.w	r8,9
80009dd2:	e0 8b 00 20 	brhi	80009e12 <_dtoa_r+0x2a2>
80009dd6:	58 58       	cp.w	r8,5
80009dd8:	f9 b4 0a 01 	movle	r4,1
80009ddc:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80009de0:	f7 b5 09 04 	subgt	r5,4
80009de4:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80009de8:	f9 b4 09 00 	movgt	r4,0
80009dec:	40 cc       	lddsp	r12,sp[0x30]
80009dee:	58 3c       	cp.w	r12,3
80009df0:	c2 d0       	breq	80009e4a <_dtoa_r+0x2da>
80009df2:	e0 89 00 05 	brgt	80009dfc <_dtoa_r+0x28c>
80009df6:	58 2c       	cp.w	r12,2
80009df8:	c1 01       	brne	80009e18 <_dtoa_r+0x2a8>
80009dfa:	c1 88       	rjmp	80009e2a <_dtoa_r+0x2ba>
80009dfc:	40 cb       	lddsp	r11,sp[0x30]
80009dfe:	58 4b       	cp.w	r11,4
80009e00:	c0 60       	breq	80009e0c <_dtoa_r+0x29c>
80009e02:	58 5b       	cp.w	r11,5
80009e04:	c0 a1       	brne	80009e18 <_dtoa_r+0x2a8>
80009e06:	30 1a       	mov	r10,1
80009e08:	50 da       	stdsp	sp[0x34],r10
80009e0a:	c2 28       	rjmp	80009e4e <_dtoa_r+0x2de>
80009e0c:	30 19       	mov	r9,1
80009e0e:	50 d9       	stdsp	sp[0x34],r9
80009e10:	c0 f8       	rjmp	80009e2e <_dtoa_r+0x2be>
80009e12:	30 08       	mov	r8,0
80009e14:	30 14       	mov	r4,1
80009e16:	50 c8       	stdsp	sp[0x30],r8
80009e18:	3f f5       	mov	r5,-1
80009e1a:	30 1c       	mov	r12,1
80009e1c:	30 0b       	mov	r11,0
80009e1e:	50 95       	stdsp	sp[0x24],r5
80009e20:	50 dc       	stdsp	sp[0x34],r12
80009e22:	0a 91       	mov	r1,r5
80009e24:	31 28       	mov	r8,18
80009e26:	50 eb       	stdsp	sp[0x38],r11
80009e28:	c2 08       	rjmp	80009e68 <_dtoa_r+0x2f8>
80009e2a:	30 0a       	mov	r10,0
80009e2c:	50 da       	stdsp	sp[0x34],r10
80009e2e:	40 e9       	lddsp	r9,sp[0x38]
80009e30:	58 09       	cp.w	r9,0
80009e32:	e0 89 00 07 	brgt	80009e40 <_dtoa_r+0x2d0>
80009e36:	30 18       	mov	r8,1
80009e38:	50 98       	stdsp	sp[0x24],r8
80009e3a:	10 91       	mov	r1,r8
80009e3c:	50 e8       	stdsp	sp[0x38],r8
80009e3e:	c1 58       	rjmp	80009e68 <_dtoa_r+0x2f8>
80009e40:	40 e5       	lddsp	r5,sp[0x38]
80009e42:	50 95       	stdsp	sp[0x24],r5
80009e44:	0a 91       	mov	r1,r5
80009e46:	0a 98       	mov	r8,r5
80009e48:	c1 08       	rjmp	80009e68 <_dtoa_r+0x2f8>
80009e4a:	30 0c       	mov	r12,0
80009e4c:	50 dc       	stdsp	sp[0x34],r12
80009e4e:	40 eb       	lddsp	r11,sp[0x38]
80009e50:	ec 0b 00 0b 	add	r11,r6,r11
80009e54:	50 9b       	stdsp	sp[0x24],r11
80009e56:	16 98       	mov	r8,r11
80009e58:	2f f8       	sub	r8,-1
80009e5a:	58 08       	cp.w	r8,0
80009e5c:	e0 89 00 05 	brgt	80009e66 <_dtoa_r+0x2f6>
80009e60:	10 91       	mov	r1,r8
80009e62:	30 18       	mov	r8,1
80009e64:	c0 28       	rjmp	80009e68 <_dtoa_r+0x2f8>
80009e66:	10 91       	mov	r1,r8
80009e68:	30 09       	mov	r9,0
80009e6a:	6e 9a       	ld.w	r10,r7[0x24]
80009e6c:	95 19       	st.w	r10[0x4],r9
80009e6e:	30 49       	mov	r9,4
80009e70:	c0 68       	rjmp	80009e7c <_dtoa_r+0x30c>
80009e72:	d7 03       	nop
80009e74:	6a 1a       	ld.w	r10,r5[0x4]
80009e76:	a1 79       	lsl	r9,0x1
80009e78:	2f fa       	sub	r10,-1
80009e7a:	8b 1a       	st.w	r5[0x4],r10
80009e7c:	6e 95       	ld.w	r5,r7[0x24]
80009e7e:	f2 ca ff ec 	sub	r10,r9,-20
80009e82:	10 3a       	cp.w	r10,r8
80009e84:	fe 98 ff f8 	brls	80009e74 <_dtoa_r+0x304>
80009e88:	6a 1b       	ld.w	r11,r5[0x4]
80009e8a:	0e 9c       	mov	r12,r7
80009e8c:	e0 a0 0b 6e 	rcall	8000b568 <_Balloc>
80009e90:	58 e1       	cp.w	r1,14
80009e92:	5f 88       	srls	r8
80009e94:	8b 0c       	st.w	r5[0x0],r12
80009e96:	f1 e4 00 04 	and	r4,r8,r4
80009e9a:	6e 98       	ld.w	r8,r7[0x24]
80009e9c:	70 08       	ld.w	r8,r8[0x0]
80009e9e:	50 88       	stdsp	sp[0x20],r8
80009ea0:	e0 80 01 82 	breq	8000a1a4 <_dtoa_r+0x634>
80009ea4:	58 06       	cp.w	r6,0
80009ea6:	e0 8a 00 43 	brle	80009f2c <_dtoa_r+0x3bc>
80009eaa:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80009eae:	fe c8 c8 ee 	sub	r8,pc,-14098
80009eb2:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80009eb6:	fa e5 00 18 	st.d	sp[24],r4
80009eba:	ec 04 14 04 	asr	r4,r6,0x4
80009ebe:	ed b4 00 04 	bld	r4,0x4
80009ec2:	c0 30       	breq	80009ec8 <_dtoa_r+0x358>
80009ec4:	30 25       	mov	r5,2
80009ec6:	c1 08       	rjmp	80009ee6 <_dtoa_r+0x376>
80009ec8:	fe c8 c8 40 	sub	r8,pc,-14272
80009ecc:	f0 e8 00 20 	ld.d	r8,r8[32]
80009ed0:	fa ea 00 3c 	ld.d	r10,sp[60]
80009ed4:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80009ed8:	e0 a0 14 12 	rcall	8000c6fc <__avr32_f64_div>
80009edc:	30 35       	mov	r5,3
80009ede:	14 98       	mov	r8,r10
80009ee0:	16 99       	mov	r9,r11
80009ee2:	fa e9 00 08 	st.d	sp[8],r8
80009ee6:	fe cc c8 5e 	sub	r12,pc,-14242
80009eea:	50 a3       	stdsp	sp[0x28],r3
80009eec:	0c 93       	mov	r3,r6
80009eee:	18 96       	mov	r6,r12
80009ef0:	c0 f8       	rjmp	80009f0e <_dtoa_r+0x39e>
80009ef2:	fa ea 00 18 	ld.d	r10,sp[24]
80009ef6:	ed b4 00 00 	bld	r4,0x0
80009efa:	c0 81       	brne	80009f0a <_dtoa_r+0x39a>
80009efc:	ec e8 00 00 	ld.d	r8,r6[0]
80009f00:	2f f5       	sub	r5,-1
80009f02:	e0 a0 10 b7 	rcall	8000c070 <__avr32_f64_mul>
80009f06:	fa eb 00 18 	st.d	sp[24],r10
80009f0a:	a1 54       	asr	r4,0x1
80009f0c:	2f 86       	sub	r6,-8
80009f0e:	58 04       	cp.w	r4,0
80009f10:	cf 11       	brne	80009ef2 <_dtoa_r+0x382>
80009f12:	fa e8 00 18 	ld.d	r8,sp[24]
80009f16:	fa ea 00 08 	ld.d	r10,sp[8]
80009f1a:	06 96       	mov	r6,r3
80009f1c:	e0 a0 13 f0 	rcall	8000c6fc <__avr32_f64_div>
80009f20:	40 a3       	lddsp	r3,sp[0x28]
80009f22:	14 98       	mov	r8,r10
80009f24:	16 99       	mov	r9,r11
80009f26:	fa e9 00 08 	st.d	sp[8],r8
80009f2a:	c2 f8       	rjmp	80009f88 <_dtoa_r+0x418>
80009f2c:	ec 08 11 00 	rsub	r8,r6,0
80009f30:	c0 31       	brne	80009f36 <_dtoa_r+0x3c6>
80009f32:	30 25       	mov	r5,2
80009f34:	c2 a8       	rjmp	80009f88 <_dtoa_r+0x418>
80009f36:	fe cc c8 ae 	sub	r12,pc,-14162
80009f3a:	f0 04 14 04 	asr	r4,r8,0x4
80009f3e:	50 1c       	stdsp	sp[0x4],r12
80009f40:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80009f44:	fe c9 c9 84 	sub	r9,pc,-13948
80009f48:	fa ea 00 3c 	ld.d	r10,sp[60]
80009f4c:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80009f50:	e0 a0 10 90 	rcall	8000c070 <__avr32_f64_mul>
80009f54:	40 1c       	lddsp	r12,sp[0x4]
80009f56:	50 63       	stdsp	sp[0x18],r3
80009f58:	30 25       	mov	r5,2
80009f5a:	0c 93       	mov	r3,r6
80009f5c:	fa eb 00 08 	st.d	sp[8],r10
80009f60:	18 96       	mov	r6,r12
80009f62:	c0 f8       	rjmp	80009f80 <_dtoa_r+0x410>
80009f64:	fa ea 00 08 	ld.d	r10,sp[8]
80009f68:	ed b4 00 00 	bld	r4,0x0
80009f6c:	c0 81       	brne	80009f7c <_dtoa_r+0x40c>
80009f6e:	ec e8 00 00 	ld.d	r8,r6[0]
80009f72:	2f f5       	sub	r5,-1
80009f74:	e0 a0 10 7e 	rcall	8000c070 <__avr32_f64_mul>
80009f78:	fa eb 00 08 	st.d	sp[8],r10
80009f7c:	a1 54       	asr	r4,0x1
80009f7e:	2f 86       	sub	r6,-8
80009f80:	58 04       	cp.w	r4,0
80009f82:	cf 11       	brne	80009f64 <_dtoa_r+0x3f4>
80009f84:	06 96       	mov	r6,r3
80009f86:	40 63       	lddsp	r3,sp[0x18]
80009f88:	41 4a       	lddsp	r10,sp[0x50]
80009f8a:	58 0a       	cp.w	r10,0
80009f8c:	c2 a0       	breq	80009fe0 <_dtoa_r+0x470>
80009f8e:	fa e8 00 08 	ld.d	r8,sp[8]
80009f92:	58 01       	cp.w	r1,0
80009f94:	5f 94       	srgt	r4
80009f96:	fa e9 00 18 	st.d	sp[24],r8
80009f9a:	30 08       	mov	r8,0
80009f9c:	fc 19 3f f0 	movh	r9,0x3ff0
80009fa0:	fa ea 00 18 	ld.d	r10,sp[24]
80009fa4:	e0 a0 13 78 	rcall	8000c694 <__avr32_f64_cmp_lt>
80009fa8:	f9 bc 00 00 	moveq	r12,0
80009fac:	f9 bc 01 01 	movne	r12,1
80009fb0:	e9 ec 00 0c 	and	r12,r4,r12
80009fb4:	c1 60       	breq	80009fe0 <_dtoa_r+0x470>
80009fb6:	40 98       	lddsp	r8,sp[0x24]
80009fb8:	58 08       	cp.w	r8,0
80009fba:	e0 8a 00 f1 	brle	8000a19c <_dtoa_r+0x62c>
80009fbe:	30 08       	mov	r8,0
80009fc0:	fc 19 40 24 	movh	r9,0x4024
80009fc4:	ec c4 00 01 	sub	r4,r6,1
80009fc8:	fa ea 00 18 	ld.d	r10,sp[24]
80009fcc:	2f f5       	sub	r5,-1
80009fce:	50 64       	stdsp	sp[0x18],r4
80009fd0:	e0 a0 10 50 	rcall	8000c070 <__avr32_f64_mul>
80009fd4:	40 94       	lddsp	r4,sp[0x24]
80009fd6:	14 98       	mov	r8,r10
80009fd8:	16 99       	mov	r9,r11
80009fda:	fa e9 00 08 	st.d	sp[8],r8
80009fde:	c0 38       	rjmp	80009fe4 <_dtoa_r+0x474>
80009fe0:	50 66       	stdsp	sp[0x18],r6
80009fe2:	02 94       	mov	r4,r1
80009fe4:	0a 9c       	mov	r12,r5
80009fe6:	e0 a0 12 a0 	rcall	8000c526 <__avr32_s32_to_f64>
80009fea:	fa e8 00 08 	ld.d	r8,sp[8]
80009fee:	e0 a0 10 41 	rcall	8000c070 <__avr32_f64_mul>
80009ff2:	30 08       	mov	r8,0
80009ff4:	fc 19 40 1c 	movh	r9,0x401c
80009ff8:	e0 a0 11 f6 	rcall	8000c3e4 <__avr32_f64_add>
80009ffc:	14 98       	mov	r8,r10
80009ffe:	16 99       	mov	r9,r11
8000a000:	fa e9 00 28 	st.d	sp[40],r8
8000a004:	fc 18 fc c0 	movh	r8,0xfcc0
8000a008:	40 a5       	lddsp	r5,sp[0x28]
8000a00a:	10 05       	add	r5,r8
8000a00c:	50 a5       	stdsp	sp[0x28],r5
8000a00e:	58 04       	cp.w	r4,0
8000a010:	c2 11       	brne	8000a052 <_dtoa_r+0x4e2>
8000a012:	fa ea 00 08 	ld.d	r10,sp[8]
8000a016:	30 08       	mov	r8,0
8000a018:	fc 19 40 14 	movh	r9,0x4014
8000a01c:	e0 a0 11 16 	rcall	8000c248 <__avr32_f64_sub>
8000a020:	40 bc       	lddsp	r12,sp[0x2c]
8000a022:	fa eb 00 08 	st.d	sp[8],r10
8000a026:	14 98       	mov	r8,r10
8000a028:	16 99       	mov	r9,r11
8000a02a:	18 9a       	mov	r10,r12
8000a02c:	0a 9b       	mov	r11,r5
8000a02e:	e0 a0 13 33 	rcall	8000c694 <__avr32_f64_cmp_lt>
8000a032:	e0 81 02 54 	brne	8000a4da <_dtoa_r+0x96a>
8000a036:	0a 98       	mov	r8,r5
8000a038:	40 b9       	lddsp	r9,sp[0x2c]
8000a03a:	ee 18 80 00 	eorh	r8,0x8000
8000a03e:	fa ea 00 08 	ld.d	r10,sp[8]
8000a042:	10 95       	mov	r5,r8
8000a044:	12 98       	mov	r8,r9
8000a046:	0a 99       	mov	r9,r5
8000a048:	e0 a0 13 26 	rcall	8000c694 <__avr32_f64_cmp_lt>
8000a04c:	e0 81 02 3e 	brne	8000a4c8 <_dtoa_r+0x958>
8000a050:	ca 68       	rjmp	8000a19c <_dtoa_r+0x62c>
8000a052:	fe c9 ca 92 	sub	r9,pc,-13678
8000a056:	e8 c8 00 01 	sub	r8,r4,1
8000a05a:	40 d5       	lddsp	r5,sp[0x34]
8000a05c:	58 05       	cp.w	r5,0
8000a05e:	c4 f0       	breq	8000a0fc <_dtoa_r+0x58c>
8000a060:	30 0c       	mov	r12,0
8000a062:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000a066:	51 3c       	stdsp	sp[0x4c],r12
8000a068:	30 0a       	mov	r10,0
8000a06a:	fc 1b 3f e0 	movh	r11,0x3fe0
8000a06e:	e0 a0 13 47 	rcall	8000c6fc <__avr32_f64_div>
8000a072:	fa e8 00 28 	ld.d	r8,sp[40]
8000a076:	40 85       	lddsp	r5,sp[0x20]
8000a078:	e0 a0 10 e8 	rcall	8000c248 <__avr32_f64_sub>
8000a07c:	fa eb 00 28 	st.d	sp[40],r10
8000a080:	fa ea 00 08 	ld.d	r10,sp[8]
8000a084:	e0 a0 12 3a 	rcall	8000c4f8 <__avr32_f64_to_s32>
8000a088:	51 6c       	stdsp	sp[0x58],r12
8000a08a:	e0 a0 12 4e 	rcall	8000c526 <__avr32_s32_to_f64>
8000a08e:	14 98       	mov	r8,r10
8000a090:	16 99       	mov	r9,r11
8000a092:	fa ea 00 08 	ld.d	r10,sp[8]
8000a096:	e0 a0 10 d9 	rcall	8000c248 <__avr32_f64_sub>
8000a09a:	fa eb 00 08 	st.d	sp[8],r10
8000a09e:	41 68       	lddsp	r8,sp[0x58]
8000a0a0:	2d 08       	sub	r8,-48
8000a0a2:	0a c8       	st.b	r5++,r8
8000a0a4:	41 39       	lddsp	r9,sp[0x4c]
8000a0a6:	2f f9       	sub	r9,-1
8000a0a8:	51 39       	stdsp	sp[0x4c],r9
8000a0aa:	fa e8 00 28 	ld.d	r8,sp[40]
8000a0ae:	e0 a0 12 f3 	rcall	8000c694 <__avr32_f64_cmp_lt>
8000a0b2:	e0 81 03 39 	brne	8000a724 <_dtoa_r+0xbb4>
8000a0b6:	fa e8 00 08 	ld.d	r8,sp[8]
8000a0ba:	30 0a       	mov	r10,0
8000a0bc:	fc 1b 3f f0 	movh	r11,0x3ff0
8000a0c0:	e0 a0 10 c4 	rcall	8000c248 <__avr32_f64_sub>
8000a0c4:	fa e8 00 28 	ld.d	r8,sp[40]
8000a0c8:	e0 a0 12 e6 	rcall	8000c694 <__avr32_f64_cmp_lt>
8000a0cc:	fa ea 00 28 	ld.d	r10,sp[40]
8000a0d0:	30 08       	mov	r8,0
8000a0d2:	fc 19 40 24 	movh	r9,0x4024
8000a0d6:	e0 81 00 da 	brne	8000a28a <_dtoa_r+0x71a>
8000a0da:	41 3c       	lddsp	r12,sp[0x4c]
8000a0dc:	08 3c       	cp.w	r12,r4
8000a0de:	c5 f4       	brge	8000a19c <_dtoa_r+0x62c>
8000a0e0:	e0 a0 0f c8 	rcall	8000c070 <__avr32_f64_mul>
8000a0e4:	30 08       	mov	r8,0
8000a0e6:	fa eb 00 28 	st.d	sp[40],r10
8000a0ea:	fc 19 40 24 	movh	r9,0x4024
8000a0ee:	fa ea 00 08 	ld.d	r10,sp[8]
8000a0f2:	e0 a0 0f bf 	rcall	8000c070 <__avr32_f64_mul>
8000a0f6:	fa eb 00 08 	st.d	sp[8],r10
8000a0fa:	cc 3b       	rjmp	8000a080 <_dtoa_r+0x510>
8000a0fc:	40 85       	lddsp	r5,sp[0x20]
8000a0fe:	08 05       	add	r5,r4
8000a100:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
8000a104:	51 35       	stdsp	sp[0x4c],r5
8000a106:	fa e8 00 28 	ld.d	r8,sp[40]
8000a10a:	40 85       	lddsp	r5,sp[0x20]
8000a10c:	e0 a0 0f b2 	rcall	8000c070 <__avr32_f64_mul>
8000a110:	fa eb 00 28 	st.d	sp[40],r10
8000a114:	fa ea 00 08 	ld.d	r10,sp[8]
8000a118:	e0 a0 11 f0 	rcall	8000c4f8 <__avr32_f64_to_s32>
8000a11c:	51 6c       	stdsp	sp[0x58],r12
8000a11e:	e0 a0 12 04 	rcall	8000c526 <__avr32_s32_to_f64>
8000a122:	14 98       	mov	r8,r10
8000a124:	16 99       	mov	r9,r11
8000a126:	fa ea 00 08 	ld.d	r10,sp[8]
8000a12a:	e0 a0 10 8f 	rcall	8000c248 <__avr32_f64_sub>
8000a12e:	fa eb 00 08 	st.d	sp[8],r10
8000a132:	41 68       	lddsp	r8,sp[0x58]
8000a134:	2d 08       	sub	r8,-48
8000a136:	0a c8       	st.b	r5++,r8
8000a138:	41 3c       	lddsp	r12,sp[0x4c]
8000a13a:	18 35       	cp.w	r5,r12
8000a13c:	c2 81       	brne	8000a18c <_dtoa_r+0x61c>
8000a13e:	30 08       	mov	r8,0
8000a140:	fc 19 3f e0 	movh	r9,0x3fe0
8000a144:	fa ea 00 28 	ld.d	r10,sp[40]
8000a148:	e0 a0 11 4e 	rcall	8000c3e4 <__avr32_f64_add>
8000a14c:	40 85       	lddsp	r5,sp[0x20]
8000a14e:	fa e8 00 08 	ld.d	r8,sp[8]
8000a152:	08 05       	add	r5,r4
8000a154:	e0 a0 12 a0 	rcall	8000c694 <__avr32_f64_cmp_lt>
8000a158:	e0 81 00 99 	brne	8000a28a <_dtoa_r+0x71a>
8000a15c:	fa e8 00 28 	ld.d	r8,sp[40]
8000a160:	30 0a       	mov	r10,0
8000a162:	fc 1b 3f e0 	movh	r11,0x3fe0
8000a166:	e0 a0 10 71 	rcall	8000c248 <__avr32_f64_sub>
8000a16a:	14 98       	mov	r8,r10
8000a16c:	16 99       	mov	r9,r11
8000a16e:	fa ea 00 08 	ld.d	r10,sp[8]
8000a172:	e0 a0 12 91 	rcall	8000c694 <__avr32_f64_cmp_lt>
8000a176:	c1 30       	breq	8000a19c <_dtoa_r+0x62c>
8000a178:	33 09       	mov	r9,48
8000a17a:	0a 98       	mov	r8,r5
8000a17c:	11 7a       	ld.ub	r10,--r8
8000a17e:	f2 0a 18 00 	cp.b	r10,r9
8000a182:	e0 81 02 d1 	brne	8000a724 <_dtoa_r+0xbb4>
8000a186:	10 95       	mov	r5,r8
8000a188:	cf 9b       	rjmp	8000a17a <_dtoa_r+0x60a>
8000a18a:	d7 03       	nop
8000a18c:	30 08       	mov	r8,0
8000a18e:	fc 19 40 24 	movh	r9,0x4024
8000a192:	e0 a0 0f 6f 	rcall	8000c070 <__avr32_f64_mul>
8000a196:	fa eb 00 08 	st.d	sp[8],r10
8000a19a:	cb db       	rjmp	8000a114 <_dtoa_r+0x5a4>
8000a19c:	fa ea 00 3c 	ld.d	r10,sp[60]
8000a1a0:	fa eb 00 08 	st.d	sp[8],r10
8000a1a4:	58 e6       	cp.w	r6,14
8000a1a6:	5f ab       	srle	r11
8000a1a8:	41 8a       	lddsp	r10,sp[0x60]
8000a1aa:	30 08       	mov	r8,0
8000a1ac:	f4 09 11 ff 	rsub	r9,r10,-1
8000a1b0:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
8000a1b4:	f0 09 18 00 	cp.b	r9,r8
8000a1b8:	e0 80 00 82 	breq	8000a2bc <_dtoa_r+0x74c>
8000a1bc:	40 ea       	lddsp	r10,sp[0x38]
8000a1be:	58 01       	cp.w	r1,0
8000a1c0:	5f a9       	srle	r9
8000a1c2:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000a1c6:	fe ca cc 06 	sub	r10,pc,-13306
8000a1ca:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000a1ce:	fa e5 00 10 	st.d	sp[16],r4
8000a1d2:	f0 09 18 00 	cp.b	r9,r8
8000a1d6:	c1 40       	breq	8000a1fe <_dtoa_r+0x68e>
8000a1d8:	58 01       	cp.w	r1,0
8000a1da:	e0 81 01 77 	brne	8000a4c8 <_dtoa_r+0x958>
8000a1de:	30 08       	mov	r8,0
8000a1e0:	fc 19 40 14 	movh	r9,0x4014
8000a1e4:	08 9a       	mov	r10,r4
8000a1e6:	0a 9b       	mov	r11,r5
8000a1e8:	e0 a0 0f 44 	rcall	8000c070 <__avr32_f64_mul>
8000a1ec:	fa e8 00 08 	ld.d	r8,sp[8]
8000a1f0:	e0 a0 12 1e 	rcall	8000c62c <__avr32_f64_cmp_ge>
8000a1f4:	e0 81 01 6a 	brne	8000a4c8 <_dtoa_r+0x958>
8000a1f8:	02 92       	mov	r2,r1
8000a1fa:	e0 8f 01 72 	bral	8000a4de <_dtoa_r+0x96e>
8000a1fe:	40 85       	lddsp	r5,sp[0x20]
8000a200:	30 14       	mov	r4,1
8000a202:	fa e8 00 10 	ld.d	r8,sp[16]
8000a206:	fa ea 00 08 	ld.d	r10,sp[8]
8000a20a:	e0 a0 12 79 	rcall	8000c6fc <__avr32_f64_div>
8000a20e:	e0 a0 11 75 	rcall	8000c4f8 <__avr32_f64_to_s32>
8000a212:	18 92       	mov	r2,r12
8000a214:	e0 a0 11 89 	rcall	8000c526 <__avr32_s32_to_f64>
8000a218:	fa e8 00 10 	ld.d	r8,sp[16]
8000a21c:	e0 a0 0f 2a 	rcall	8000c070 <__avr32_f64_mul>
8000a220:	14 98       	mov	r8,r10
8000a222:	16 99       	mov	r9,r11
8000a224:	fa ea 00 08 	ld.d	r10,sp[8]
8000a228:	e0 a0 10 10 	rcall	8000c248 <__avr32_f64_sub>
8000a22c:	fa eb 00 08 	st.d	sp[8],r10
8000a230:	e4 c8 ff d0 	sub	r8,r2,-48
8000a234:	0a c8       	st.b	r5++,r8
8000a236:	fc 19 40 24 	movh	r9,0x4024
8000a23a:	30 08       	mov	r8,0
8000a23c:	02 34       	cp.w	r4,r1
8000a23e:	c3 31       	brne	8000a2a4 <_dtoa_r+0x734>
8000a240:	fa e8 00 08 	ld.d	r8,sp[8]
8000a244:	e0 a0 10 d0 	rcall	8000c3e4 <__avr32_f64_add>
8000a248:	16 91       	mov	r1,r11
8000a24a:	14 90       	mov	r0,r10
8000a24c:	14 98       	mov	r8,r10
8000a24e:	02 99       	mov	r9,r1
8000a250:	fa ea 00 10 	ld.d	r10,sp[16]
8000a254:	e0 a0 12 20 	rcall	8000c694 <__avr32_f64_cmp_lt>
8000a258:	c1 a1       	brne	8000a28c <_dtoa_r+0x71c>
8000a25a:	fa e8 00 10 	ld.d	r8,sp[16]
8000a25e:	00 9a       	mov	r10,r0
8000a260:	02 9b       	mov	r11,r1
8000a262:	e0 a0 11 d2 	rcall	8000c606 <__avr32_f64_cmp_eq>
8000a266:	e0 80 02 5e 	breq	8000a722 <_dtoa_r+0xbb2>
8000a26a:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000a26e:	c0 f1       	brne	8000a28c <_dtoa_r+0x71c>
8000a270:	e0 8f 02 59 	bral	8000a722 <_dtoa_r+0xbb2>
8000a274:	40 8a       	lddsp	r10,sp[0x20]
8000a276:	14 38       	cp.w	r8,r10
8000a278:	c0 30       	breq	8000a27e <_dtoa_r+0x70e>
8000a27a:	10 95       	mov	r5,r8
8000a27c:	c0 98       	rjmp	8000a28e <_dtoa_r+0x71e>
8000a27e:	33 08       	mov	r8,48
8000a280:	40 89       	lddsp	r9,sp[0x20]
8000a282:	2f f6       	sub	r6,-1
8000a284:	b2 88       	st.b	r9[0x0],r8
8000a286:	40 88       	lddsp	r8,sp[0x20]
8000a288:	c0 88       	rjmp	8000a298 <_dtoa_r+0x728>
8000a28a:	40 66       	lddsp	r6,sp[0x18]
8000a28c:	33 99       	mov	r9,57
8000a28e:	0a 98       	mov	r8,r5
8000a290:	11 7a       	ld.ub	r10,--r8
8000a292:	f2 0a 18 00 	cp.b	r10,r9
8000a296:	ce f0       	breq	8000a274 <_dtoa_r+0x704>
8000a298:	50 66       	stdsp	sp[0x18],r6
8000a29a:	11 89       	ld.ub	r9,r8[0x0]
8000a29c:	2f f9       	sub	r9,-1
8000a29e:	b0 89       	st.b	r8[0x0],r9
8000a2a0:	e0 8f 02 42 	bral	8000a724 <_dtoa_r+0xbb4>
8000a2a4:	e0 a0 0e e6 	rcall	8000c070 <__avr32_f64_mul>
8000a2a8:	2f f4       	sub	r4,-1
8000a2aa:	fa eb 00 08 	st.d	sp[8],r10
8000a2ae:	30 08       	mov	r8,0
8000a2b0:	30 09       	mov	r9,0
8000a2b2:	e0 a0 11 aa 	rcall	8000c606 <__avr32_f64_cmp_eq>
8000a2b6:	ca 60       	breq	8000a202 <_dtoa_r+0x692>
8000a2b8:	e0 8f 02 35 	bral	8000a722 <_dtoa_r+0xbb2>
8000a2bc:	40 d8       	lddsp	r8,sp[0x34]
8000a2be:	58 08       	cp.w	r8,0
8000a2c0:	c0 51       	brne	8000a2ca <_dtoa_r+0x75a>
8000a2c2:	04 98       	mov	r8,r2
8000a2c4:	00 95       	mov	r5,r0
8000a2c6:	40 d4       	lddsp	r4,sp[0x34]
8000a2c8:	c3 78       	rjmp	8000a336 <_dtoa_r+0x7c6>
8000a2ca:	40 c5       	lddsp	r5,sp[0x30]
8000a2cc:	58 15       	cp.w	r5,1
8000a2ce:	e0 89 00 0f 	brgt	8000a2ec <_dtoa_r+0x77c>
8000a2d2:	41 74       	lddsp	r4,sp[0x5c]
8000a2d4:	58 04       	cp.w	r4,0
8000a2d6:	c0 40       	breq	8000a2de <_dtoa_r+0x76e>
8000a2d8:	f4 c9 fb cd 	sub	r9,r10,-1075
8000a2dc:	c0 48       	rjmp	8000a2e4 <_dtoa_r+0x774>
8000a2de:	41 99       	lddsp	r9,sp[0x64]
8000a2e0:	f2 09 11 36 	rsub	r9,r9,54
8000a2e4:	04 98       	mov	r8,r2
8000a2e6:	00 95       	mov	r5,r0
8000a2e8:	c1 c8       	rjmp	8000a320 <_dtoa_r+0x7b0>
8000a2ea:	d7 03       	nop
8000a2ec:	e2 c8 00 01 	sub	r8,r1,1
8000a2f0:	58 01       	cp.w	r1,0
8000a2f2:	e0 05 17 40 	movge	r5,r0
8000a2f6:	e2 09 17 40 	movge	r9,r1
8000a2fa:	e1 d1 e5 15 	sublt	r5,r0,r1
8000a2fe:	f9 b9 05 00 	movlt	r9,0
8000a302:	10 32       	cp.w	r2,r8
8000a304:	e5 d8 e4 18 	subge	r8,r2,r8
8000a308:	f1 d2 e5 18 	sublt	r8,r8,r2
8000a30c:	e5 d8 e5 02 	addlt	r2,r2,r8
8000a310:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
8000a314:	f9 d8 e5 0c 	addlt	r12,r12,r8
8000a318:	fb fc 5a 11 	st.wlt	sp[0x44],r12
8000a31c:	f9 b8 05 00 	movlt	r8,0
8000a320:	40 4b       	lddsp	r11,sp[0x10]
8000a322:	12 0b       	add	r11,r9
8000a324:	50 08       	stdsp	sp[0x0],r8
8000a326:	50 4b       	stdsp	sp[0x10],r11
8000a328:	12 00       	add	r0,r9
8000a32a:	30 1b       	mov	r11,1
8000a32c:	0e 9c       	mov	r12,r7
8000a32e:	e0 a0 0a d1 	rcall	8000b8d0 <__i2b>
8000a332:	40 08       	lddsp	r8,sp[0x0]
8000a334:	18 94       	mov	r4,r12
8000a336:	40 4a       	lddsp	r10,sp[0x10]
8000a338:	58 05       	cp.w	r5,0
8000a33a:	5f 99       	srgt	r9
8000a33c:	58 0a       	cp.w	r10,0
8000a33e:	5f 9a       	srgt	r10
8000a340:	f5 e9 00 09 	and	r9,r10,r9
8000a344:	c0 80       	breq	8000a354 <_dtoa_r+0x7e4>
8000a346:	40 4c       	lddsp	r12,sp[0x10]
8000a348:	f8 05 0d 49 	min	r9,r12,r5
8000a34c:	12 1c       	sub	r12,r9
8000a34e:	12 10       	sub	r0,r9
8000a350:	50 4c       	stdsp	sp[0x10],r12
8000a352:	12 15       	sub	r5,r9
8000a354:	58 02       	cp.w	r2,0
8000a356:	e0 8a 00 27 	brle	8000a3a4 <_dtoa_r+0x834>
8000a35a:	40 db       	lddsp	r11,sp[0x34]
8000a35c:	58 0b       	cp.w	r11,0
8000a35e:	c1 d0       	breq	8000a398 <_dtoa_r+0x828>
8000a360:	58 08       	cp.w	r8,0
8000a362:	e0 8a 00 17 	brle	8000a390 <_dtoa_r+0x820>
8000a366:	10 9a       	mov	r10,r8
8000a368:	50 08       	stdsp	sp[0x0],r8
8000a36a:	08 9b       	mov	r11,r4
8000a36c:	0e 9c       	mov	r12,r7
8000a36e:	e0 a0 0a f7 	rcall	8000b95c <__pow5mult>
8000a372:	06 9a       	mov	r10,r3
8000a374:	18 9b       	mov	r11,r12
8000a376:	18 94       	mov	r4,r12
8000a378:	0e 9c       	mov	r12,r7
8000a37a:	e0 a0 0a 2b 	rcall	8000b7d0 <__multiply>
8000a37e:	18 99       	mov	r9,r12
8000a380:	06 9b       	mov	r11,r3
8000a382:	50 19       	stdsp	sp[0x4],r9
8000a384:	0e 9c       	mov	r12,r7
8000a386:	e0 a0 08 d7 	rcall	8000b534 <_Bfree>
8000a38a:	40 19       	lddsp	r9,sp[0x4]
8000a38c:	40 08       	lddsp	r8,sp[0x0]
8000a38e:	12 93       	mov	r3,r9
8000a390:	e4 08 01 0a 	sub	r10,r2,r8
8000a394:	c0 80       	breq	8000a3a4 <_dtoa_r+0x834>
8000a396:	c0 28       	rjmp	8000a39a <_dtoa_r+0x82a>
8000a398:	04 9a       	mov	r10,r2
8000a39a:	06 9b       	mov	r11,r3
8000a39c:	0e 9c       	mov	r12,r7
8000a39e:	e0 a0 0a df 	rcall	8000b95c <__pow5mult>
8000a3a2:	18 93       	mov	r3,r12
8000a3a4:	30 1b       	mov	r11,1
8000a3a6:	0e 9c       	mov	r12,r7
8000a3a8:	e0 a0 0a 94 	rcall	8000b8d0 <__i2b>
8000a3ac:	41 1a       	lddsp	r10,sp[0x44]
8000a3ae:	18 92       	mov	r2,r12
8000a3b0:	58 0a       	cp.w	r10,0
8000a3b2:	e0 8a 00 07 	brle	8000a3c0 <_dtoa_r+0x850>
8000a3b6:	18 9b       	mov	r11,r12
8000a3b8:	0e 9c       	mov	r12,r7
8000a3ba:	e0 a0 0a d1 	rcall	8000b95c <__pow5mult>
8000a3be:	18 92       	mov	r2,r12
8000a3c0:	40 c9       	lddsp	r9,sp[0x30]
8000a3c2:	58 19       	cp.w	r9,1
8000a3c4:	e0 89 00 14 	brgt	8000a3ec <_dtoa_r+0x87c>
8000a3c8:	40 38       	lddsp	r8,sp[0xc]
8000a3ca:	58 08       	cp.w	r8,0
8000a3cc:	c1 01       	brne	8000a3ec <_dtoa_r+0x87c>
8000a3ce:	40 29       	lddsp	r9,sp[0x8]
8000a3d0:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
8000a3d4:	c0 c1       	brne	8000a3ec <_dtoa_r+0x87c>
8000a3d6:	12 98       	mov	r8,r9
8000a3d8:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000a3dc:	c0 80       	breq	8000a3ec <_dtoa_r+0x87c>
8000a3de:	40 4c       	lddsp	r12,sp[0x10]
8000a3e0:	30 1b       	mov	r11,1
8000a3e2:	2f fc       	sub	r12,-1
8000a3e4:	2f f0       	sub	r0,-1
8000a3e6:	50 4c       	stdsp	sp[0x10],r12
8000a3e8:	50 6b       	stdsp	sp[0x18],r11
8000a3ea:	c0 38       	rjmp	8000a3f0 <_dtoa_r+0x880>
8000a3ec:	30 0a       	mov	r10,0
8000a3ee:	50 6a       	stdsp	sp[0x18],r10
8000a3f0:	41 19       	lddsp	r9,sp[0x44]
8000a3f2:	58 09       	cp.w	r9,0
8000a3f4:	c0 31       	brne	8000a3fa <_dtoa_r+0x88a>
8000a3f6:	30 1c       	mov	r12,1
8000a3f8:	c0 98       	rjmp	8000a40a <_dtoa_r+0x89a>
8000a3fa:	64 48       	ld.w	r8,r2[0x10]
8000a3fc:	2f c8       	sub	r8,-4
8000a3fe:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000a402:	e0 a0 08 08 	rcall	8000b412 <__hi0bits>
8000a406:	f8 0c 11 20 	rsub	r12,r12,32
8000a40a:	40 4b       	lddsp	r11,sp[0x10]
8000a40c:	f8 0b 00 08 	add	r8,r12,r11
8000a410:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000a414:	c0 c0       	breq	8000a42c <_dtoa_r+0x8bc>
8000a416:	f0 08 11 20 	rsub	r8,r8,32
8000a41a:	58 48       	cp.w	r8,4
8000a41c:	e0 8a 00 06 	brle	8000a428 <_dtoa_r+0x8b8>
8000a420:	20 48       	sub	r8,4
8000a422:	10 0b       	add	r11,r8
8000a424:	50 4b       	stdsp	sp[0x10],r11
8000a426:	c0 78       	rjmp	8000a434 <_dtoa_r+0x8c4>
8000a428:	58 48       	cp.w	r8,4
8000a42a:	c0 70       	breq	8000a438 <_dtoa_r+0x8c8>
8000a42c:	40 4a       	lddsp	r10,sp[0x10]
8000a42e:	2e 48       	sub	r8,-28
8000a430:	10 0a       	add	r10,r8
8000a432:	50 4a       	stdsp	sp[0x10],r10
8000a434:	10 00       	add	r0,r8
8000a436:	10 05       	add	r5,r8
8000a438:	58 00       	cp.w	r0,0
8000a43a:	e0 8a 00 08 	brle	8000a44a <_dtoa_r+0x8da>
8000a43e:	06 9b       	mov	r11,r3
8000a440:	00 9a       	mov	r10,r0
8000a442:	0e 9c       	mov	r12,r7
8000a444:	e0 a0 09 82 	rcall	8000b748 <__lshift>
8000a448:	18 93       	mov	r3,r12
8000a44a:	40 49       	lddsp	r9,sp[0x10]
8000a44c:	58 09       	cp.w	r9,0
8000a44e:	e0 8a 00 08 	brle	8000a45e <_dtoa_r+0x8ee>
8000a452:	04 9b       	mov	r11,r2
8000a454:	12 9a       	mov	r10,r9
8000a456:	0e 9c       	mov	r12,r7
8000a458:	e0 a0 09 78 	rcall	8000b748 <__lshift>
8000a45c:	18 92       	mov	r2,r12
8000a45e:	41 48       	lddsp	r8,sp[0x50]
8000a460:	58 08       	cp.w	r8,0
8000a462:	c1 b0       	breq	8000a498 <_dtoa_r+0x928>
8000a464:	04 9b       	mov	r11,r2
8000a466:	06 9c       	mov	r12,r3
8000a468:	e0 a0 08 4c 	rcall	8000b500 <__mcmp>
8000a46c:	c1 64       	brge	8000a498 <_dtoa_r+0x928>
8000a46e:	06 9b       	mov	r11,r3
8000a470:	30 09       	mov	r9,0
8000a472:	30 aa       	mov	r10,10
8000a474:	0e 9c       	mov	r12,r7
8000a476:	e0 a0 0a 35 	rcall	8000b8e0 <__multadd>
8000a47a:	20 16       	sub	r6,1
8000a47c:	18 93       	mov	r3,r12
8000a47e:	40 dc       	lddsp	r12,sp[0x34]
8000a480:	58 0c       	cp.w	r12,0
8000a482:	c0 31       	brne	8000a488 <_dtoa_r+0x918>
8000a484:	40 91       	lddsp	r1,sp[0x24]
8000a486:	c0 98       	rjmp	8000a498 <_dtoa_r+0x928>
8000a488:	08 9b       	mov	r11,r4
8000a48a:	40 91       	lddsp	r1,sp[0x24]
8000a48c:	30 09       	mov	r9,0
8000a48e:	30 aa       	mov	r10,10
8000a490:	0e 9c       	mov	r12,r7
8000a492:	e0 a0 0a 27 	rcall	8000b8e0 <__multadd>
8000a496:	18 94       	mov	r4,r12
8000a498:	58 01       	cp.w	r1,0
8000a49a:	5f a9       	srle	r9
8000a49c:	40 cb       	lddsp	r11,sp[0x30]
8000a49e:	58 2b       	cp.w	r11,2
8000a4a0:	5f 98       	srgt	r8
8000a4a2:	f3 e8 00 08 	and	r8,r9,r8
8000a4a6:	c2 50       	breq	8000a4f0 <_dtoa_r+0x980>
8000a4a8:	58 01       	cp.w	r1,0
8000a4aa:	c1 11       	brne	8000a4cc <_dtoa_r+0x95c>
8000a4ac:	04 9b       	mov	r11,r2
8000a4ae:	02 99       	mov	r9,r1
8000a4b0:	30 5a       	mov	r10,5
8000a4b2:	0e 9c       	mov	r12,r7
8000a4b4:	e0 a0 0a 16 	rcall	8000b8e0 <__multadd>
8000a4b8:	18 92       	mov	r2,r12
8000a4ba:	18 9b       	mov	r11,r12
8000a4bc:	06 9c       	mov	r12,r3
8000a4be:	e0 a0 08 21 	rcall	8000b500 <__mcmp>
8000a4c2:	e0 89 00 0f 	brgt	8000a4e0 <_dtoa_r+0x970>
8000a4c6:	c0 38       	rjmp	8000a4cc <_dtoa_r+0x95c>
8000a4c8:	30 02       	mov	r2,0
8000a4ca:	04 94       	mov	r4,r2
8000a4cc:	40 ea       	lddsp	r10,sp[0x38]
8000a4ce:	30 09       	mov	r9,0
8000a4d0:	5c da       	com	r10
8000a4d2:	40 85       	lddsp	r5,sp[0x20]
8000a4d4:	50 6a       	stdsp	sp[0x18],r10
8000a4d6:	50 49       	stdsp	sp[0x10],r9
8000a4d8:	c0 f9       	rjmp	8000a6f6 <_dtoa_r+0xb86>
8000a4da:	08 92       	mov	r2,r4
8000a4dc:	40 66       	lddsp	r6,sp[0x18]
8000a4de:	04 94       	mov	r4,r2
8000a4e0:	2f f6       	sub	r6,-1
8000a4e2:	50 66       	stdsp	sp[0x18],r6
8000a4e4:	33 18       	mov	r8,49
8000a4e6:	40 85       	lddsp	r5,sp[0x20]
8000a4e8:	0a c8       	st.b	r5++,r8
8000a4ea:	30 08       	mov	r8,0
8000a4ec:	50 48       	stdsp	sp[0x10],r8
8000a4ee:	c0 49       	rjmp	8000a6f6 <_dtoa_r+0xb86>
8000a4f0:	40 dc       	lddsp	r12,sp[0x34]
8000a4f2:	58 0c       	cp.w	r12,0
8000a4f4:	e0 80 00 b5 	breq	8000a65e <_dtoa_r+0xaee>
8000a4f8:	58 05       	cp.w	r5,0
8000a4fa:	e0 8a 00 08 	brle	8000a50a <_dtoa_r+0x99a>
8000a4fe:	08 9b       	mov	r11,r4
8000a500:	0a 9a       	mov	r10,r5
8000a502:	0e 9c       	mov	r12,r7
8000a504:	e0 a0 09 22 	rcall	8000b748 <__lshift>
8000a508:	18 94       	mov	r4,r12
8000a50a:	40 6b       	lddsp	r11,sp[0x18]
8000a50c:	58 0b       	cp.w	r11,0
8000a50e:	c0 31       	brne	8000a514 <_dtoa_r+0x9a4>
8000a510:	08 9c       	mov	r12,r4
8000a512:	c1 38       	rjmp	8000a538 <_dtoa_r+0x9c8>
8000a514:	68 1b       	ld.w	r11,r4[0x4]
8000a516:	0e 9c       	mov	r12,r7
8000a518:	e0 a0 08 28 	rcall	8000b568 <_Balloc>
8000a51c:	68 4a       	ld.w	r10,r4[0x10]
8000a51e:	18 95       	mov	r5,r12
8000a520:	e8 cb ff f4 	sub	r11,r4,-12
8000a524:	2f ea       	sub	r10,-2
8000a526:	2f 4c       	sub	r12,-12
8000a528:	a3 6a       	lsl	r10,0x2
8000a52a:	fe b0 e8 43 	rcall	800075b0 <memcpy>
8000a52e:	0a 9b       	mov	r11,r5
8000a530:	30 1a       	mov	r10,1
8000a532:	0e 9c       	mov	r12,r7
8000a534:	e0 a0 09 0a 	rcall	8000b748 <__lshift>
8000a538:	50 44       	stdsp	sp[0x10],r4
8000a53a:	40 3a       	lddsp	r10,sp[0xc]
8000a53c:	30 19       	mov	r9,1
8000a53e:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000a542:	18 94       	mov	r4,r12
8000a544:	50 da       	stdsp	sp[0x34],r10
8000a546:	40 85       	lddsp	r5,sp[0x20]
8000a548:	50 99       	stdsp	sp[0x24],r9
8000a54a:	50 26       	stdsp	sp[0x8],r6
8000a54c:	50 e1       	stdsp	sp[0x38],r1
8000a54e:	04 9b       	mov	r11,r2
8000a550:	06 9c       	mov	r12,r3
8000a552:	fe b0 fa 7f 	rcall	80009a50 <quorem>
8000a556:	40 4b       	lddsp	r11,sp[0x10]
8000a558:	f8 c0 ff d0 	sub	r0,r12,-48
8000a55c:	06 9c       	mov	r12,r3
8000a55e:	e0 a0 07 d1 	rcall	8000b500 <__mcmp>
8000a562:	08 9a       	mov	r10,r4
8000a564:	50 6c       	stdsp	sp[0x18],r12
8000a566:	04 9b       	mov	r11,r2
8000a568:	0e 9c       	mov	r12,r7
8000a56a:	e0 a0 08 87 	rcall	8000b678 <__mdiff>
8000a56e:	18 91       	mov	r1,r12
8000a570:	78 38       	ld.w	r8,r12[0xc]
8000a572:	58 08       	cp.w	r8,0
8000a574:	c0 30       	breq	8000a57a <_dtoa_r+0xa0a>
8000a576:	30 16       	mov	r6,1
8000a578:	c0 68       	rjmp	8000a584 <_dtoa_r+0xa14>
8000a57a:	18 9b       	mov	r11,r12
8000a57c:	06 9c       	mov	r12,r3
8000a57e:	e0 a0 07 c1 	rcall	8000b500 <__mcmp>
8000a582:	18 96       	mov	r6,r12
8000a584:	0e 9c       	mov	r12,r7
8000a586:	02 9b       	mov	r11,r1
8000a588:	e0 a0 07 d6 	rcall	8000b534 <_Bfree>
8000a58c:	40 cc       	lddsp	r12,sp[0x30]
8000a58e:	ed ec 10 08 	or	r8,r6,r12
8000a592:	c0 d1       	brne	8000a5ac <_dtoa_r+0xa3c>
8000a594:	40 db       	lddsp	r11,sp[0x34]
8000a596:	58 0b       	cp.w	r11,0
8000a598:	c0 a1       	brne	8000a5ac <_dtoa_r+0xa3c>
8000a59a:	40 26       	lddsp	r6,sp[0x8]
8000a59c:	e0 40 00 39 	cp.w	r0,57
8000a5a0:	c3 00       	breq	8000a600 <_dtoa_r+0xa90>
8000a5a2:	40 6a       	lddsp	r10,sp[0x18]
8000a5a4:	58 0a       	cp.w	r10,0
8000a5a6:	e0 89 00 24 	brgt	8000a5ee <_dtoa_r+0xa7e>
8000a5aa:	c2 f8       	rjmp	8000a608 <_dtoa_r+0xa98>
8000a5ac:	40 69       	lddsp	r9,sp[0x18]
8000a5ae:	58 09       	cp.w	r9,0
8000a5b0:	c0 85       	brlt	8000a5c0 <_dtoa_r+0xa50>
8000a5b2:	12 98       	mov	r8,r9
8000a5b4:	40 cc       	lddsp	r12,sp[0x30]
8000a5b6:	18 48       	or	r8,r12
8000a5b8:	c1 d1       	brne	8000a5f2 <_dtoa_r+0xa82>
8000a5ba:	40 db       	lddsp	r11,sp[0x34]
8000a5bc:	58 0b       	cp.w	r11,0
8000a5be:	c1 a1       	brne	8000a5f2 <_dtoa_r+0xa82>
8000a5c0:	0c 99       	mov	r9,r6
8000a5c2:	40 26       	lddsp	r6,sp[0x8]
8000a5c4:	58 09       	cp.w	r9,0
8000a5c6:	e0 8a 00 21 	brle	8000a608 <_dtoa_r+0xa98>
8000a5ca:	06 9b       	mov	r11,r3
8000a5cc:	30 1a       	mov	r10,1
8000a5ce:	0e 9c       	mov	r12,r7
8000a5d0:	e0 a0 08 bc 	rcall	8000b748 <__lshift>
8000a5d4:	04 9b       	mov	r11,r2
8000a5d6:	18 93       	mov	r3,r12
8000a5d8:	e0 a0 07 94 	rcall	8000b500 <__mcmp>
8000a5dc:	e0 89 00 06 	brgt	8000a5e8 <_dtoa_r+0xa78>
8000a5e0:	c1 41       	brne	8000a608 <_dtoa_r+0xa98>
8000a5e2:	ed b0 00 00 	bld	r0,0x0
8000a5e6:	c1 11       	brne	8000a608 <_dtoa_r+0xa98>
8000a5e8:	e0 40 00 39 	cp.w	r0,57
8000a5ec:	c0 a0       	breq	8000a600 <_dtoa_r+0xa90>
8000a5ee:	2f f0       	sub	r0,-1
8000a5f0:	c0 c8       	rjmp	8000a608 <_dtoa_r+0xa98>
8000a5f2:	58 06       	cp.w	r6,0
8000a5f4:	e0 8a 00 0c 	brle	8000a60c <_dtoa_r+0xa9c>
8000a5f8:	40 26       	lddsp	r6,sp[0x8]
8000a5fa:	e0 40 00 39 	cp.w	r0,57
8000a5fe:	c0 41       	brne	8000a606 <_dtoa_r+0xa96>
8000a600:	33 98       	mov	r8,57
8000a602:	0a c8       	st.b	r5++,r8
8000a604:	c6 78       	rjmp	8000a6d2 <_dtoa_r+0xb62>
8000a606:	2f f0       	sub	r0,-1
8000a608:	0a c0       	st.b	r5++,r0
8000a60a:	c7 58       	rjmp	8000a6f4 <_dtoa_r+0xb84>
8000a60c:	0a c0       	st.b	r5++,r0
8000a60e:	40 9a       	lddsp	r10,sp[0x24]
8000a610:	40 e9       	lddsp	r9,sp[0x38]
8000a612:	12 3a       	cp.w	r10,r9
8000a614:	c4 30       	breq	8000a69a <_dtoa_r+0xb2a>
8000a616:	06 9b       	mov	r11,r3
8000a618:	30 09       	mov	r9,0
8000a61a:	30 aa       	mov	r10,10
8000a61c:	0e 9c       	mov	r12,r7
8000a61e:	e0 a0 09 61 	rcall	8000b8e0 <__multadd>
8000a622:	40 48       	lddsp	r8,sp[0x10]
8000a624:	18 93       	mov	r3,r12
8000a626:	08 38       	cp.w	r8,r4
8000a628:	c0 91       	brne	8000a63a <_dtoa_r+0xaca>
8000a62a:	10 9b       	mov	r11,r8
8000a62c:	30 09       	mov	r9,0
8000a62e:	30 aa       	mov	r10,10
8000a630:	0e 9c       	mov	r12,r7
8000a632:	e0 a0 09 57 	rcall	8000b8e0 <__multadd>
8000a636:	50 4c       	stdsp	sp[0x10],r12
8000a638:	c0 e8       	rjmp	8000a654 <_dtoa_r+0xae4>
8000a63a:	40 4b       	lddsp	r11,sp[0x10]
8000a63c:	30 09       	mov	r9,0
8000a63e:	30 aa       	mov	r10,10
8000a640:	0e 9c       	mov	r12,r7
8000a642:	e0 a0 09 4f 	rcall	8000b8e0 <__multadd>
8000a646:	08 9b       	mov	r11,r4
8000a648:	50 4c       	stdsp	sp[0x10],r12
8000a64a:	30 09       	mov	r9,0
8000a64c:	30 aa       	mov	r10,10
8000a64e:	0e 9c       	mov	r12,r7
8000a650:	e0 a0 09 48 	rcall	8000b8e0 <__multadd>
8000a654:	18 94       	mov	r4,r12
8000a656:	40 9c       	lddsp	r12,sp[0x24]
8000a658:	2f fc       	sub	r12,-1
8000a65a:	50 9c       	stdsp	sp[0x24],r12
8000a65c:	c7 9b       	rjmp	8000a54e <_dtoa_r+0x9de>
8000a65e:	30 18       	mov	r8,1
8000a660:	06 90       	mov	r0,r3
8000a662:	40 85       	lddsp	r5,sp[0x20]
8000a664:	08 93       	mov	r3,r4
8000a666:	0c 94       	mov	r4,r6
8000a668:	10 96       	mov	r6,r8
8000a66a:	04 9b       	mov	r11,r2
8000a66c:	00 9c       	mov	r12,r0
8000a66e:	fe b0 f9 f1 	rcall	80009a50 <quorem>
8000a672:	2d 0c       	sub	r12,-48
8000a674:	0a cc       	st.b	r5++,r12
8000a676:	02 36       	cp.w	r6,r1
8000a678:	c0 a4       	brge	8000a68c <_dtoa_r+0xb1c>
8000a67a:	00 9b       	mov	r11,r0
8000a67c:	30 09       	mov	r9,0
8000a67e:	30 aa       	mov	r10,10
8000a680:	0e 9c       	mov	r12,r7
8000a682:	2f f6       	sub	r6,-1
8000a684:	e0 a0 09 2e 	rcall	8000b8e0 <__multadd>
8000a688:	18 90       	mov	r0,r12
8000a68a:	cf 0b       	rjmp	8000a66a <_dtoa_r+0xafa>
8000a68c:	08 96       	mov	r6,r4
8000a68e:	30 0b       	mov	r11,0
8000a690:	06 94       	mov	r4,r3
8000a692:	50 4b       	stdsp	sp[0x10],r11
8000a694:	00 93       	mov	r3,r0
8000a696:	18 90       	mov	r0,r12
8000a698:	c0 28       	rjmp	8000a69c <_dtoa_r+0xb2c>
8000a69a:	40 26       	lddsp	r6,sp[0x8]
8000a69c:	06 9b       	mov	r11,r3
8000a69e:	30 1a       	mov	r10,1
8000a6a0:	0e 9c       	mov	r12,r7
8000a6a2:	e0 a0 08 53 	rcall	8000b748 <__lshift>
8000a6a6:	04 9b       	mov	r11,r2
8000a6a8:	18 93       	mov	r3,r12
8000a6aa:	e0 a0 07 2b 	rcall	8000b500 <__mcmp>
8000a6ae:	e0 89 00 12 	brgt	8000a6d2 <_dtoa_r+0xb62>
8000a6b2:	c1 b1       	brne	8000a6e8 <_dtoa_r+0xb78>
8000a6b4:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
8000a6b8:	c0 d1       	brne	8000a6d2 <_dtoa_r+0xb62>
8000a6ba:	c1 78       	rjmp	8000a6e8 <_dtoa_r+0xb78>
8000a6bc:	40 89       	lddsp	r9,sp[0x20]
8000a6be:	12 38       	cp.w	r8,r9
8000a6c0:	c0 30       	breq	8000a6c6 <_dtoa_r+0xb56>
8000a6c2:	10 95       	mov	r5,r8
8000a6c4:	c0 88       	rjmp	8000a6d4 <_dtoa_r+0xb64>
8000a6c6:	2f f6       	sub	r6,-1
8000a6c8:	50 66       	stdsp	sp[0x18],r6
8000a6ca:	33 18       	mov	r8,49
8000a6cc:	40 8c       	lddsp	r12,sp[0x20]
8000a6ce:	b8 88       	st.b	r12[0x0],r8
8000a6d0:	c1 38       	rjmp	8000a6f6 <_dtoa_r+0xb86>
8000a6d2:	33 9a       	mov	r10,57
8000a6d4:	0a 98       	mov	r8,r5
8000a6d6:	11 79       	ld.ub	r9,--r8
8000a6d8:	f4 09 18 00 	cp.b	r9,r10
8000a6dc:	cf 00       	breq	8000a6bc <_dtoa_r+0xb4c>
8000a6de:	2f f9       	sub	r9,-1
8000a6e0:	b0 89       	st.b	r8[0x0],r9
8000a6e2:	c0 98       	rjmp	8000a6f4 <_dtoa_r+0xb84>
8000a6e4:	10 95       	mov	r5,r8
8000a6e6:	c0 28       	rjmp	8000a6ea <_dtoa_r+0xb7a>
8000a6e8:	33 09       	mov	r9,48
8000a6ea:	0a 98       	mov	r8,r5
8000a6ec:	11 7a       	ld.ub	r10,--r8
8000a6ee:	f2 0a 18 00 	cp.b	r10,r9
8000a6f2:	cf 90       	breq	8000a6e4 <_dtoa_r+0xb74>
8000a6f4:	50 66       	stdsp	sp[0x18],r6
8000a6f6:	04 9b       	mov	r11,r2
8000a6f8:	0e 9c       	mov	r12,r7
8000a6fa:	e0 a0 07 1d 	rcall	8000b534 <_Bfree>
8000a6fe:	58 04       	cp.w	r4,0
8000a700:	c1 20       	breq	8000a724 <_dtoa_r+0xbb4>
8000a702:	40 4b       	lddsp	r11,sp[0x10]
8000a704:	08 3b       	cp.w	r11,r4
8000a706:	5f 19       	srne	r9
8000a708:	58 0b       	cp.w	r11,0
8000a70a:	5f 18       	srne	r8
8000a70c:	f3 e8 00 08 	and	r8,r9,r8
8000a710:	c0 40       	breq	8000a718 <_dtoa_r+0xba8>
8000a712:	0e 9c       	mov	r12,r7
8000a714:	e0 a0 07 10 	rcall	8000b534 <_Bfree>
8000a718:	08 9b       	mov	r11,r4
8000a71a:	0e 9c       	mov	r12,r7
8000a71c:	e0 a0 07 0c 	rcall	8000b534 <_Bfree>
8000a720:	c0 28       	rjmp	8000a724 <_dtoa_r+0xbb4>
8000a722:	50 66       	stdsp	sp[0x18],r6
8000a724:	0e 9c       	mov	r12,r7
8000a726:	06 9b       	mov	r11,r3
8000a728:	e0 a0 07 06 	rcall	8000b534 <_Bfree>
8000a72c:	30 08       	mov	r8,0
8000a72e:	aa 88       	st.b	r5[0x0],r8
8000a730:	40 68       	lddsp	r8,sp[0x18]
8000a732:	41 5a       	lddsp	r10,sp[0x54]
8000a734:	2f f8       	sub	r8,-1
8000a736:	41 29       	lddsp	r9,sp[0x48]
8000a738:	95 08       	st.w	r10[0x0],r8
8000a73a:	40 8c       	lddsp	r12,sp[0x20]
8000a73c:	58 09       	cp.w	r9,0
8000a73e:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000a742:	f1 f5 1a 00 	st.wne	r8[0x0],r5
8000a746:	2e 6d       	sub	sp,-104
8000a748:	d8 32       	popm	r0-r7,pc
8000a74a:	d7 03       	nop

8000a74c <_fflush_r>:
8000a74c:	d4 21       	pushm	r4-r7,lr
8000a74e:	16 97       	mov	r7,r11
8000a750:	18 96       	mov	r6,r12
8000a752:	76 48       	ld.w	r8,r11[0x10]
8000a754:	58 08       	cp.w	r8,0
8000a756:	c7 f0       	breq	8000a854 <_fflush_r+0x108>
8000a758:	58 0c       	cp.w	r12,0
8000a75a:	c0 50       	breq	8000a764 <_fflush_r+0x18>
8000a75c:	78 68       	ld.w	r8,r12[0x18]
8000a75e:	58 08       	cp.w	r8,0
8000a760:	c0 21       	brne	8000a764 <_fflush_r+0x18>
8000a762:	cc dc       	rcall	8000a8fc <__sinit>
8000a764:	fe c8 d2 58 	sub	r8,pc,-11688
8000a768:	10 37       	cp.w	r7,r8
8000a76a:	c0 31       	brne	8000a770 <_fflush_r+0x24>
8000a76c:	6c 07       	ld.w	r7,r6[0x0]
8000a76e:	c0 c8       	rjmp	8000a786 <_fflush_r+0x3a>
8000a770:	fe c8 d2 44 	sub	r8,pc,-11708
8000a774:	10 37       	cp.w	r7,r8
8000a776:	c0 31       	brne	8000a77c <_fflush_r+0x30>
8000a778:	6c 17       	ld.w	r7,r6[0x4]
8000a77a:	c0 68       	rjmp	8000a786 <_fflush_r+0x3a>
8000a77c:	fe c8 d2 30 	sub	r8,pc,-11728
8000a780:	10 37       	cp.w	r7,r8
8000a782:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000a786:	8e 6a       	ld.sh	r10,r7[0xc]
8000a788:	14 98       	mov	r8,r10
8000a78a:	ed ba 00 03 	bld	r10,0x3
8000a78e:	c4 20       	breq	8000a812 <_fflush_r+0xc6>
8000a790:	ab ba       	sbr	r10,0xb
8000a792:	ae 6a       	st.h	r7[0xc],r10
8000a794:	6e 18       	ld.w	r8,r7[0x4]
8000a796:	58 08       	cp.w	r8,0
8000a798:	e0 89 00 06 	brgt	8000a7a4 <_fflush_r+0x58>
8000a79c:	6f 08       	ld.w	r8,r7[0x40]
8000a79e:	58 08       	cp.w	r8,0
8000a7a0:	e0 8a 00 5a 	brle	8000a854 <_fflush_r+0x108>
8000a7a4:	6e b8       	ld.w	r8,r7[0x2c]
8000a7a6:	58 08       	cp.w	r8,0
8000a7a8:	c5 60       	breq	8000a854 <_fflush_r+0x108>
8000a7aa:	e2 1a 10 00 	andl	r10,0x1000,COH
8000a7ae:	c0 30       	breq	8000a7b4 <_fflush_r+0x68>
8000a7b0:	6f 55       	ld.w	r5,r7[0x54]
8000a7b2:	c0 f8       	rjmp	8000a7d0 <_fflush_r+0x84>
8000a7b4:	30 19       	mov	r9,1
8000a7b6:	6e 8b       	ld.w	r11,r7[0x20]
8000a7b8:	0c 9c       	mov	r12,r6
8000a7ba:	5d 18       	icall	r8
8000a7bc:	18 95       	mov	r5,r12
8000a7be:	5b fc       	cp.w	r12,-1
8000a7c0:	c0 81       	brne	8000a7d0 <_fflush_r+0x84>
8000a7c2:	6c 38       	ld.w	r8,r6[0xc]
8000a7c4:	59 d8       	cp.w	r8,29
8000a7c6:	c4 70       	breq	8000a854 <_fflush_r+0x108>
8000a7c8:	8e 68       	ld.sh	r8,r7[0xc]
8000a7ca:	a7 a8       	sbr	r8,0x6
8000a7cc:	ae 68       	st.h	r7[0xc],r8
8000a7ce:	d8 22       	popm	r4-r7,pc
8000a7d0:	8e 68       	ld.sh	r8,r7[0xc]
8000a7d2:	ed b8 00 02 	bld	r8,0x2
8000a7d6:	c0 91       	brne	8000a7e8 <_fflush_r+0x9c>
8000a7d8:	6e 18       	ld.w	r8,r7[0x4]
8000a7da:	10 15       	sub	r5,r8
8000a7dc:	6e d8       	ld.w	r8,r7[0x34]
8000a7de:	58 08       	cp.w	r8,0
8000a7e0:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000a7e4:	eb d8 e1 15 	subne	r5,r5,r8
8000a7e8:	6e b8       	ld.w	r8,r7[0x2c]
8000a7ea:	0c 9c       	mov	r12,r6
8000a7ec:	30 09       	mov	r9,0
8000a7ee:	0a 9a       	mov	r10,r5
8000a7f0:	6e 8b       	ld.w	r11,r7[0x20]
8000a7f2:	5d 18       	icall	r8
8000a7f4:	8e 68       	ld.sh	r8,r7[0xc]
8000a7f6:	0a 3c       	cp.w	r12,r5
8000a7f8:	c2 61       	brne	8000a844 <_fflush_r+0xf8>
8000a7fa:	ab d8       	cbr	r8,0xb
8000a7fc:	30 0c       	mov	r12,0
8000a7fe:	6e 49       	ld.w	r9,r7[0x10]
8000a800:	ae 68       	st.h	r7[0xc],r8
8000a802:	8f 1c       	st.w	r7[0x4],r12
8000a804:	8f 09       	st.w	r7[0x0],r9
8000a806:	ed b8 00 0c 	bld	r8,0xc
8000a80a:	c2 51       	brne	8000a854 <_fflush_r+0x108>
8000a80c:	ef 45 00 54 	st.w	r7[84],r5
8000a810:	d8 22       	popm	r4-r7,pc
8000a812:	6e 45       	ld.w	r5,r7[0x10]
8000a814:	58 05       	cp.w	r5,0
8000a816:	c1 f0       	breq	8000a854 <_fflush_r+0x108>
8000a818:	6e 04       	ld.w	r4,r7[0x0]
8000a81a:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000a81e:	8f 05       	st.w	r7[0x0],r5
8000a820:	f9 b8 01 00 	movne	r8,0
8000a824:	ef f8 00 05 	ld.weq	r8,r7[0x14]
8000a828:	0a 14       	sub	r4,r5
8000a82a:	8f 28       	st.w	r7[0x8],r8
8000a82c:	c1 18       	rjmp	8000a84e <_fflush_r+0x102>
8000a82e:	08 99       	mov	r9,r4
8000a830:	0a 9a       	mov	r10,r5
8000a832:	6e a8       	ld.w	r8,r7[0x28]
8000a834:	6e 8b       	ld.w	r11,r7[0x20]
8000a836:	0c 9c       	mov	r12,r6
8000a838:	5d 18       	icall	r8
8000a83a:	18 14       	sub	r4,r12
8000a83c:	58 0c       	cp.w	r12,0
8000a83e:	e0 89 00 07 	brgt	8000a84c <_fflush_r+0x100>
8000a842:	8e 68       	ld.sh	r8,r7[0xc]
8000a844:	a7 a8       	sbr	r8,0x6
8000a846:	3f fc       	mov	r12,-1
8000a848:	ae 68       	st.h	r7[0xc],r8
8000a84a:	d8 22       	popm	r4-r7,pc
8000a84c:	18 05       	add	r5,r12
8000a84e:	58 04       	cp.w	r4,0
8000a850:	fe 99 ff ef 	brgt	8000a82e <_fflush_r+0xe2>
8000a854:	d8 2a       	popm	r4-r7,pc,r12=0
8000a856:	d7 03       	nop

8000a858 <__sfp_lock_acquire>:
8000a858:	5e fc       	retal	r12

8000a85a <__sfp_lock_release>:
8000a85a:	5e fc       	retal	r12

8000a85c <_cleanup_r>:
8000a85c:	d4 01       	pushm	lr
8000a85e:	fe cb e8 6a 	sub	r11,pc,-6038
8000a862:	e0 a0 02 fd 	rcall	8000ae5c <_fwalk>
8000a866:	d8 02       	popm	pc

8000a868 <__sfmoreglue>:
8000a868:	d4 21       	pushm	r4-r7,lr
8000a86a:	16 95       	mov	r5,r11
8000a86c:	f6 06 10 5c 	mul	r6,r11,92
8000a870:	ec cb ff f4 	sub	r11,r6,-12
8000a874:	e0 a0 03 84 	rcall	8000af7c <_malloc_r>
8000a878:	18 97       	mov	r7,r12
8000a87a:	c0 90       	breq	8000a88c <__sfmoreglue+0x24>
8000a87c:	99 15       	st.w	r12[0x4],r5
8000a87e:	30 0b       	mov	r11,0
8000a880:	2f 4c       	sub	r12,-12
8000a882:	0c 9a       	mov	r10,r6
8000a884:	8f 2c       	st.w	r7[0x8],r12
8000a886:	8f 0b       	st.w	r7[0x0],r11
8000a888:	e0 a0 05 bc 	rcall	8000b400 <memset>
8000a88c:	0e 9c       	mov	r12,r7
8000a88e:	d8 22       	popm	r4-r7,pc

8000a890 <__sfp>:
8000a890:	d4 21       	pushm	r4-r7,lr
8000a892:	fe c8 d3 22 	sub	r8,pc,-11486
8000a896:	18 96       	mov	r6,r12
8000a898:	70 07       	ld.w	r7,r8[0x0]
8000a89a:	6e 68       	ld.w	r8,r7[0x18]
8000a89c:	58 08       	cp.w	r8,0
8000a89e:	c0 31       	brne	8000a8a4 <__sfp+0x14>
8000a8a0:	0e 9c       	mov	r12,r7
8000a8a2:	c2 dc       	rcall	8000a8fc <__sinit>
8000a8a4:	ee c7 ff 28 	sub	r7,r7,-216
8000a8a8:	30 05       	mov	r5,0
8000a8aa:	6e 2c       	ld.w	r12,r7[0x8]
8000a8ac:	6e 18       	ld.w	r8,r7[0x4]
8000a8ae:	c0 68       	rjmp	8000a8ba <__sfp+0x2a>
8000a8b0:	98 69       	ld.sh	r9,r12[0xc]
8000a8b2:	ea 09 19 00 	cp.h	r9,r5
8000a8b6:	c1 10       	breq	8000a8d8 <__sfp+0x48>
8000a8b8:	2a 4c       	sub	r12,-92
8000a8ba:	20 18       	sub	r8,1
8000a8bc:	cf a7       	brpl	8000a8b0 <__sfp+0x20>
8000a8be:	6e 08       	ld.w	r8,r7[0x0]
8000a8c0:	58 08       	cp.w	r8,0
8000a8c2:	c0 61       	brne	8000a8ce <__sfp+0x3e>
8000a8c4:	30 4b       	mov	r11,4
8000a8c6:	0c 9c       	mov	r12,r6
8000a8c8:	cd 0f       	rcall	8000a868 <__sfmoreglue>
8000a8ca:	8f 0c       	st.w	r7[0x0],r12
8000a8cc:	c0 30       	breq	8000a8d2 <__sfp+0x42>
8000a8ce:	6e 07       	ld.w	r7,r7[0x0]
8000a8d0:	ce db       	rjmp	8000a8aa <__sfp+0x1a>
8000a8d2:	30 c8       	mov	r8,12
8000a8d4:	8d 38       	st.w	r6[0xc],r8
8000a8d6:	d8 22       	popm	r4-r7,pc
8000a8d8:	30 08       	mov	r8,0
8000a8da:	f9 48 00 4c 	st.w	r12[76],r8
8000a8de:	99 08       	st.w	r12[0x0],r8
8000a8e0:	99 28       	st.w	r12[0x8],r8
8000a8e2:	99 18       	st.w	r12[0x4],r8
8000a8e4:	99 48       	st.w	r12[0x10],r8
8000a8e6:	99 58       	st.w	r12[0x14],r8
8000a8e8:	99 68       	st.w	r12[0x18],r8
8000a8ea:	99 d8       	st.w	r12[0x34],r8
8000a8ec:	99 e8       	st.w	r12[0x38],r8
8000a8ee:	f9 48 00 48 	st.w	r12[72],r8
8000a8f2:	3f f8       	mov	r8,-1
8000a8f4:	b8 78       	st.h	r12[0xe],r8
8000a8f6:	30 18       	mov	r8,1
8000a8f8:	b8 68       	st.h	r12[0xc],r8
8000a8fa:	d8 22       	popm	r4-r7,pc

8000a8fc <__sinit>:
8000a8fc:	d4 21       	pushm	r4-r7,lr
8000a8fe:	18 96       	mov	r6,r12
8000a900:	78 67       	ld.w	r7,r12[0x18]
8000a902:	58 07       	cp.w	r7,0
8000a904:	c4 91       	brne	8000a996 <__sinit+0x9a>
8000a906:	fe c8 00 aa 	sub	r8,pc,170
8000a90a:	30 15       	mov	r5,1
8000a90c:	99 a8       	st.w	r12[0x28],r8
8000a90e:	f9 47 00 d8 	st.w	r12[216],r7
8000a912:	f9 47 00 dc 	st.w	r12[220],r7
8000a916:	f9 47 00 e0 	st.w	r12[224],r7
8000a91a:	99 65       	st.w	r12[0x18],r5
8000a91c:	cb af       	rcall	8000a890 <__sfp>
8000a91e:	8d 0c       	st.w	r6[0x0],r12
8000a920:	0c 9c       	mov	r12,r6
8000a922:	cb 7f       	rcall	8000a890 <__sfp>
8000a924:	8d 1c       	st.w	r6[0x4],r12
8000a926:	0c 9c       	mov	r12,r6
8000a928:	cb 4f       	rcall	8000a890 <__sfp>
8000a92a:	6c 09       	ld.w	r9,r6[0x0]
8000a92c:	30 48       	mov	r8,4
8000a92e:	93 07       	st.w	r9[0x0],r7
8000a930:	b2 68       	st.h	r9[0xc],r8
8000a932:	93 17       	st.w	r9[0x4],r7
8000a934:	93 27       	st.w	r9[0x8],r7
8000a936:	6c 18       	ld.w	r8,r6[0x4]
8000a938:	b2 77       	st.h	r9[0xe],r7
8000a93a:	93 47       	st.w	r9[0x10],r7
8000a93c:	93 57       	st.w	r9[0x14],r7
8000a93e:	93 67       	st.w	r9[0x18],r7
8000a940:	93 89       	st.w	r9[0x20],r9
8000a942:	91 07       	st.w	r8[0x0],r7
8000a944:	91 17       	st.w	r8[0x4],r7
8000a946:	91 27       	st.w	r8[0x8],r7
8000a948:	fe ce eb e4 	sub	lr,pc,-5148
8000a94c:	fe cb ec 14 	sub	r11,pc,-5100
8000a950:	93 9e       	st.w	r9[0x24],lr
8000a952:	93 ab       	st.w	r9[0x28],r11
8000a954:	fe ca ec 3c 	sub	r10,pc,-5060
8000a958:	fe c4 ec 48 	sub	r4,pc,-5048
8000a95c:	93 ba       	st.w	r9[0x2c],r10
8000a95e:	93 c4       	st.w	r9[0x30],r4
8000a960:	30 99       	mov	r9,9
8000a962:	b0 69       	st.h	r8[0xc],r9
8000a964:	b0 75       	st.h	r8[0xe],r5
8000a966:	91 c4       	st.w	r8[0x30],r4
8000a968:	91 47       	st.w	r8[0x10],r7
8000a96a:	91 57       	st.w	r8[0x14],r7
8000a96c:	91 67       	st.w	r8[0x18],r7
8000a96e:	91 88       	st.w	r8[0x20],r8
8000a970:	91 9e       	st.w	r8[0x24],lr
8000a972:	91 ab       	st.w	r8[0x28],r11
8000a974:	91 ba       	st.w	r8[0x2c],r10
8000a976:	8d 2c       	st.w	r6[0x8],r12
8000a978:	31 28       	mov	r8,18
8000a97a:	99 07       	st.w	r12[0x0],r7
8000a97c:	b8 68       	st.h	r12[0xc],r8
8000a97e:	99 17       	st.w	r12[0x4],r7
8000a980:	99 27       	st.w	r12[0x8],r7
8000a982:	30 28       	mov	r8,2
8000a984:	b8 78       	st.h	r12[0xe],r8
8000a986:	99 c4       	st.w	r12[0x30],r4
8000a988:	99 67       	st.w	r12[0x18],r7
8000a98a:	99 9e       	st.w	r12[0x24],lr
8000a98c:	99 ab       	st.w	r12[0x28],r11
8000a98e:	99 ba       	st.w	r12[0x2c],r10
8000a990:	99 47       	st.w	r12[0x10],r7
8000a992:	99 57       	st.w	r12[0x14],r7
8000a994:	99 8c       	st.w	r12[0x20],r12
8000a996:	d8 22       	popm	r4-r7,pc

8000a998 <_malloc_trim_r>:
8000a998:	d4 21       	pushm	r4-r7,lr
8000a99a:	16 95       	mov	r5,r11
8000a99c:	18 97       	mov	r7,r12
8000a99e:	e0 a0 05 38 	rcall	8000b40e <__malloc_lock>
8000a9a2:	e0 64 00 fc 	mov	r4,252
8000a9a6:	68 28       	ld.w	r8,r4[0x8]
8000a9a8:	70 16       	ld.w	r6,r8[0x4]
8000a9aa:	e0 16 ff fc 	andl	r6,0xfffc
8000a9ae:	ec c8 ff 91 	sub	r8,r6,-111
8000a9b2:	f0 05 01 05 	sub	r5,r8,r5
8000a9b6:	e0 15 ff 80 	andl	r5,0xff80
8000a9ba:	ea c5 00 80 	sub	r5,r5,128
8000a9be:	e0 45 00 7f 	cp.w	r5,127
8000a9c2:	e0 8a 00 25 	brle	8000aa0c <_malloc_trim_r+0x74>
8000a9c6:	30 0b       	mov	r11,0
8000a9c8:	0e 9c       	mov	r12,r7
8000a9ca:	e0 a0 09 93 	rcall	8000bcf0 <_sbrk_r>
8000a9ce:	68 28       	ld.w	r8,r4[0x8]
8000a9d0:	0c 08       	add	r8,r6
8000a9d2:	10 3c       	cp.w	r12,r8
8000a9d4:	c1 c1       	brne	8000aa0c <_malloc_trim_r+0x74>
8000a9d6:	ea 0b 11 00 	rsub	r11,r5,0
8000a9da:	0e 9c       	mov	r12,r7
8000a9dc:	e0 a0 09 8a 	rcall	8000bcf0 <_sbrk_r>
8000a9e0:	5b fc       	cp.w	r12,-1
8000a9e2:	c1 91       	brne	8000aa14 <_malloc_trim_r+0x7c>
8000a9e4:	30 0b       	mov	r11,0
8000a9e6:	0e 9c       	mov	r12,r7
8000a9e8:	e0 a0 09 84 	rcall	8000bcf0 <_sbrk_r>
8000a9ec:	68 28       	ld.w	r8,r4[0x8]
8000a9ee:	f8 08 01 09 	sub	r9,r12,r8
8000a9f2:	58 f9       	cp.w	r9,15
8000a9f4:	e0 8a 00 0c 	brle	8000aa0c <_malloc_trim_r+0x74>
8000a9f8:	a1 a9       	sbr	r9,0x0
8000a9fa:	91 19       	st.w	r8[0x4],r9
8000a9fc:	e0 68 05 08 	mov	r8,1288
8000aa00:	70 09       	ld.w	r9,r8[0x0]
8000aa02:	e0 68 06 38 	mov	r8,1592
8000aa06:	f8 09 01 09 	sub	r9,r12,r9
8000aa0a:	91 09       	st.w	r8[0x0],r9
8000aa0c:	0e 9c       	mov	r12,r7
8000aa0e:	e0 a0 05 01 	rcall	8000b410 <__malloc_unlock>
8000aa12:	d8 2a       	popm	r4-r7,pc,r12=0
8000aa14:	68 28       	ld.w	r8,r4[0x8]
8000aa16:	0a 16       	sub	r6,r5
8000aa18:	a1 a6       	sbr	r6,0x0
8000aa1a:	91 16       	st.w	r8[0x4],r6
8000aa1c:	e0 68 06 38 	mov	r8,1592
8000aa20:	70 09       	ld.w	r9,r8[0x0]
8000aa22:	0a 19       	sub	r9,r5
8000aa24:	0e 9c       	mov	r12,r7
8000aa26:	91 09       	st.w	r8[0x0],r9
8000aa28:	e0 a0 04 f4 	rcall	8000b410 <__malloc_unlock>
8000aa2c:	da 2a       	popm	r4-r7,pc,r12=1
8000aa2e:	d7 03       	nop

8000aa30 <_free_r>:
8000aa30:	d4 21       	pushm	r4-r7,lr
8000aa32:	16 96       	mov	r6,r11
8000aa34:	18 97       	mov	r7,r12
8000aa36:	58 0b       	cp.w	r11,0
8000aa38:	e0 80 00 c0 	breq	8000abb8 <_free_r+0x188>
8000aa3c:	e0 a0 04 e9 	rcall	8000b40e <__malloc_lock>
8000aa40:	20 86       	sub	r6,8
8000aa42:	e0 6a 00 fc 	mov	r10,252
8000aa46:	6c 18       	ld.w	r8,r6[0x4]
8000aa48:	74 2e       	ld.w	lr,r10[0x8]
8000aa4a:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000aa4e:	a1 c8       	cbr	r8,0x0
8000aa50:	ec 08 00 09 	add	r9,r6,r8
8000aa54:	72 1b       	ld.w	r11,r9[0x4]
8000aa56:	e0 1b ff fc 	andl	r11,0xfffc
8000aa5a:	1c 39       	cp.w	r9,lr
8000aa5c:	c1 e1       	brne	8000aa98 <_free_r+0x68>
8000aa5e:	f6 08 00 08 	add	r8,r11,r8
8000aa62:	58 0c       	cp.w	r12,0
8000aa64:	c0 81       	brne	8000aa74 <_free_r+0x44>
8000aa66:	6c 09       	ld.w	r9,r6[0x0]
8000aa68:	12 16       	sub	r6,r9
8000aa6a:	12 08       	add	r8,r9
8000aa6c:	6c 3b       	ld.w	r11,r6[0xc]
8000aa6e:	6c 29       	ld.w	r9,r6[0x8]
8000aa70:	97 29       	st.w	r11[0x8],r9
8000aa72:	93 3b       	st.w	r9[0xc],r11
8000aa74:	10 99       	mov	r9,r8
8000aa76:	95 26       	st.w	r10[0x8],r6
8000aa78:	a1 a9       	sbr	r9,0x0
8000aa7a:	8d 19       	st.w	r6[0x4],r9
8000aa7c:	e0 69 05 04 	mov	r9,1284
8000aa80:	72 09       	ld.w	r9,r9[0x0]
8000aa82:	12 38       	cp.w	r8,r9
8000aa84:	c0 63       	brcs	8000aa90 <_free_r+0x60>
8000aa86:	e0 68 06 34 	mov	r8,1588
8000aa8a:	0e 9c       	mov	r12,r7
8000aa8c:	70 0b       	ld.w	r11,r8[0x0]
8000aa8e:	c8 5f       	rcall	8000a998 <_malloc_trim_r>
8000aa90:	0e 9c       	mov	r12,r7
8000aa92:	e0 a0 04 bf 	rcall	8000b410 <__malloc_unlock>
8000aa96:	d8 22       	popm	r4-r7,pc
8000aa98:	93 1b       	st.w	r9[0x4],r11
8000aa9a:	58 0c       	cp.w	r12,0
8000aa9c:	c0 30       	breq	8000aaa2 <_free_r+0x72>
8000aa9e:	30 0c       	mov	r12,0
8000aaa0:	c1 08       	rjmp	8000aac0 <_free_r+0x90>
8000aaa2:	6c 0e       	ld.w	lr,r6[0x0]
8000aaa4:	f4 c5 ff f8 	sub	r5,r10,-8
8000aaa8:	1c 16       	sub	r6,lr
8000aaaa:	1c 08       	add	r8,lr
8000aaac:	6c 2e       	ld.w	lr,r6[0x8]
8000aaae:	0a 3e       	cp.w	lr,r5
8000aab0:	f9 bc 00 01 	moveq	r12,1
8000aab4:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000aab8:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000aabc:	fd f5 1a 03 	st.wne	lr[0xc],r5
8000aac0:	f2 0b 00 0e 	add	lr,r9,r11
8000aac4:	7c 1e       	ld.w	lr,lr[0x4]
8000aac6:	ed be 00 00 	bld	lr,0x0
8000aaca:	c1 40       	breq	8000aaf2 <_free_r+0xc2>
8000aacc:	16 08       	add	r8,r11
8000aace:	58 0c       	cp.w	r12,0
8000aad0:	c0 d1       	brne	8000aaea <_free_r+0xba>
8000aad2:	e0 6e 00 fc 	mov	lr,252
8000aad6:	72 2b       	ld.w	r11,r9[0x8]
8000aad8:	2f 8e       	sub	lr,-8
8000aada:	1c 3b       	cp.w	r11,lr
8000aadc:	c0 71       	brne	8000aaea <_free_r+0xba>
8000aade:	97 36       	st.w	r11[0xc],r6
8000aae0:	97 26       	st.w	r11[0x8],r6
8000aae2:	8d 2b       	st.w	r6[0x8],r11
8000aae4:	8d 3b       	st.w	r6[0xc],r11
8000aae6:	30 1c       	mov	r12,1
8000aae8:	c0 58       	rjmp	8000aaf2 <_free_r+0xc2>
8000aaea:	72 2b       	ld.w	r11,r9[0x8]
8000aaec:	72 39       	ld.w	r9,r9[0xc]
8000aaee:	93 2b       	st.w	r9[0x8],r11
8000aaf0:	97 39       	st.w	r11[0xc],r9
8000aaf2:	10 99       	mov	r9,r8
8000aaf4:	ec 08 09 08 	st.w	r6[r8],r8
8000aaf8:	a1 a9       	sbr	r9,0x0
8000aafa:	8d 19       	st.w	r6[0x4],r9
8000aafc:	58 0c       	cp.w	r12,0
8000aafe:	c5 a1       	brne	8000abb2 <_free_r+0x182>
8000ab00:	e0 48 01 ff 	cp.w	r8,511
8000ab04:	e0 8b 00 13 	brhi	8000ab2a <_free_r+0xfa>
8000ab08:	a3 98       	lsr	r8,0x3
8000ab0a:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000ab0e:	72 2b       	ld.w	r11,r9[0x8]
8000ab10:	8d 39       	st.w	r6[0xc],r9
8000ab12:	8d 2b       	st.w	r6[0x8],r11
8000ab14:	97 36       	st.w	r11[0xc],r6
8000ab16:	93 26       	st.w	r9[0x8],r6
8000ab18:	a3 48       	asr	r8,0x2
8000ab1a:	74 19       	ld.w	r9,r10[0x4]
8000ab1c:	30 1b       	mov	r11,1
8000ab1e:	f6 08 09 48 	lsl	r8,r11,r8
8000ab22:	f3 e8 10 08 	or	r8,r9,r8
8000ab26:	95 18       	st.w	r10[0x4],r8
8000ab28:	c4 58       	rjmp	8000abb2 <_free_r+0x182>
8000ab2a:	f0 0b 16 09 	lsr	r11,r8,0x9
8000ab2e:	58 4b       	cp.w	r11,4
8000ab30:	e0 8b 00 06 	brhi	8000ab3c <_free_r+0x10c>
8000ab34:	f0 0b 16 06 	lsr	r11,r8,0x6
8000ab38:	2c 8b       	sub	r11,-56
8000ab3a:	c2 08       	rjmp	8000ab7a <_free_r+0x14a>
8000ab3c:	59 4b       	cp.w	r11,20
8000ab3e:	e0 8b 00 04 	brhi	8000ab46 <_free_r+0x116>
8000ab42:	2a 5b       	sub	r11,-91
8000ab44:	c1 b8       	rjmp	8000ab7a <_free_r+0x14a>
8000ab46:	e0 4b 00 54 	cp.w	r11,84
8000ab4a:	e0 8b 00 06 	brhi	8000ab56 <_free_r+0x126>
8000ab4e:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000ab52:	29 2b       	sub	r11,-110
8000ab54:	c1 38       	rjmp	8000ab7a <_free_r+0x14a>
8000ab56:	e0 4b 01 54 	cp.w	r11,340
8000ab5a:	e0 8b 00 06 	brhi	8000ab66 <_free_r+0x136>
8000ab5e:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000ab62:	28 9b       	sub	r11,-119
8000ab64:	c0 b8       	rjmp	8000ab7a <_free_r+0x14a>
8000ab66:	e0 4b 05 54 	cp.w	r11,1364
8000ab6a:	e0 88 00 05 	brls	8000ab74 <_free_r+0x144>
8000ab6e:	37 eb       	mov	r11,126
8000ab70:	c0 58       	rjmp	8000ab7a <_free_r+0x14a>
8000ab72:	d7 03       	nop
8000ab74:	f0 0b 16 12 	lsr	r11,r8,0x12
8000ab78:	28 4b       	sub	r11,-124
8000ab7a:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000ab7e:	78 29       	ld.w	r9,r12[0x8]
8000ab80:	18 39       	cp.w	r9,r12
8000ab82:	c0 e1       	brne	8000ab9e <_free_r+0x16e>
8000ab84:	74 18       	ld.w	r8,r10[0x4]
8000ab86:	a3 4b       	asr	r11,0x2
8000ab88:	30 1c       	mov	r12,1
8000ab8a:	f8 0b 09 4b 	lsl	r11,r12,r11
8000ab8e:	f1 eb 10 0b 	or	r11,r8,r11
8000ab92:	12 98       	mov	r8,r9
8000ab94:	95 1b       	st.w	r10[0x4],r11
8000ab96:	c0 a8       	rjmp	8000abaa <_free_r+0x17a>
8000ab98:	72 29       	ld.w	r9,r9[0x8]
8000ab9a:	18 39       	cp.w	r9,r12
8000ab9c:	c0 60       	breq	8000aba8 <_free_r+0x178>
8000ab9e:	72 1a       	ld.w	r10,r9[0x4]
8000aba0:	e0 1a ff fc 	andl	r10,0xfffc
8000aba4:	14 38       	cp.w	r8,r10
8000aba6:	cf 93       	brcs	8000ab98 <_free_r+0x168>
8000aba8:	72 38       	ld.w	r8,r9[0xc]
8000abaa:	8d 38       	st.w	r6[0xc],r8
8000abac:	8d 29       	st.w	r6[0x8],r9
8000abae:	93 36       	st.w	r9[0xc],r6
8000abb0:	91 26       	st.w	r8[0x8],r6
8000abb2:	0e 9c       	mov	r12,r7
8000abb4:	e0 a0 04 2e 	rcall	8000b410 <__malloc_unlock>
8000abb8:	d8 22       	popm	r4-r7,pc
8000abba:	d7 03       	nop

8000abbc <__sfvwrite_r>:
8000abbc:	d4 31       	pushm	r0-r7,lr
8000abbe:	20 3d       	sub	sp,12
8000abc0:	14 94       	mov	r4,r10
8000abc2:	18 95       	mov	r5,r12
8000abc4:	16 97       	mov	r7,r11
8000abc6:	74 28       	ld.w	r8,r10[0x8]
8000abc8:	58 08       	cp.w	r8,0
8000abca:	e0 80 01 45 	breq	8000ae54 <__sfvwrite_r+0x298>
8000abce:	96 68       	ld.sh	r8,r11[0xc]
8000abd0:	ed b8 00 03 	bld	r8,0x3
8000abd4:	c0 41       	brne	8000abdc <__sfvwrite_r+0x20>
8000abd6:	76 48       	ld.w	r8,r11[0x10]
8000abd8:	58 08       	cp.w	r8,0
8000abda:	c0 c1       	brne	8000abf2 <__sfvwrite_r+0x36>
8000abdc:	0e 9b       	mov	r11,r7
8000abde:	0a 9c       	mov	r12,r5
8000abe0:	fe b0 f6 ca 	rcall	80009974 <__swsetup_r>
8000abe4:	c0 70       	breq	8000abf2 <__sfvwrite_r+0x36>
8000abe6:	8e 68       	ld.sh	r8,r7[0xc]
8000abe8:	a7 a8       	sbr	r8,0x6
8000abea:	ae 68       	st.h	r7[0xc],r8
8000abec:	30 98       	mov	r8,9
8000abee:	8b 38       	st.w	r5[0xc],r8
8000abf0:	c3 09       	rjmp	8000ae50 <__sfvwrite_r+0x294>
8000abf2:	8e 63       	ld.sh	r3,r7[0xc]
8000abf4:	68 00       	ld.w	r0,r4[0x0]
8000abf6:	06 96       	mov	r6,r3
8000abf8:	e2 16 00 02 	andl	r6,0x2,COH
8000abfc:	c2 10       	breq	8000ac3e <__sfvwrite_r+0x82>
8000abfe:	30 03       	mov	r3,0
8000ac00:	e0 62 04 00 	mov	r2,1024
8000ac04:	06 96       	mov	r6,r3
8000ac06:	c0 48       	rjmp	8000ac0e <__sfvwrite_r+0x52>
8000ac08:	60 03       	ld.w	r3,r0[0x0]
8000ac0a:	60 16       	ld.w	r6,r0[0x4]
8000ac0c:	2f 80       	sub	r0,-8
8000ac0e:	58 06       	cp.w	r6,0
8000ac10:	cf c0       	breq	8000ac08 <__sfvwrite_r+0x4c>
8000ac12:	e0 46 04 00 	cp.w	r6,1024
8000ac16:	ec 09 17 80 	movls	r9,r6
8000ac1a:	e4 09 17 b0 	movhi	r9,r2
8000ac1e:	06 9a       	mov	r10,r3
8000ac20:	6e a8       	ld.w	r8,r7[0x28]
8000ac22:	6e 8b       	ld.w	r11,r7[0x20]
8000ac24:	0a 9c       	mov	r12,r5
8000ac26:	5d 18       	icall	r8
8000ac28:	18 16       	sub	r6,r12
8000ac2a:	58 0c       	cp.w	r12,0
8000ac2c:	e0 8a 01 0f 	brle	8000ae4a <__sfvwrite_r+0x28e>
8000ac30:	68 28       	ld.w	r8,r4[0x8]
8000ac32:	18 18       	sub	r8,r12
8000ac34:	89 28       	st.w	r4[0x8],r8
8000ac36:	e0 80 01 0f 	breq	8000ae54 <__sfvwrite_r+0x298>
8000ac3a:	18 03       	add	r3,r12
8000ac3c:	ce 9b       	rjmp	8000ac0e <__sfvwrite_r+0x52>
8000ac3e:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000ac42:	c0 70       	breq	8000ac50 <__sfvwrite_r+0x94>
8000ac44:	50 06       	stdsp	sp[0x0],r6
8000ac46:	0c 93       	mov	r3,r6
8000ac48:	0c 91       	mov	r1,r6
8000ac4a:	50 15       	stdsp	sp[0x4],r5
8000ac4c:	08 92       	mov	r2,r4
8000ac4e:	c9 e8       	rjmp	8000ad8a <__sfvwrite_r+0x1ce>
8000ac50:	06 96       	mov	r6,r3
8000ac52:	08 91       	mov	r1,r4
8000ac54:	c0 48       	rjmp	8000ac5c <__sfvwrite_r+0xa0>
8000ac56:	60 03       	ld.w	r3,r0[0x0]
8000ac58:	60 16       	ld.w	r6,r0[0x4]
8000ac5a:	2f 80       	sub	r0,-8
8000ac5c:	58 06       	cp.w	r6,0
8000ac5e:	cf c0       	breq	8000ac56 <__sfvwrite_r+0x9a>
8000ac60:	8e 68       	ld.sh	r8,r7[0xc]
8000ac62:	6e 24       	ld.w	r4,r7[0x8]
8000ac64:	10 99       	mov	r9,r8
8000ac66:	e2 19 02 00 	andl	r9,0x200,COH
8000ac6a:	c5 50       	breq	8000ad14 <__sfvwrite_r+0x158>
8000ac6c:	08 36       	cp.w	r6,r4
8000ac6e:	c4 33       	brcs	8000acf4 <__sfvwrite_r+0x138>
8000ac70:	10 99       	mov	r9,r8
8000ac72:	e2 19 04 80 	andl	r9,0x480,COH
8000ac76:	c3 f0       	breq	8000acf4 <__sfvwrite_r+0x138>
8000ac78:	6e 4b       	ld.w	r11,r7[0x10]
8000ac7a:	6e 09       	ld.w	r9,r7[0x0]
8000ac7c:	16 19       	sub	r9,r11
8000ac7e:	50 09       	stdsp	sp[0x0],r9
8000ac80:	6e 59       	ld.w	r9,r7[0x14]
8000ac82:	10 9c       	mov	r12,r8
8000ac84:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000ac88:	30 28       	mov	r8,2
8000ac8a:	f4 08 0c 08 	divs	r8,r10,r8
8000ac8e:	fa e9 00 04 	st.d	sp[4],r8
8000ac92:	10 94       	mov	r4,r8
8000ac94:	40 09       	lddsp	r9,sp[0x0]
8000ac96:	e2 1c 04 00 	andl	r12,0x400,COH
8000ac9a:	2f f9       	sub	r9,-1
8000ac9c:	0c 09       	add	r9,r6
8000ac9e:	12 38       	cp.w	r8,r9
8000aca0:	f2 04 17 30 	movlo	r4,r9
8000aca4:	58 0c       	cp.w	r12,0
8000aca6:	c1 00       	breq	8000acc6 <__sfvwrite_r+0x10a>
8000aca8:	08 9b       	mov	r11,r4
8000acaa:	0a 9c       	mov	r12,r5
8000acac:	c6 8d       	rcall	8000af7c <_malloc_r>
8000acae:	18 92       	mov	r2,r12
8000acb0:	c1 40       	breq	8000acd8 <__sfvwrite_r+0x11c>
8000acb2:	40 0a       	lddsp	r10,sp[0x0]
8000acb4:	6e 4b       	ld.w	r11,r7[0x10]
8000acb6:	fe b0 e4 7d 	rcall	800075b0 <memcpy>
8000acba:	8e 68       	ld.sh	r8,r7[0xc]
8000acbc:	e0 18 fb 7f 	andl	r8,0xfb7f
8000acc0:	a7 b8       	sbr	r8,0x7
8000acc2:	ae 68       	st.h	r7[0xc],r8
8000acc4:	c0 d8       	rjmp	8000acde <__sfvwrite_r+0x122>
8000acc6:	08 9a       	mov	r10,r4
8000acc8:	0a 9c       	mov	r12,r5
8000acca:	e0 a0 06 8f 	rcall	8000b9e8 <_realloc_r>
8000acce:	18 92       	mov	r2,r12
8000acd0:	c0 71       	brne	8000acde <__sfvwrite_r+0x122>
8000acd2:	6e 4b       	ld.w	r11,r7[0x10]
8000acd4:	0a 9c       	mov	r12,r5
8000acd6:	ca de       	rcall	8000aa30 <_free_r>
8000acd8:	30 c8       	mov	r8,12
8000acda:	8b 38       	st.w	r5[0xc],r8
8000acdc:	cb 78       	rjmp	8000ae4a <__sfvwrite_r+0x28e>
8000acde:	40 0a       	lddsp	r10,sp[0x0]
8000ace0:	40 09       	lddsp	r9,sp[0x0]
8000ace2:	e8 0a 01 0a 	sub	r10,r4,r10
8000ace6:	e4 09 00 08 	add	r8,r2,r9
8000acea:	8f 54       	st.w	r7[0x14],r4
8000acec:	8f 2a       	st.w	r7[0x8],r10
8000acee:	8f 08       	st.w	r7[0x0],r8
8000acf0:	8f 42       	st.w	r7[0x10],r2
8000acf2:	0c 94       	mov	r4,r6
8000acf4:	08 36       	cp.w	r6,r4
8000acf6:	ec 04 17 30 	movlo	r4,r6
8000acfa:	06 9b       	mov	r11,r3
8000acfc:	08 9a       	mov	r10,r4
8000acfe:	6e 0c       	ld.w	r12,r7[0x0]
8000ad00:	e0 a0 03 61 	rcall	8000b3c2 <memmove>
8000ad04:	6e 08       	ld.w	r8,r7[0x0]
8000ad06:	08 08       	add	r8,r4
8000ad08:	8f 08       	st.w	r7[0x0],r8
8000ad0a:	6e 28       	ld.w	r8,r7[0x8]
8000ad0c:	08 18       	sub	r8,r4
8000ad0e:	0c 94       	mov	r4,r6
8000ad10:	8f 28       	st.w	r7[0x8],r8
8000ad12:	c3 08       	rjmp	8000ad72 <__sfvwrite_r+0x1b6>
8000ad14:	08 36       	cp.w	r6,r4
8000ad16:	5f ba       	srhi	r10
8000ad18:	6e 0c       	ld.w	r12,r7[0x0]
8000ad1a:	6e 48       	ld.w	r8,r7[0x10]
8000ad1c:	10 3c       	cp.w	r12,r8
8000ad1e:	5f b8       	srhi	r8
8000ad20:	f5 e8 00 08 	and	r8,r10,r8
8000ad24:	f2 08 18 00 	cp.b	r8,r9
8000ad28:	c0 e0       	breq	8000ad44 <__sfvwrite_r+0x188>
8000ad2a:	06 9b       	mov	r11,r3
8000ad2c:	08 9a       	mov	r10,r4
8000ad2e:	e0 a0 03 4a 	rcall	8000b3c2 <memmove>
8000ad32:	6e 08       	ld.w	r8,r7[0x0]
8000ad34:	08 08       	add	r8,r4
8000ad36:	0e 9b       	mov	r11,r7
8000ad38:	8f 08       	st.w	r7[0x0],r8
8000ad3a:	0a 9c       	mov	r12,r5
8000ad3c:	fe b0 fd 08 	rcall	8000a74c <_fflush_r>
8000ad40:	c1 90       	breq	8000ad72 <__sfvwrite_r+0x1b6>
8000ad42:	c8 48       	rjmp	8000ae4a <__sfvwrite_r+0x28e>
8000ad44:	6e 59       	ld.w	r9,r7[0x14]
8000ad46:	12 36       	cp.w	r6,r9
8000ad48:	c0 a3       	brcs	8000ad5c <__sfvwrite_r+0x1a0>
8000ad4a:	6e a8       	ld.w	r8,r7[0x28]
8000ad4c:	06 9a       	mov	r10,r3
8000ad4e:	6e 8b       	ld.w	r11,r7[0x20]
8000ad50:	0a 9c       	mov	r12,r5
8000ad52:	5d 18       	icall	r8
8000ad54:	18 94       	mov	r4,r12
8000ad56:	e0 89 00 0e 	brgt	8000ad72 <__sfvwrite_r+0x1b6>
8000ad5a:	c7 88       	rjmp	8000ae4a <__sfvwrite_r+0x28e>
8000ad5c:	0c 9a       	mov	r10,r6
8000ad5e:	06 9b       	mov	r11,r3
8000ad60:	e0 a0 03 31 	rcall	8000b3c2 <memmove>
8000ad64:	6e 08       	ld.w	r8,r7[0x0]
8000ad66:	0c 08       	add	r8,r6
8000ad68:	0c 94       	mov	r4,r6
8000ad6a:	8f 08       	st.w	r7[0x0],r8
8000ad6c:	6e 28       	ld.w	r8,r7[0x8]
8000ad6e:	0c 18       	sub	r8,r6
8000ad70:	8f 28       	st.w	r7[0x8],r8
8000ad72:	62 28       	ld.w	r8,r1[0x8]
8000ad74:	08 18       	sub	r8,r4
8000ad76:	83 28       	st.w	r1[0x8],r8
8000ad78:	c6 e0       	breq	8000ae54 <__sfvwrite_r+0x298>
8000ad7a:	08 16       	sub	r6,r4
8000ad7c:	08 03       	add	r3,r4
8000ad7e:	c6 fb       	rjmp	8000ac5c <__sfvwrite_r+0xa0>
8000ad80:	60 03       	ld.w	r3,r0[0x0]
8000ad82:	60 11       	ld.w	r1,r0[0x4]
8000ad84:	30 08       	mov	r8,0
8000ad86:	2f 80       	sub	r0,-8
8000ad88:	50 08       	stdsp	sp[0x0],r8
8000ad8a:	58 01       	cp.w	r1,0
8000ad8c:	cf a0       	breq	8000ad80 <__sfvwrite_r+0x1c4>
8000ad8e:	40 0a       	lddsp	r10,sp[0x0]
8000ad90:	58 0a       	cp.w	r10,0
8000ad92:	c1 51       	brne	8000adbc <__sfvwrite_r+0x200>
8000ad94:	e2 c6 ff ff 	sub	r6,r1,-1
8000ad98:	02 9a       	mov	r10,r1
8000ad9a:	30 ab       	mov	r11,10
8000ad9c:	06 9c       	mov	r12,r3
8000ad9e:	e0 a0 03 07 	rcall	8000b3ac <memchr>
8000ada2:	f8 c8 ff ff 	sub	r8,r12,-1
8000ada6:	58 0c       	cp.w	r12,0
8000ada8:	f1 d3 e1 16 	subne	r6,r8,r3
8000adac:	f9 b9 01 01 	movne	r9,1
8000adb0:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000adb4:	f9 b8 00 01 	moveq	r8,1
8000adb8:	fb f8 0a 00 	st.weq	sp[0x0],r8
8000adbc:	02 36       	cp.w	r6,r1
8000adbe:	ec 04 17 80 	movls	r4,r6
8000adc2:	e2 04 17 b0 	movhi	r4,r1
8000adc6:	6e 59       	ld.w	r9,r7[0x14]
8000adc8:	6e 25       	ld.w	r5,r7[0x8]
8000adca:	f2 05 00 05 	add	r5,r9,r5
8000adce:	0a 34       	cp.w	r4,r5
8000add0:	5f 9a       	srgt	r10
8000add2:	6e 0c       	ld.w	r12,r7[0x0]
8000add4:	6e 48       	ld.w	r8,r7[0x10]
8000add6:	10 3c       	cp.w	r12,r8
8000add8:	5f b8       	srhi	r8
8000adda:	f5 e8 00 08 	and	r8,r10,r8
8000adde:	30 0a       	mov	r10,0
8000ade0:	f4 08 18 00 	cp.b	r8,r10
8000ade4:	c0 e0       	breq	8000ae00 <__sfvwrite_r+0x244>
8000ade6:	06 9b       	mov	r11,r3
8000ade8:	0a 9a       	mov	r10,r5
8000adea:	e0 a0 02 ec 	rcall	8000b3c2 <memmove>
8000adee:	6e 08       	ld.w	r8,r7[0x0]
8000adf0:	0a 08       	add	r8,r5
8000adf2:	0e 9b       	mov	r11,r7
8000adf4:	8f 08       	st.w	r7[0x0],r8
8000adf6:	40 1c       	lddsp	r12,sp[0x4]
8000adf8:	fe b0 fc aa 	rcall	8000a74c <_fflush_r>
8000adfc:	c1 80       	breq	8000ae2c <__sfvwrite_r+0x270>
8000adfe:	c2 68       	rjmp	8000ae4a <__sfvwrite_r+0x28e>
8000ae00:	12 34       	cp.w	r4,r9
8000ae02:	c0 a5       	brlt	8000ae16 <__sfvwrite_r+0x25a>
8000ae04:	6e a8       	ld.w	r8,r7[0x28]
8000ae06:	06 9a       	mov	r10,r3
8000ae08:	6e 8b       	ld.w	r11,r7[0x20]
8000ae0a:	40 1c       	lddsp	r12,sp[0x4]
8000ae0c:	5d 18       	icall	r8
8000ae0e:	18 95       	mov	r5,r12
8000ae10:	e0 89 00 0e 	brgt	8000ae2c <__sfvwrite_r+0x270>
8000ae14:	c1 b8       	rjmp	8000ae4a <__sfvwrite_r+0x28e>
8000ae16:	08 9a       	mov	r10,r4
8000ae18:	06 9b       	mov	r11,r3
8000ae1a:	e0 a0 02 d4 	rcall	8000b3c2 <memmove>
8000ae1e:	6e 08       	ld.w	r8,r7[0x0]
8000ae20:	08 08       	add	r8,r4
8000ae22:	08 95       	mov	r5,r4
8000ae24:	8f 08       	st.w	r7[0x0],r8
8000ae26:	6e 28       	ld.w	r8,r7[0x8]
8000ae28:	08 18       	sub	r8,r4
8000ae2a:	8f 28       	st.w	r7[0x8],r8
8000ae2c:	0a 16       	sub	r6,r5
8000ae2e:	c0 71       	brne	8000ae3c <__sfvwrite_r+0x280>
8000ae30:	0e 9b       	mov	r11,r7
8000ae32:	40 1c       	lddsp	r12,sp[0x4]
8000ae34:	fe b0 fc 8c 	rcall	8000a74c <_fflush_r>
8000ae38:	c0 91       	brne	8000ae4a <__sfvwrite_r+0x28e>
8000ae3a:	50 06       	stdsp	sp[0x0],r6
8000ae3c:	64 28       	ld.w	r8,r2[0x8]
8000ae3e:	0a 18       	sub	r8,r5
8000ae40:	85 28       	st.w	r2[0x8],r8
8000ae42:	c0 90       	breq	8000ae54 <__sfvwrite_r+0x298>
8000ae44:	0a 11       	sub	r1,r5
8000ae46:	0a 03       	add	r3,r5
8000ae48:	ca 1b       	rjmp	8000ad8a <__sfvwrite_r+0x1ce>
8000ae4a:	8e 68       	ld.sh	r8,r7[0xc]
8000ae4c:	a7 a8       	sbr	r8,0x6
8000ae4e:	ae 68       	st.h	r7[0xc],r8
8000ae50:	3f fc       	mov	r12,-1
8000ae52:	c0 28       	rjmp	8000ae56 <__sfvwrite_r+0x29a>
8000ae54:	30 0c       	mov	r12,0
8000ae56:	2f dd       	sub	sp,-12
8000ae58:	d8 32       	popm	r0-r7,pc
8000ae5a:	d7 03       	nop

8000ae5c <_fwalk>:
8000ae5c:	d4 31       	pushm	r0-r7,lr
8000ae5e:	30 05       	mov	r5,0
8000ae60:	16 91       	mov	r1,r11
8000ae62:	f8 c7 ff 28 	sub	r7,r12,-216
8000ae66:	0a 92       	mov	r2,r5
8000ae68:	fe b0 fc f8 	rcall	8000a858 <__sfp_lock_acquire>
8000ae6c:	3f f3       	mov	r3,-1
8000ae6e:	c1 68       	rjmp	8000ae9a <_fwalk+0x3e>
8000ae70:	6e 26       	ld.w	r6,r7[0x8]
8000ae72:	6e 14       	ld.w	r4,r7[0x4]
8000ae74:	2f 46       	sub	r6,-12
8000ae76:	c0 c8       	rjmp	8000ae8e <_fwalk+0x32>
8000ae78:	8c 08       	ld.sh	r8,r6[0x0]
8000ae7a:	e4 08 19 00 	cp.h	r8,r2
8000ae7e:	c0 70       	breq	8000ae8c <_fwalk+0x30>
8000ae80:	8c 18       	ld.sh	r8,r6[0x2]
8000ae82:	e6 08 19 00 	cp.h	r8,r3
8000ae86:	c0 30       	breq	8000ae8c <_fwalk+0x30>
8000ae88:	5d 11       	icall	r1
8000ae8a:	18 45       	or	r5,r12
8000ae8c:	2a 46       	sub	r6,-92
8000ae8e:	20 14       	sub	r4,1
8000ae90:	ec cc 00 0c 	sub	r12,r6,12
8000ae94:	58 04       	cp.w	r4,0
8000ae96:	cf 14       	brge	8000ae78 <_fwalk+0x1c>
8000ae98:	6e 07       	ld.w	r7,r7[0x0]
8000ae9a:	58 07       	cp.w	r7,0
8000ae9c:	ce a1       	brne	8000ae70 <_fwalk+0x14>
8000ae9e:	fe b0 fc de 	rcall	8000a85a <__sfp_lock_release>
8000aea2:	0a 9c       	mov	r12,r5
8000aea4:	d8 32       	popm	r0-r7,pc
8000aea6:	d7 03       	nop

8000aea8 <_localeconv_r>:
8000aea8:	fe cc d9 34 	sub	r12,pc,-9932
8000aeac:	5e fc       	retal	r12
8000aeae:	d7 03       	nop

8000aeb0 <__smakebuf_r>:
8000aeb0:	d4 21       	pushm	r4-r7,lr
8000aeb2:	20 fd       	sub	sp,60
8000aeb4:	96 68       	ld.sh	r8,r11[0xc]
8000aeb6:	16 97       	mov	r7,r11
8000aeb8:	18 96       	mov	r6,r12
8000aeba:	e2 18 00 02 	andl	r8,0x2,COH
8000aebe:	c3 c1       	brne	8000af36 <__smakebuf_r+0x86>
8000aec0:	96 7b       	ld.sh	r11,r11[0xe]
8000aec2:	f0 0b 19 00 	cp.h	r11,r8
8000aec6:	c0 55       	brlt	8000aed0 <__smakebuf_r+0x20>
8000aec8:	1a 9a       	mov	r10,sp
8000aeca:	e0 a0 08 9d 	rcall	8000c004 <_fstat_r>
8000aece:	c0 f4       	brge	8000aeec <__smakebuf_r+0x3c>
8000aed0:	8e 65       	ld.sh	r5,r7[0xc]
8000aed2:	0a 98       	mov	r8,r5
8000aed4:	ab b8       	sbr	r8,0xb
8000aed6:	e2 15 00 80 	andl	r5,0x80,COH
8000aeda:	ae 68       	st.h	r7[0xc],r8
8000aedc:	30 04       	mov	r4,0
8000aede:	e0 68 04 00 	mov	r8,1024
8000aee2:	f9 b5 01 40 	movne	r5,64
8000aee6:	f0 05 17 00 	moveq	r5,r8
8000aeea:	c1 c8       	rjmp	8000af22 <__smakebuf_r+0x72>
8000aeec:	40 18       	lddsp	r8,sp[0x4]
8000aeee:	e2 18 f0 00 	andl	r8,0xf000,COH
8000aef2:	e0 48 20 00 	cp.w	r8,8192
8000aef6:	5f 04       	sreq	r4
8000aef8:	e0 48 80 00 	cp.w	r8,32768
8000aefc:	c0 e1       	brne	8000af18 <__smakebuf_r+0x68>
8000aefe:	6e b9       	ld.w	r9,r7[0x2c]
8000af00:	fe c8 f1 e8 	sub	r8,pc,-3608
8000af04:	10 39       	cp.w	r9,r8
8000af06:	c0 91       	brne	8000af18 <__smakebuf_r+0x68>
8000af08:	8e 68       	ld.sh	r8,r7[0xc]
8000af0a:	e0 65 04 00 	mov	r5,1024
8000af0e:	ab a8       	sbr	r8,0xa
8000af10:	ef 45 00 50 	st.w	r7[80],r5
8000af14:	ae 68       	st.h	r7[0xc],r8
8000af16:	c0 68       	rjmp	8000af22 <__smakebuf_r+0x72>
8000af18:	8e 68       	ld.sh	r8,r7[0xc]
8000af1a:	e0 65 04 00 	mov	r5,1024
8000af1e:	ab b8       	sbr	r8,0xb
8000af20:	ae 68       	st.h	r7[0xc],r8
8000af22:	0a 9b       	mov	r11,r5
8000af24:	0c 9c       	mov	r12,r6
8000af26:	c2 bc       	rcall	8000af7c <_malloc_r>
8000af28:	8e 68       	ld.sh	r8,r7[0xc]
8000af2a:	c0 d1       	brne	8000af44 <__smakebuf_r+0x94>
8000af2c:	ed b8 00 09 	bld	r8,0x9
8000af30:	c1 b0       	breq	8000af66 <__smakebuf_r+0xb6>
8000af32:	a1 b8       	sbr	r8,0x1
8000af34:	ae 68       	st.h	r7[0xc],r8
8000af36:	ee c8 ff b9 	sub	r8,r7,-71
8000af3a:	8f 48       	st.w	r7[0x10],r8
8000af3c:	8f 08       	st.w	r7[0x0],r8
8000af3e:	30 18       	mov	r8,1
8000af40:	8f 58       	st.w	r7[0x14],r8
8000af42:	c1 28       	rjmp	8000af66 <__smakebuf_r+0xb6>
8000af44:	a7 b8       	sbr	r8,0x7
8000af46:	8f 4c       	st.w	r7[0x10],r12
8000af48:	ae 68       	st.h	r7[0xc],r8
8000af4a:	8f 55       	st.w	r7[0x14],r5
8000af4c:	fe c8 06 f0 	sub	r8,pc,1776
8000af50:	8f 0c       	st.w	r7[0x0],r12
8000af52:	8d a8       	st.w	r6[0x28],r8
8000af54:	58 04       	cp.w	r4,0
8000af56:	c0 80       	breq	8000af66 <__smakebuf_r+0xb6>
8000af58:	8e 7c       	ld.sh	r12,r7[0xe]
8000af5a:	e0 a0 07 47 	rcall	8000bde8 <isatty>
8000af5e:	c0 40       	breq	8000af66 <__smakebuf_r+0xb6>
8000af60:	8e 68       	ld.sh	r8,r7[0xc]
8000af62:	a1 a8       	sbr	r8,0x0
8000af64:	ae 68       	st.h	r7[0xc],r8
8000af66:	2f 1d       	sub	sp,-60
8000af68:	d8 22       	popm	r4-r7,pc
8000af6a:	d7 03       	nop

8000af6c <malloc>:
8000af6c:	d4 01       	pushm	lr
8000af6e:	e0 68 00 f8 	mov	r8,248
8000af72:	18 9b       	mov	r11,r12
8000af74:	70 0c       	ld.w	r12,r8[0x0]
8000af76:	c0 3c       	rcall	8000af7c <_malloc_r>
8000af78:	d8 02       	popm	pc
8000af7a:	d7 03       	nop

8000af7c <_malloc_r>:
8000af7c:	d4 31       	pushm	r0-r7,lr
8000af7e:	f6 c8 ff f5 	sub	r8,r11,-11
8000af82:	18 95       	mov	r5,r12
8000af84:	10 97       	mov	r7,r8
8000af86:	e0 17 ff f8 	andl	r7,0xfff8
8000af8a:	59 68       	cp.w	r8,22
8000af8c:	f9 b7 08 10 	movls	r7,16
8000af90:	16 37       	cp.w	r7,r11
8000af92:	5f 38       	srlo	r8
8000af94:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000af98:	c0 50       	breq	8000afa2 <_malloc_r+0x26>
8000af9a:	30 c8       	mov	r8,12
8000af9c:	99 38       	st.w	r12[0xc],r8
8000af9e:	e0 8f 01 f7 	bral	8000b38c <_malloc_r+0x410>
8000afa2:	e0 a0 02 36 	rcall	8000b40e <__malloc_lock>
8000afa6:	e0 47 01 f7 	cp.w	r7,503
8000afaa:	e0 8b 00 1d 	brhi	8000afe4 <_malloc_r+0x68>
8000afae:	ee 03 16 03 	lsr	r3,r7,0x3
8000afb2:	e0 68 00 fc 	mov	r8,252
8000afb6:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000afba:	70 36       	ld.w	r6,r8[0xc]
8000afbc:	10 36       	cp.w	r6,r8
8000afbe:	c0 61       	brne	8000afca <_malloc_r+0x4e>
8000afc0:	ec c8 ff f8 	sub	r8,r6,-8
8000afc4:	70 36       	ld.w	r6,r8[0xc]
8000afc6:	10 36       	cp.w	r6,r8
8000afc8:	c0 c0       	breq	8000afe0 <_malloc_r+0x64>
8000afca:	6c 18       	ld.w	r8,r6[0x4]
8000afcc:	e0 18 ff fc 	andl	r8,0xfffc
8000afd0:	6c 3a       	ld.w	r10,r6[0xc]
8000afd2:	ec 08 00 09 	add	r9,r6,r8
8000afd6:	0a 9c       	mov	r12,r5
8000afd8:	6c 28       	ld.w	r8,r6[0x8]
8000afda:	95 28       	st.w	r10[0x8],r8
8000afdc:	91 3a       	st.w	r8[0xc],r10
8000afde:	c4 78       	rjmp	8000b06c <_malloc_r+0xf0>
8000afe0:	2f e3       	sub	r3,-2
8000afe2:	c4 d8       	rjmp	8000b07c <_malloc_r+0x100>
8000afe4:	ee 03 16 09 	lsr	r3,r7,0x9
8000afe8:	c0 41       	brne	8000aff0 <_malloc_r+0x74>
8000afea:	ee 03 16 03 	lsr	r3,r7,0x3
8000afee:	c2 68       	rjmp	8000b03a <_malloc_r+0xbe>
8000aff0:	58 43       	cp.w	r3,4
8000aff2:	e0 8b 00 06 	brhi	8000affe <_malloc_r+0x82>
8000aff6:	ee 03 16 06 	lsr	r3,r7,0x6
8000affa:	2c 83       	sub	r3,-56
8000affc:	c1 f8       	rjmp	8000b03a <_malloc_r+0xbe>
8000affe:	59 43       	cp.w	r3,20
8000b000:	e0 8b 00 04 	brhi	8000b008 <_malloc_r+0x8c>
8000b004:	2a 53       	sub	r3,-91
8000b006:	c1 a8       	rjmp	8000b03a <_malloc_r+0xbe>
8000b008:	e0 43 00 54 	cp.w	r3,84
8000b00c:	e0 8b 00 06 	brhi	8000b018 <_malloc_r+0x9c>
8000b010:	ee 03 16 0c 	lsr	r3,r7,0xc
8000b014:	29 23       	sub	r3,-110
8000b016:	c1 28       	rjmp	8000b03a <_malloc_r+0xbe>
8000b018:	e0 43 01 54 	cp.w	r3,340
8000b01c:	e0 8b 00 06 	brhi	8000b028 <_malloc_r+0xac>
8000b020:	ee 03 16 0f 	lsr	r3,r7,0xf
8000b024:	28 93       	sub	r3,-119
8000b026:	c0 a8       	rjmp	8000b03a <_malloc_r+0xbe>
8000b028:	e0 43 05 54 	cp.w	r3,1364
8000b02c:	e0 88 00 04 	brls	8000b034 <_malloc_r+0xb8>
8000b030:	37 e3       	mov	r3,126
8000b032:	c0 48       	rjmp	8000b03a <_malloc_r+0xbe>
8000b034:	ee 03 16 12 	lsr	r3,r7,0x12
8000b038:	28 43       	sub	r3,-124
8000b03a:	e0 6a 00 fc 	mov	r10,252
8000b03e:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000b042:	74 36       	ld.w	r6,r10[0xc]
8000b044:	c1 98       	rjmp	8000b076 <_malloc_r+0xfa>
8000b046:	6c 19       	ld.w	r9,r6[0x4]
8000b048:	e0 19 ff fc 	andl	r9,0xfffc
8000b04c:	f2 07 01 0b 	sub	r11,r9,r7
8000b050:	58 fb       	cp.w	r11,15
8000b052:	e0 8a 00 04 	brle	8000b05a <_malloc_r+0xde>
8000b056:	20 13       	sub	r3,1
8000b058:	c1 18       	rjmp	8000b07a <_malloc_r+0xfe>
8000b05a:	6c 38       	ld.w	r8,r6[0xc]
8000b05c:	58 0b       	cp.w	r11,0
8000b05e:	c0 b5       	brlt	8000b074 <_malloc_r+0xf8>
8000b060:	6c 2a       	ld.w	r10,r6[0x8]
8000b062:	ec 09 00 09 	add	r9,r6,r9
8000b066:	0a 9c       	mov	r12,r5
8000b068:	91 2a       	st.w	r8[0x8],r10
8000b06a:	95 38       	st.w	r10[0xc],r8
8000b06c:	72 18       	ld.w	r8,r9[0x4]
8000b06e:	a1 a8       	sbr	r8,0x0
8000b070:	93 18       	st.w	r9[0x4],r8
8000b072:	cb c8       	rjmp	8000b1ea <_malloc_r+0x26e>
8000b074:	10 96       	mov	r6,r8
8000b076:	14 36       	cp.w	r6,r10
8000b078:	ce 71       	brne	8000b046 <_malloc_r+0xca>
8000b07a:	2f f3       	sub	r3,-1
8000b07c:	e0 6a 00 fc 	mov	r10,252
8000b080:	f4 cc ff f8 	sub	r12,r10,-8
8000b084:	78 26       	ld.w	r6,r12[0x8]
8000b086:	18 36       	cp.w	r6,r12
8000b088:	c6 c0       	breq	8000b160 <_malloc_r+0x1e4>
8000b08a:	6c 19       	ld.w	r9,r6[0x4]
8000b08c:	e0 19 ff fc 	andl	r9,0xfffc
8000b090:	f2 07 01 08 	sub	r8,r9,r7
8000b094:	58 f8       	cp.w	r8,15
8000b096:	e0 89 00 8f 	brgt	8000b1b4 <_malloc_r+0x238>
8000b09a:	99 3c       	st.w	r12[0xc],r12
8000b09c:	99 2c       	st.w	r12[0x8],r12
8000b09e:	58 08       	cp.w	r8,0
8000b0a0:	c0 55       	brlt	8000b0aa <_malloc_r+0x12e>
8000b0a2:	ec 09 00 09 	add	r9,r6,r9
8000b0a6:	0a 9c       	mov	r12,r5
8000b0a8:	ce 2b       	rjmp	8000b06c <_malloc_r+0xf0>
8000b0aa:	e0 49 01 ff 	cp.w	r9,511
8000b0ae:	e0 8b 00 13 	brhi	8000b0d4 <_malloc_r+0x158>
8000b0b2:	a3 99       	lsr	r9,0x3
8000b0b4:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000b0b8:	70 2b       	ld.w	r11,r8[0x8]
8000b0ba:	8d 38       	st.w	r6[0xc],r8
8000b0bc:	8d 2b       	st.w	r6[0x8],r11
8000b0be:	97 36       	st.w	r11[0xc],r6
8000b0c0:	91 26       	st.w	r8[0x8],r6
8000b0c2:	a3 49       	asr	r9,0x2
8000b0c4:	74 18       	ld.w	r8,r10[0x4]
8000b0c6:	30 1b       	mov	r11,1
8000b0c8:	f6 09 09 49 	lsl	r9,r11,r9
8000b0cc:	f1 e9 10 09 	or	r9,r8,r9
8000b0d0:	95 19       	st.w	r10[0x4],r9
8000b0d2:	c4 78       	rjmp	8000b160 <_malloc_r+0x1e4>
8000b0d4:	f2 0a 16 09 	lsr	r10,r9,0x9
8000b0d8:	58 4a       	cp.w	r10,4
8000b0da:	e0 8b 00 07 	brhi	8000b0e8 <_malloc_r+0x16c>
8000b0de:	f2 0a 16 06 	lsr	r10,r9,0x6
8000b0e2:	2c 8a       	sub	r10,-56
8000b0e4:	c2 08       	rjmp	8000b124 <_malloc_r+0x1a8>
8000b0e6:	d7 03       	nop
8000b0e8:	59 4a       	cp.w	r10,20
8000b0ea:	e0 8b 00 04 	brhi	8000b0f2 <_malloc_r+0x176>
8000b0ee:	2a 5a       	sub	r10,-91
8000b0f0:	c1 a8       	rjmp	8000b124 <_malloc_r+0x1a8>
8000b0f2:	e0 4a 00 54 	cp.w	r10,84
8000b0f6:	e0 8b 00 06 	brhi	8000b102 <_malloc_r+0x186>
8000b0fa:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000b0fe:	29 2a       	sub	r10,-110
8000b100:	c1 28       	rjmp	8000b124 <_malloc_r+0x1a8>
8000b102:	e0 4a 01 54 	cp.w	r10,340
8000b106:	e0 8b 00 06 	brhi	8000b112 <_malloc_r+0x196>
8000b10a:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000b10e:	28 9a       	sub	r10,-119
8000b110:	c0 a8       	rjmp	8000b124 <_malloc_r+0x1a8>
8000b112:	e0 4a 05 54 	cp.w	r10,1364
8000b116:	e0 88 00 04 	brls	8000b11e <_malloc_r+0x1a2>
8000b11a:	37 ea       	mov	r10,126
8000b11c:	c0 48       	rjmp	8000b124 <_malloc_r+0x1a8>
8000b11e:	f2 0a 16 12 	lsr	r10,r9,0x12
8000b122:	28 4a       	sub	r10,-124
8000b124:	e0 6b 00 fc 	mov	r11,252
8000b128:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8000b12c:	68 28       	ld.w	r8,r4[0x8]
8000b12e:	08 38       	cp.w	r8,r4
8000b130:	c0 e1       	brne	8000b14c <_malloc_r+0x1d0>
8000b132:	76 19       	ld.w	r9,r11[0x4]
8000b134:	a3 4a       	asr	r10,0x2
8000b136:	30 1e       	mov	lr,1
8000b138:	fc 0a 09 4a 	lsl	r10,lr,r10
8000b13c:	f3 ea 10 0a 	or	r10,r9,r10
8000b140:	10 99       	mov	r9,r8
8000b142:	97 1a       	st.w	r11[0x4],r10
8000b144:	c0 a8       	rjmp	8000b158 <_malloc_r+0x1dc>
8000b146:	70 28       	ld.w	r8,r8[0x8]
8000b148:	08 38       	cp.w	r8,r4
8000b14a:	c0 60       	breq	8000b156 <_malloc_r+0x1da>
8000b14c:	70 1a       	ld.w	r10,r8[0x4]
8000b14e:	e0 1a ff fc 	andl	r10,0xfffc
8000b152:	14 39       	cp.w	r9,r10
8000b154:	cf 93       	brcs	8000b146 <_malloc_r+0x1ca>
8000b156:	70 39       	ld.w	r9,r8[0xc]
8000b158:	8d 39       	st.w	r6[0xc],r9
8000b15a:	8d 28       	st.w	r6[0x8],r8
8000b15c:	91 36       	st.w	r8[0xc],r6
8000b15e:	93 26       	st.w	r9[0x8],r6
8000b160:	e6 08 14 02 	asr	r8,r3,0x2
8000b164:	30 1b       	mov	r11,1
8000b166:	e0 64 00 fc 	mov	r4,252
8000b16a:	f6 08 09 4b 	lsl	r11,r11,r8
8000b16e:	68 18       	ld.w	r8,r4[0x4]
8000b170:	10 3b       	cp.w	r11,r8
8000b172:	e0 8b 00 69 	brhi	8000b244 <_malloc_r+0x2c8>
8000b176:	f7 e8 00 09 	and	r9,r11,r8
8000b17a:	c0 b1       	brne	8000b190 <_malloc_r+0x214>
8000b17c:	e0 13 ff fc 	andl	r3,0xfffc
8000b180:	a1 7b       	lsl	r11,0x1
8000b182:	2f c3       	sub	r3,-4
8000b184:	c0 38       	rjmp	8000b18a <_malloc_r+0x20e>
8000b186:	2f c3       	sub	r3,-4
8000b188:	a1 7b       	lsl	r11,0x1
8000b18a:	f7 e8 00 09 	and	r9,r11,r8
8000b18e:	cf c0       	breq	8000b186 <_malloc_r+0x20a>
8000b190:	e8 03 00 3e 	add	lr,r4,r3<<0x3
8000b194:	06 92       	mov	r2,r3
8000b196:	1c 91       	mov	r1,lr
8000b198:	62 36       	ld.w	r6,r1[0xc]
8000b19a:	c2 d8       	rjmp	8000b1f4 <_malloc_r+0x278>
8000b19c:	6c 1a       	ld.w	r10,r6[0x4]
8000b19e:	e0 1a ff fc 	andl	r10,0xfffc
8000b1a2:	f4 07 01 08 	sub	r8,r10,r7
8000b1a6:	58 f8       	cp.w	r8,15
8000b1a8:	e0 8a 00 15 	brle	8000b1d2 <_malloc_r+0x256>
8000b1ac:	6c 3a       	ld.w	r10,r6[0xc]
8000b1ae:	6c 29       	ld.w	r9,r6[0x8]
8000b1b0:	95 29       	st.w	r10[0x8],r9
8000b1b2:	93 3a       	st.w	r9[0xc],r10
8000b1b4:	0e 99       	mov	r9,r7
8000b1b6:	ec 07 00 07 	add	r7,r6,r7
8000b1ba:	a1 a9       	sbr	r9,0x0
8000b1bc:	99 37       	st.w	r12[0xc],r7
8000b1be:	99 27       	st.w	r12[0x8],r7
8000b1c0:	8d 19       	st.w	r6[0x4],r9
8000b1c2:	ee 08 09 08 	st.w	r7[r8],r8
8000b1c6:	8f 2c       	st.w	r7[0x8],r12
8000b1c8:	8f 3c       	st.w	r7[0xc],r12
8000b1ca:	a1 a8       	sbr	r8,0x0
8000b1cc:	0a 9c       	mov	r12,r5
8000b1ce:	8f 18       	st.w	r7[0x4],r8
8000b1d0:	c0 d8       	rjmp	8000b1ea <_malloc_r+0x26e>
8000b1d2:	6c 39       	ld.w	r9,r6[0xc]
8000b1d4:	58 08       	cp.w	r8,0
8000b1d6:	c0 e5       	brlt	8000b1f2 <_malloc_r+0x276>
8000b1d8:	ec 0a 00 0a 	add	r10,r6,r10
8000b1dc:	74 18       	ld.w	r8,r10[0x4]
8000b1de:	a1 a8       	sbr	r8,0x0
8000b1e0:	0a 9c       	mov	r12,r5
8000b1e2:	95 18       	st.w	r10[0x4],r8
8000b1e4:	6c 28       	ld.w	r8,r6[0x8]
8000b1e6:	93 28       	st.w	r9[0x8],r8
8000b1e8:	91 39       	st.w	r8[0xc],r9
8000b1ea:	c1 3d       	rcall	8000b410 <__malloc_unlock>
8000b1ec:	ec cc ff f8 	sub	r12,r6,-8
8000b1f0:	d8 32       	popm	r0-r7,pc
8000b1f2:	12 96       	mov	r6,r9
8000b1f4:	02 36       	cp.w	r6,r1
8000b1f6:	cd 31       	brne	8000b19c <_malloc_r+0x220>
8000b1f8:	2f f2       	sub	r2,-1
8000b1fa:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000b1fe:	c0 30       	breq	8000b204 <_malloc_r+0x288>
8000b200:	2f 81       	sub	r1,-8
8000b202:	cc bb       	rjmp	8000b198 <_malloc_r+0x21c>
8000b204:	1c 98       	mov	r8,lr
8000b206:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000b20a:	c0 81       	brne	8000b21a <_malloc_r+0x29e>
8000b20c:	68 19       	ld.w	r9,r4[0x4]
8000b20e:	f6 08 11 ff 	rsub	r8,r11,-1
8000b212:	f3 e8 00 08 	and	r8,r9,r8
8000b216:	89 18       	st.w	r4[0x4],r8
8000b218:	c0 78       	rjmp	8000b226 <_malloc_r+0x2aa>
8000b21a:	f0 c9 00 08 	sub	r9,r8,8
8000b21e:	20 13       	sub	r3,1
8000b220:	70 08       	ld.w	r8,r8[0x0]
8000b222:	12 38       	cp.w	r8,r9
8000b224:	cf 10       	breq	8000b206 <_malloc_r+0x28a>
8000b226:	a1 7b       	lsl	r11,0x1
8000b228:	68 18       	ld.w	r8,r4[0x4]
8000b22a:	10 3b       	cp.w	r11,r8
8000b22c:	e0 8b 00 0c 	brhi	8000b244 <_malloc_r+0x2c8>
8000b230:	58 0b       	cp.w	r11,0
8000b232:	c0 90       	breq	8000b244 <_malloc_r+0x2c8>
8000b234:	04 93       	mov	r3,r2
8000b236:	c0 38       	rjmp	8000b23c <_malloc_r+0x2c0>
8000b238:	2f c3       	sub	r3,-4
8000b23a:	a1 7b       	lsl	r11,0x1
8000b23c:	f7 e8 00 09 	and	r9,r11,r8
8000b240:	ca 81       	brne	8000b190 <_malloc_r+0x214>
8000b242:	cf bb       	rjmp	8000b238 <_malloc_r+0x2bc>
8000b244:	68 23       	ld.w	r3,r4[0x8]
8000b246:	66 12       	ld.w	r2,r3[0x4]
8000b248:	e0 12 ff fc 	andl	r2,0xfffc
8000b24c:	0e 32       	cp.w	r2,r7
8000b24e:	5f 39       	srlo	r9
8000b250:	e4 07 01 08 	sub	r8,r2,r7
8000b254:	58 f8       	cp.w	r8,15
8000b256:	5f aa       	srle	r10
8000b258:	f5 e9 10 09 	or	r9,r10,r9
8000b25c:	e0 80 00 9a 	breq	8000b390 <_malloc_r+0x414>
8000b260:	e0 68 06 34 	mov	r8,1588
8000b264:	70 01       	ld.w	r1,r8[0x0]
8000b266:	e0 68 05 08 	mov	r8,1288
8000b26a:	2f 01       	sub	r1,-16
8000b26c:	70 08       	ld.w	r8,r8[0x0]
8000b26e:	0e 01       	add	r1,r7
8000b270:	5b f8       	cp.w	r8,-1
8000b272:	c0 40       	breq	8000b27a <_malloc_r+0x2fe>
8000b274:	28 11       	sub	r1,-127
8000b276:	e0 11 ff 80 	andl	r1,0xff80
8000b27a:	02 9b       	mov	r11,r1
8000b27c:	0a 9c       	mov	r12,r5
8000b27e:	e0 a0 05 39 	rcall	8000bcf0 <_sbrk_r>
8000b282:	18 96       	mov	r6,r12
8000b284:	5b fc       	cp.w	r12,-1
8000b286:	c7 50       	breq	8000b370 <_malloc_r+0x3f4>
8000b288:	e6 02 00 08 	add	r8,r3,r2
8000b28c:	10 3c       	cp.w	r12,r8
8000b28e:	c0 32       	brcc	8000b294 <_malloc_r+0x318>
8000b290:	08 33       	cp.w	r3,r4
8000b292:	c6 f1       	brne	8000b370 <_malloc_r+0x3f4>
8000b294:	e0 6a 06 38 	mov	r10,1592
8000b298:	74 09       	ld.w	r9,r10[0x0]
8000b29a:	e2 09 00 09 	add	r9,r1,r9
8000b29e:	95 09       	st.w	r10[0x0],r9
8000b2a0:	10 36       	cp.w	r6,r8
8000b2a2:	c0 a1       	brne	8000b2b6 <_malloc_r+0x33a>
8000b2a4:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000b2a8:	c0 71       	brne	8000b2b6 <_malloc_r+0x33a>
8000b2aa:	e2 02 00 02 	add	r2,r1,r2
8000b2ae:	68 28       	ld.w	r8,r4[0x8]
8000b2b0:	a1 a2       	sbr	r2,0x0
8000b2b2:	91 12       	st.w	r8[0x4],r2
8000b2b4:	c4 f8       	rjmp	8000b352 <_malloc_r+0x3d6>
8000b2b6:	e0 6a 05 08 	mov	r10,1288
8000b2ba:	74 0b       	ld.w	r11,r10[0x0]
8000b2bc:	5b fb       	cp.w	r11,-1
8000b2be:	c0 31       	brne	8000b2c4 <_malloc_r+0x348>
8000b2c0:	95 06       	st.w	r10[0x0],r6
8000b2c2:	c0 78       	rjmp	8000b2d0 <_malloc_r+0x354>
8000b2c4:	ec 09 00 09 	add	r9,r6,r9
8000b2c8:	e0 6a 06 38 	mov	r10,1592
8000b2cc:	10 19       	sub	r9,r8
8000b2ce:	95 09       	st.w	r10[0x0],r9
8000b2d0:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
8000b2d4:	f0 09 11 08 	rsub	r9,r8,8
8000b2d8:	58 08       	cp.w	r8,0
8000b2da:	f2 08 17 10 	movne	r8,r9
8000b2de:	ed d8 e1 06 	addne	r6,r6,r8
8000b2e2:	28 08       	sub	r8,-128
8000b2e4:	ec 01 00 01 	add	r1,r6,r1
8000b2e8:	0a 9c       	mov	r12,r5
8000b2ea:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
8000b2ee:	f0 01 01 01 	sub	r1,r8,r1
8000b2f2:	02 9b       	mov	r11,r1
8000b2f4:	e0 a0 04 fe 	rcall	8000bcf0 <_sbrk_r>
8000b2f8:	e0 68 06 38 	mov	r8,1592
8000b2fc:	5b fc       	cp.w	r12,-1
8000b2fe:	ec 0c 17 00 	moveq	r12,r6
8000b302:	f9 b1 00 00 	moveq	r1,0
8000b306:	70 09       	ld.w	r9,r8[0x0]
8000b308:	0c 1c       	sub	r12,r6
8000b30a:	89 26       	st.w	r4[0x8],r6
8000b30c:	02 0c       	add	r12,r1
8000b30e:	12 01       	add	r1,r9
8000b310:	a1 ac       	sbr	r12,0x0
8000b312:	91 01       	st.w	r8[0x0],r1
8000b314:	8d 1c       	st.w	r6[0x4],r12
8000b316:	08 33       	cp.w	r3,r4
8000b318:	c1 d0       	breq	8000b352 <_malloc_r+0x3d6>
8000b31a:	58 f2       	cp.w	r2,15
8000b31c:	e0 8b 00 05 	brhi	8000b326 <_malloc_r+0x3aa>
8000b320:	30 18       	mov	r8,1
8000b322:	8d 18       	st.w	r6[0x4],r8
8000b324:	c2 68       	rjmp	8000b370 <_malloc_r+0x3f4>
8000b326:	30 59       	mov	r9,5
8000b328:	20 c2       	sub	r2,12
8000b32a:	e0 12 ff f8 	andl	r2,0xfff8
8000b32e:	e6 02 00 08 	add	r8,r3,r2
8000b332:	91 29       	st.w	r8[0x8],r9
8000b334:	91 19       	st.w	r8[0x4],r9
8000b336:	66 18       	ld.w	r8,r3[0x4]
8000b338:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000b33c:	e5 e8 10 08 	or	r8,r2,r8
8000b340:	87 18       	st.w	r3[0x4],r8
8000b342:	58 f2       	cp.w	r2,15
8000b344:	e0 88 00 07 	brls	8000b352 <_malloc_r+0x3d6>
8000b348:	e6 cb ff f8 	sub	r11,r3,-8
8000b34c:	0a 9c       	mov	r12,r5
8000b34e:	fe b0 fb 71 	rcall	8000aa30 <_free_r>
8000b352:	e0 69 06 30 	mov	r9,1584
8000b356:	72 0a       	ld.w	r10,r9[0x0]
8000b358:	e0 68 06 38 	mov	r8,1592
8000b35c:	70 08       	ld.w	r8,r8[0x0]
8000b35e:	14 38       	cp.w	r8,r10
8000b360:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000b364:	e0 69 06 2c 	mov	r9,1580
8000b368:	72 0a       	ld.w	r10,r9[0x0]
8000b36a:	14 38       	cp.w	r8,r10
8000b36c:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000b370:	68 28       	ld.w	r8,r4[0x8]
8000b372:	70 18       	ld.w	r8,r8[0x4]
8000b374:	e0 18 ff fc 	andl	r8,0xfffc
8000b378:	0e 38       	cp.w	r8,r7
8000b37a:	5f 39       	srlo	r9
8000b37c:	0e 18       	sub	r8,r7
8000b37e:	58 f8       	cp.w	r8,15
8000b380:	5f aa       	srle	r10
8000b382:	f5 e9 10 09 	or	r9,r10,r9
8000b386:	c0 50       	breq	8000b390 <_malloc_r+0x414>
8000b388:	0a 9c       	mov	r12,r5
8000b38a:	c4 3c       	rcall	8000b410 <__malloc_unlock>
8000b38c:	d8 3a       	popm	r0-r7,pc,r12=0
8000b38e:	d7 03       	nop
8000b390:	68 26       	ld.w	r6,r4[0x8]
8000b392:	a1 a8       	sbr	r8,0x0
8000b394:	0e 99       	mov	r9,r7
8000b396:	a1 a9       	sbr	r9,0x0
8000b398:	8d 19       	st.w	r6[0x4],r9
8000b39a:	ec 07 00 07 	add	r7,r6,r7
8000b39e:	0a 9c       	mov	r12,r5
8000b3a0:	89 27       	st.w	r4[0x8],r7
8000b3a2:	8f 18       	st.w	r7[0x4],r8
8000b3a4:	c3 6c       	rcall	8000b410 <__malloc_unlock>
8000b3a6:	ec cc ff f8 	sub	r12,r6,-8
8000b3aa:	d8 32       	popm	r0-r7,pc

8000b3ac <memchr>:
8000b3ac:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
8000b3b0:	c0 68       	rjmp	8000b3bc <memchr+0x10>
8000b3b2:	20 1a       	sub	r10,1
8000b3b4:	19 88       	ld.ub	r8,r12[0x0]
8000b3b6:	16 38       	cp.w	r8,r11
8000b3b8:	5e 0c       	reteq	r12
8000b3ba:	2f fc       	sub	r12,-1
8000b3bc:	58 0a       	cp.w	r10,0
8000b3be:	cf a1       	brne	8000b3b2 <memchr+0x6>
8000b3c0:	5e fa       	retal	r10

8000b3c2 <memmove>:
8000b3c2:	d4 01       	pushm	lr
8000b3c4:	18 3b       	cp.w	r11,r12
8000b3c6:	c1 92       	brcc	8000b3f8 <memmove+0x36>
8000b3c8:	f6 0a 00 09 	add	r9,r11,r10
8000b3cc:	12 3c       	cp.w	r12,r9
8000b3ce:	c1 52       	brcc	8000b3f8 <memmove+0x36>
8000b3d0:	f8 0a 00 0b 	add	r11,r12,r10
8000b3d4:	30 08       	mov	r8,0
8000b3d6:	c0 68       	rjmp	8000b3e2 <memmove+0x20>
8000b3d8:	f2 08 07 0e 	ld.ub	lr,r9[r8]
8000b3dc:	20 1a       	sub	r10,1
8000b3de:	f6 08 0b 0e 	st.b	r11[r8],lr
8000b3e2:	20 18       	sub	r8,1
8000b3e4:	58 0a       	cp.w	r10,0
8000b3e6:	cf 91       	brne	8000b3d8 <memmove+0x16>
8000b3e8:	d8 02       	popm	pc
8000b3ea:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000b3ee:	20 1a       	sub	r10,1
8000b3f0:	f8 08 0b 09 	st.b	r12[r8],r9
8000b3f4:	2f f8       	sub	r8,-1
8000b3f6:	c0 28       	rjmp	8000b3fa <memmove+0x38>
8000b3f8:	30 08       	mov	r8,0
8000b3fa:	58 0a       	cp.w	r10,0
8000b3fc:	cf 71       	brne	8000b3ea <memmove+0x28>
8000b3fe:	d8 02       	popm	pc

8000b400 <memset>:
8000b400:	18 98       	mov	r8,r12
8000b402:	c0 38       	rjmp	8000b408 <memset+0x8>
8000b404:	10 cb       	st.b	r8++,r11
8000b406:	20 1a       	sub	r10,1
8000b408:	58 0a       	cp.w	r10,0
8000b40a:	cf d1       	brne	8000b404 <memset+0x4>
8000b40c:	5e fc       	retal	r12

8000b40e <__malloc_lock>:
8000b40e:	5e fc       	retal	r12

8000b410 <__malloc_unlock>:
8000b410:	5e fc       	retal	r12

8000b412 <__hi0bits>:
8000b412:	18 98       	mov	r8,r12
8000b414:	e0 1c 00 00 	andl	r12,0x0
8000b418:	f0 09 15 10 	lsl	r9,r8,0x10
8000b41c:	58 0c       	cp.w	r12,0
8000b41e:	f2 08 17 00 	moveq	r8,r9
8000b422:	f9 bc 00 10 	moveq	r12,16
8000b426:	f9 bc 01 00 	movne	r12,0
8000b42a:	10 9a       	mov	r10,r8
8000b42c:	f0 09 15 08 	lsl	r9,r8,0x8
8000b430:	e6 1a ff 00 	andh	r10,0xff00,COH
8000b434:	f7 bc 00 f8 	subeq	r12,-8
8000b438:	f2 08 17 00 	moveq	r8,r9
8000b43c:	10 9a       	mov	r10,r8
8000b43e:	f0 09 15 04 	lsl	r9,r8,0x4
8000b442:	e6 1a f0 00 	andh	r10,0xf000,COH
8000b446:	f7 bc 00 fc 	subeq	r12,-4
8000b44a:	f2 08 17 00 	moveq	r8,r9
8000b44e:	10 9a       	mov	r10,r8
8000b450:	f0 09 15 02 	lsl	r9,r8,0x2
8000b454:	e6 1a c0 00 	andh	r10,0xc000,COH
8000b458:	f7 bc 00 fe 	subeq	r12,-2
8000b45c:	f2 08 17 00 	moveq	r8,r9
8000b460:	58 08       	cp.w	r8,0
8000b462:	5e 5c       	retlt	r12
8000b464:	ed b8 00 1e 	bld	r8,0x1e
8000b468:	f9 bc 01 20 	movne	r12,32
8000b46c:	f7 bc 00 ff 	subeq	r12,-1
8000b470:	5e fc       	retal	r12

8000b472 <__lo0bits>:
8000b472:	18 99       	mov	r9,r12
8000b474:	78 08       	ld.w	r8,r12[0x0]
8000b476:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000b47a:	c1 50       	breq	8000b4a4 <__lo0bits+0x32>
8000b47c:	ed b8 00 00 	bld	r8,0x0
8000b480:	c0 21       	brne	8000b484 <__lo0bits+0x12>
8000b482:	5e fd       	retal	0
8000b484:	10 9b       	mov	r11,r8
8000b486:	f0 0a 16 01 	lsr	r10,r8,0x1
8000b48a:	e2 1b 00 02 	andl	r11,0x2,COH
8000b48e:	a3 88       	lsr	r8,0x2
8000b490:	58 0b       	cp.w	r11,0
8000b492:	f3 fa 1a 00 	st.wne	r9[0x0],r10
8000b496:	f9 bc 01 01 	movne	r12,1
8000b49a:	f3 f8 0a 00 	st.weq	r9[0x0],r8
8000b49e:	f9 bc 00 02 	moveq	r12,2
8000b4a2:	5e fc       	retal	r12
8000b4a4:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000b4a8:	f0 0b 16 10 	lsr	r11,r8,0x10
8000b4ac:	58 0a       	cp.w	r10,0
8000b4ae:	f6 08 17 00 	moveq	r8,r11
8000b4b2:	f9 bc 00 10 	moveq	r12,16
8000b4b6:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000b4ba:	f0 0a 16 08 	lsr	r10,r8,0x8
8000b4be:	58 0b       	cp.w	r11,0
8000b4c0:	f7 bc 00 f8 	subeq	r12,-8
8000b4c4:	f4 08 17 00 	moveq	r8,r10
8000b4c8:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000b4cc:	f0 0a 16 04 	lsr	r10,r8,0x4
8000b4d0:	58 0b       	cp.w	r11,0
8000b4d2:	f7 bc 00 fc 	subeq	r12,-4
8000b4d6:	f4 08 17 00 	moveq	r8,r10
8000b4da:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
8000b4de:	f0 0a 16 02 	lsr	r10,r8,0x2
8000b4e2:	58 0b       	cp.w	r11,0
8000b4e4:	f7 bc 00 fe 	subeq	r12,-2
8000b4e8:	f4 08 17 00 	moveq	r8,r10
8000b4ec:	ed b8 00 00 	bld	r8,0x0
8000b4f0:	c0 60       	breq	8000b4fc <__lo0bits+0x8a>
8000b4f2:	a1 98       	lsr	r8,0x1
8000b4f4:	c0 31       	brne	8000b4fa <__lo0bits+0x88>
8000b4f6:	32 0c       	mov	r12,32
8000b4f8:	5e fc       	retal	r12
8000b4fa:	2f fc       	sub	r12,-1
8000b4fc:	93 08       	st.w	r9[0x0],r8
8000b4fe:	5e fc       	retal	r12

8000b500 <__mcmp>:
8000b500:	d4 01       	pushm	lr
8000b502:	18 98       	mov	r8,r12
8000b504:	76 49       	ld.w	r9,r11[0x10]
8000b506:	78 4c       	ld.w	r12,r12[0x10]
8000b508:	12 1c       	sub	r12,r9
8000b50a:	c1 31       	brne	8000b530 <__mcmp+0x30>
8000b50c:	2f b9       	sub	r9,-5
8000b50e:	a3 69       	lsl	r9,0x2
8000b510:	12 0b       	add	r11,r9
8000b512:	f0 09 00 09 	add	r9,r8,r9
8000b516:	2e c8       	sub	r8,-20
8000b518:	13 4e       	ld.w	lr,--r9
8000b51a:	17 4a       	ld.w	r10,--r11
8000b51c:	14 3e       	cp.w	lr,r10
8000b51e:	c0 60       	breq	8000b52a <__mcmp+0x2a>
8000b520:	f9 bc 03 ff 	movlo	r12,-1
8000b524:	f9 bc 02 01 	movhs	r12,1
8000b528:	d8 02       	popm	pc
8000b52a:	10 39       	cp.w	r9,r8
8000b52c:	fe 9b ff f6 	brhi	8000b518 <__mcmp+0x18>
8000b530:	d8 02       	popm	pc
8000b532:	d7 03       	nop

8000b534 <_Bfree>:
8000b534:	d4 21       	pushm	r4-r7,lr
8000b536:	18 97       	mov	r7,r12
8000b538:	16 95       	mov	r5,r11
8000b53a:	78 96       	ld.w	r6,r12[0x24]
8000b53c:	58 06       	cp.w	r6,0
8000b53e:	c0 91       	brne	8000b550 <_Bfree+0x1c>
8000b540:	31 0c       	mov	r12,16
8000b542:	fe b0 fd 15 	rcall	8000af6c <malloc>
8000b546:	99 36       	st.w	r12[0xc],r6
8000b548:	8f 9c       	st.w	r7[0x24],r12
8000b54a:	99 16       	st.w	r12[0x4],r6
8000b54c:	99 26       	st.w	r12[0x8],r6
8000b54e:	99 06       	st.w	r12[0x0],r6
8000b550:	58 05       	cp.w	r5,0
8000b552:	c0 90       	breq	8000b564 <_Bfree+0x30>
8000b554:	6a 19       	ld.w	r9,r5[0x4]
8000b556:	6e 98       	ld.w	r8,r7[0x24]
8000b558:	70 38       	ld.w	r8,r8[0xc]
8000b55a:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000b55e:	8b 0a       	st.w	r5[0x0],r10
8000b560:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
8000b564:	d8 22       	popm	r4-r7,pc
8000b566:	d7 03       	nop

8000b568 <_Balloc>:
8000b568:	d4 21       	pushm	r4-r7,lr
8000b56a:	18 97       	mov	r7,r12
8000b56c:	16 96       	mov	r6,r11
8000b56e:	78 95       	ld.w	r5,r12[0x24]
8000b570:	58 05       	cp.w	r5,0
8000b572:	c0 91       	brne	8000b584 <_Balloc+0x1c>
8000b574:	31 0c       	mov	r12,16
8000b576:	fe b0 fc fb 	rcall	8000af6c <malloc>
8000b57a:	99 35       	st.w	r12[0xc],r5
8000b57c:	8f 9c       	st.w	r7[0x24],r12
8000b57e:	99 15       	st.w	r12[0x4],r5
8000b580:	99 25       	st.w	r12[0x8],r5
8000b582:	99 05       	st.w	r12[0x0],r5
8000b584:	6e 95       	ld.w	r5,r7[0x24]
8000b586:	6a 38       	ld.w	r8,r5[0xc]
8000b588:	58 08       	cp.w	r8,0
8000b58a:	c0 b1       	brne	8000b5a0 <_Balloc+0x38>
8000b58c:	31 0a       	mov	r10,16
8000b58e:	30 4b       	mov	r11,4
8000b590:	0e 9c       	mov	r12,r7
8000b592:	e0 a0 04 93 	rcall	8000beb8 <_calloc_r>
8000b596:	8b 3c       	st.w	r5[0xc],r12
8000b598:	6e 98       	ld.w	r8,r7[0x24]
8000b59a:	70 3c       	ld.w	r12,r8[0xc]
8000b59c:	58 0c       	cp.w	r12,0
8000b59e:	c1 b0       	breq	8000b5d4 <_Balloc+0x6c>
8000b5a0:	6e 98       	ld.w	r8,r7[0x24]
8000b5a2:	70 38       	ld.w	r8,r8[0xc]
8000b5a4:	f0 06 00 28 	add	r8,r8,r6<<0x2
8000b5a8:	70 0c       	ld.w	r12,r8[0x0]
8000b5aa:	58 0c       	cp.w	r12,0
8000b5ac:	c0 40       	breq	8000b5b4 <_Balloc+0x4c>
8000b5ae:	78 09       	ld.w	r9,r12[0x0]
8000b5b0:	91 09       	st.w	r8[0x0],r9
8000b5b2:	c0 e8       	rjmp	8000b5ce <_Balloc+0x66>
8000b5b4:	0e 9c       	mov	r12,r7
8000b5b6:	30 17       	mov	r7,1
8000b5b8:	0e 9b       	mov	r11,r7
8000b5ba:	ee 06 09 47 	lsl	r7,r7,r6
8000b5be:	ee ca ff fb 	sub	r10,r7,-5
8000b5c2:	a3 6a       	lsl	r10,0x2
8000b5c4:	e0 a0 04 7a 	rcall	8000beb8 <_calloc_r>
8000b5c8:	c0 60       	breq	8000b5d4 <_Balloc+0x6c>
8000b5ca:	99 16       	st.w	r12[0x4],r6
8000b5cc:	99 27       	st.w	r12[0x8],r7
8000b5ce:	30 08       	mov	r8,0
8000b5d0:	99 38       	st.w	r12[0xc],r8
8000b5d2:	99 48       	st.w	r12[0x10],r8
8000b5d4:	d8 22       	popm	r4-r7,pc
8000b5d6:	d7 03       	nop

8000b5d8 <__d2b>:
8000b5d8:	d4 31       	pushm	r0-r7,lr
8000b5da:	20 2d       	sub	sp,8
8000b5dc:	16 93       	mov	r3,r11
8000b5de:	12 96       	mov	r6,r9
8000b5e0:	10 95       	mov	r5,r8
8000b5e2:	14 92       	mov	r2,r10
8000b5e4:	30 1b       	mov	r11,1
8000b5e6:	cc 1f       	rcall	8000b568 <_Balloc>
8000b5e8:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000b5ec:	50 09       	stdsp	sp[0x0],r9
8000b5ee:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
8000b5f2:	b5 a9       	sbr	r9,0x14
8000b5f4:	f0 01 16 14 	lsr	r1,r8,0x14
8000b5f8:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000b5fc:	18 94       	mov	r4,r12
8000b5fe:	58 02       	cp.w	r2,0
8000b600:	c1 d0       	breq	8000b63a <__d2b+0x62>
8000b602:	fa cc ff f8 	sub	r12,sp,-8
8000b606:	18 d2       	st.w	--r12,r2
8000b608:	c3 5f       	rcall	8000b472 <__lo0bits>
8000b60a:	40 18       	lddsp	r8,sp[0x4]
8000b60c:	c0 d0       	breq	8000b626 <__d2b+0x4e>
8000b60e:	40 09       	lddsp	r9,sp[0x0]
8000b610:	f8 0a 11 20 	rsub	r10,r12,32
8000b614:	f2 0a 09 4a 	lsl	r10,r9,r10
8000b618:	f5 e8 10 08 	or	r8,r10,r8
8000b61c:	89 58       	st.w	r4[0x14],r8
8000b61e:	f2 0c 0a 49 	lsr	r9,r9,r12
8000b622:	50 09       	stdsp	sp[0x0],r9
8000b624:	c0 28       	rjmp	8000b628 <__d2b+0x50>
8000b626:	89 58       	st.w	r4[0x14],r8
8000b628:	40 08       	lddsp	r8,sp[0x0]
8000b62a:	58 08       	cp.w	r8,0
8000b62c:	f9 b3 01 02 	movne	r3,2
8000b630:	f9 b3 00 01 	moveq	r3,1
8000b634:	89 68       	st.w	r4[0x18],r8
8000b636:	89 43       	st.w	r4[0x10],r3
8000b638:	c0 88       	rjmp	8000b648 <__d2b+0x70>
8000b63a:	1a 9c       	mov	r12,sp
8000b63c:	c1 bf       	rcall	8000b472 <__lo0bits>
8000b63e:	30 13       	mov	r3,1
8000b640:	40 08       	lddsp	r8,sp[0x0]
8000b642:	2e 0c       	sub	r12,-32
8000b644:	89 43       	st.w	r4[0x10],r3
8000b646:	89 58       	st.w	r4[0x14],r8
8000b648:	58 01       	cp.w	r1,0
8000b64a:	c0 90       	breq	8000b65c <__d2b+0x84>
8000b64c:	e2 c1 04 33 	sub	r1,r1,1075
8000b650:	18 01       	add	r1,r12
8000b652:	8d 01       	st.w	r6[0x0],r1
8000b654:	f8 0c 11 35 	rsub	r12,r12,53
8000b658:	8b 0c       	st.w	r5[0x0],r12
8000b65a:	c0 c8       	rjmp	8000b672 <__d2b+0x9a>
8000b65c:	e6 c8 ff fc 	sub	r8,r3,-4
8000b660:	f8 cc 04 32 	sub	r12,r12,1074
8000b664:	a5 73       	lsl	r3,0x5
8000b666:	8d 0c       	st.w	r6[0x0],r12
8000b668:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
8000b66c:	cd 3e       	rcall	8000b412 <__hi0bits>
8000b66e:	18 13       	sub	r3,r12
8000b670:	8b 03       	st.w	r5[0x0],r3
8000b672:	08 9c       	mov	r12,r4
8000b674:	2f ed       	sub	sp,-8
8000b676:	d8 32       	popm	r0-r7,pc

8000b678 <__mdiff>:
8000b678:	d4 31       	pushm	r0-r7,lr
8000b67a:	74 48       	ld.w	r8,r10[0x10]
8000b67c:	76 45       	ld.w	r5,r11[0x10]
8000b67e:	16 97       	mov	r7,r11
8000b680:	14 96       	mov	r6,r10
8000b682:	10 15       	sub	r5,r8
8000b684:	c1 31       	brne	8000b6aa <__mdiff+0x32>
8000b686:	2f b8       	sub	r8,-5
8000b688:	ee ce ff ec 	sub	lr,r7,-20
8000b68c:	a3 68       	lsl	r8,0x2
8000b68e:	f4 08 00 0b 	add	r11,r10,r8
8000b692:	ee 08 00 08 	add	r8,r7,r8
8000b696:	11 4a       	ld.w	r10,--r8
8000b698:	17 49       	ld.w	r9,--r11
8000b69a:	12 3a       	cp.w	r10,r9
8000b69c:	c0 30       	breq	8000b6a2 <__mdiff+0x2a>
8000b69e:	c0 e2       	brcc	8000b6ba <__mdiff+0x42>
8000b6a0:	c0 78       	rjmp	8000b6ae <__mdiff+0x36>
8000b6a2:	1c 38       	cp.w	r8,lr
8000b6a4:	fe 9b ff f9 	brhi	8000b696 <__mdiff+0x1e>
8000b6a8:	c4 98       	rjmp	8000b73a <__mdiff+0xc2>
8000b6aa:	58 05       	cp.w	r5,0
8000b6ac:	c0 64       	brge	8000b6b8 <__mdiff+0x40>
8000b6ae:	0e 98       	mov	r8,r7
8000b6b0:	30 15       	mov	r5,1
8000b6b2:	0c 97       	mov	r7,r6
8000b6b4:	10 96       	mov	r6,r8
8000b6b6:	c0 28       	rjmp	8000b6ba <__mdiff+0x42>
8000b6b8:	30 05       	mov	r5,0
8000b6ba:	6e 1b       	ld.w	r11,r7[0x4]
8000b6bc:	c5 6f       	rcall	8000b568 <_Balloc>
8000b6be:	6e 49       	ld.w	r9,r7[0x10]
8000b6c0:	6c 44       	ld.w	r4,r6[0x10]
8000b6c2:	99 35       	st.w	r12[0xc],r5
8000b6c4:	2f b4       	sub	r4,-5
8000b6c6:	f2 c5 ff fb 	sub	r5,r9,-5
8000b6ca:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000b6ce:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000b6d2:	2e c6       	sub	r6,-20
8000b6d4:	2e c7       	sub	r7,-20
8000b6d6:	f8 c8 ff ec 	sub	r8,r12,-20
8000b6da:	30 0a       	mov	r10,0
8000b6dc:	0f 0e       	ld.w	lr,r7++
8000b6de:	0d 0b       	ld.w	r11,r6++
8000b6e0:	fc 02 16 10 	lsr	r2,lr,0x10
8000b6e4:	f6 03 16 10 	lsr	r3,r11,0x10
8000b6e8:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000b6ec:	e4 03 01 03 	sub	r3,r2,r3
8000b6f0:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b6f4:	fc 0b 01 0b 	sub	r11,lr,r11
8000b6f8:	f6 0a 00 0a 	add	r10,r11,r10
8000b6fc:	b0 1a       	st.h	r8[0x2],r10
8000b6fe:	b1 4a       	asr	r10,0x10
8000b700:	e6 0a 00 0a 	add	r10,r3,r10
8000b704:	b0 0a       	st.h	r8[0x0],r10
8000b706:	2f c8       	sub	r8,-4
8000b708:	b1 4a       	asr	r10,0x10
8000b70a:	08 36       	cp.w	r6,r4
8000b70c:	ce 83       	brcs	8000b6dc <__mdiff+0x64>
8000b70e:	c0 d8       	rjmp	8000b728 <__mdiff+0xb0>
8000b710:	0f 0b       	ld.w	r11,r7++
8000b712:	f6 0e 16 10 	lsr	lr,r11,0x10
8000b716:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b71a:	16 0a       	add	r10,r11
8000b71c:	b0 1a       	st.h	r8[0x2],r10
8000b71e:	b1 4a       	asr	r10,0x10
8000b720:	1c 0a       	add	r10,lr
8000b722:	b0 0a       	st.h	r8[0x0],r10
8000b724:	2f c8       	sub	r8,-4
8000b726:	b1 4a       	asr	r10,0x10
8000b728:	0a 37       	cp.w	r7,r5
8000b72a:	cf 33       	brcs	8000b710 <__mdiff+0x98>
8000b72c:	c0 28       	rjmp	8000b730 <__mdiff+0xb8>
8000b72e:	20 19       	sub	r9,1
8000b730:	11 4a       	ld.w	r10,--r8
8000b732:	58 0a       	cp.w	r10,0
8000b734:	cf d0       	breq	8000b72e <__mdiff+0xb6>
8000b736:	99 49       	st.w	r12[0x10],r9
8000b738:	d8 32       	popm	r0-r7,pc
8000b73a:	30 0b       	mov	r11,0
8000b73c:	c1 6f       	rcall	8000b568 <_Balloc>
8000b73e:	30 18       	mov	r8,1
8000b740:	99 48       	st.w	r12[0x10],r8
8000b742:	30 08       	mov	r8,0
8000b744:	99 58       	st.w	r12[0x14],r8
8000b746:	d8 32       	popm	r0-r7,pc

8000b748 <__lshift>:
8000b748:	d4 31       	pushm	r0-r7,lr
8000b74a:	16 97       	mov	r7,r11
8000b74c:	76 46       	ld.w	r6,r11[0x10]
8000b74e:	f4 02 14 05 	asr	r2,r10,0x5
8000b752:	2f f6       	sub	r6,-1
8000b754:	14 93       	mov	r3,r10
8000b756:	18 94       	mov	r4,r12
8000b758:	04 06       	add	r6,r2
8000b75a:	76 1b       	ld.w	r11,r11[0x4]
8000b75c:	6e 28       	ld.w	r8,r7[0x8]
8000b75e:	c0 38       	rjmp	8000b764 <__lshift+0x1c>
8000b760:	2f fb       	sub	r11,-1
8000b762:	a1 78       	lsl	r8,0x1
8000b764:	10 36       	cp.w	r6,r8
8000b766:	fe 99 ff fd 	brgt	8000b760 <__lshift+0x18>
8000b76a:	08 9c       	mov	r12,r4
8000b76c:	cf ee       	rcall	8000b568 <_Balloc>
8000b76e:	30 09       	mov	r9,0
8000b770:	18 95       	mov	r5,r12
8000b772:	f8 c8 ff ec 	sub	r8,r12,-20
8000b776:	12 9a       	mov	r10,r9
8000b778:	c0 38       	rjmp	8000b77e <__lshift+0x36>
8000b77a:	10 aa       	st.w	r8++,r10
8000b77c:	2f f9       	sub	r9,-1
8000b77e:	04 39       	cp.w	r9,r2
8000b780:	cf d5       	brlt	8000b77a <__lshift+0x32>
8000b782:	6e 4b       	ld.w	r11,r7[0x10]
8000b784:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
8000b788:	2f bb       	sub	r11,-5
8000b78a:	ee c9 ff ec 	sub	r9,r7,-20
8000b78e:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8000b792:	58 03       	cp.w	r3,0
8000b794:	c1 30       	breq	8000b7ba <__lshift+0x72>
8000b796:	e6 0c 11 20 	rsub	r12,r3,32
8000b79a:	30 0a       	mov	r10,0
8000b79c:	72 02       	ld.w	r2,r9[0x0]
8000b79e:	e4 03 09 42 	lsl	r2,r2,r3
8000b7a2:	04 4a       	or	r10,r2
8000b7a4:	10 aa       	st.w	r8++,r10
8000b7a6:	13 0a       	ld.w	r10,r9++
8000b7a8:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000b7ac:	16 39       	cp.w	r9,r11
8000b7ae:	cf 73       	brcs	8000b79c <__lshift+0x54>
8000b7b0:	91 0a       	st.w	r8[0x0],r10
8000b7b2:	58 0a       	cp.w	r10,0
8000b7b4:	c0 70       	breq	8000b7c2 <__lshift+0x7a>
8000b7b6:	2f f6       	sub	r6,-1
8000b7b8:	c0 58       	rjmp	8000b7c2 <__lshift+0x7a>
8000b7ba:	13 0a       	ld.w	r10,r9++
8000b7bc:	10 aa       	st.w	r8++,r10
8000b7be:	16 39       	cp.w	r9,r11
8000b7c0:	cf d3       	brcs	8000b7ba <__lshift+0x72>
8000b7c2:	08 9c       	mov	r12,r4
8000b7c4:	20 16       	sub	r6,1
8000b7c6:	0e 9b       	mov	r11,r7
8000b7c8:	8b 46       	st.w	r5[0x10],r6
8000b7ca:	cb 5e       	rcall	8000b534 <_Bfree>
8000b7cc:	0a 9c       	mov	r12,r5
8000b7ce:	d8 32       	popm	r0-r7,pc

8000b7d0 <__multiply>:
8000b7d0:	d4 31       	pushm	r0-r7,lr
8000b7d2:	20 2d       	sub	sp,8
8000b7d4:	76 49       	ld.w	r9,r11[0x10]
8000b7d6:	74 48       	ld.w	r8,r10[0x10]
8000b7d8:	16 96       	mov	r6,r11
8000b7da:	14 95       	mov	r5,r10
8000b7dc:	10 39       	cp.w	r9,r8
8000b7de:	ec 08 17 50 	movlt	r8,r6
8000b7e2:	ea 06 17 50 	movlt	r6,r5
8000b7e6:	f0 05 17 50 	movlt	r5,r8
8000b7ea:	6c 28       	ld.w	r8,r6[0x8]
8000b7ec:	76 43       	ld.w	r3,r11[0x10]
8000b7ee:	74 42       	ld.w	r2,r10[0x10]
8000b7f0:	76 1b       	ld.w	r11,r11[0x4]
8000b7f2:	e4 03 00 07 	add	r7,r2,r3
8000b7f6:	10 37       	cp.w	r7,r8
8000b7f8:	f7 bb 09 ff 	subgt	r11,-1
8000b7fc:	cb 6e       	rcall	8000b568 <_Balloc>
8000b7fe:	ee c4 ff fb 	sub	r4,r7,-5
8000b802:	f8 c9 ff ec 	sub	r9,r12,-20
8000b806:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000b80a:	30 0a       	mov	r10,0
8000b80c:	12 98       	mov	r8,r9
8000b80e:	c0 28       	rjmp	8000b812 <__multiply+0x42>
8000b810:	10 aa       	st.w	r8++,r10
8000b812:	08 38       	cp.w	r8,r4
8000b814:	cf e3       	brcs	8000b810 <__multiply+0x40>
8000b816:	2f b3       	sub	r3,-5
8000b818:	2f b2       	sub	r2,-5
8000b81a:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000b81e:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000b822:	ec cb ff ec 	sub	r11,r6,-20
8000b826:	50 12       	stdsp	sp[0x4],r2
8000b828:	ea ca ff ec 	sub	r10,r5,-20
8000b82c:	c4 48       	rjmp	8000b8b4 <__multiply+0xe4>
8000b82e:	94 95       	ld.uh	r5,r10[0x2]
8000b830:	58 05       	cp.w	r5,0
8000b832:	c2 00       	breq	8000b872 <__multiply+0xa2>
8000b834:	12 98       	mov	r8,r9
8000b836:	16 96       	mov	r6,r11
8000b838:	30 0e       	mov	lr,0
8000b83a:	50 09       	stdsp	sp[0x0],r9
8000b83c:	0d 02       	ld.w	r2,r6++
8000b83e:	e4 00 16 10 	lsr	r0,r2,0x10
8000b842:	70 01       	ld.w	r1,r8[0x0]
8000b844:	70 09       	ld.w	r9,r8[0x0]
8000b846:	b1 81       	lsr	r1,0x10
8000b848:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000b84c:	e0 05 03 41 	mac	r1,r0,r5
8000b850:	ab 32       	mul	r2,r5
8000b852:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000b856:	00 02       	add	r2,r0
8000b858:	e4 0e 00 0e 	add	lr,r2,lr
8000b85c:	b0 1e       	st.h	r8[0x2],lr
8000b85e:	b1 8e       	lsr	lr,0x10
8000b860:	1c 01       	add	r1,lr
8000b862:	b0 01       	st.h	r8[0x0],r1
8000b864:	e2 0e 16 10 	lsr	lr,r1,0x10
8000b868:	2f c8       	sub	r8,-4
8000b86a:	06 36       	cp.w	r6,r3
8000b86c:	ce 83       	brcs	8000b83c <__multiply+0x6c>
8000b86e:	40 09       	lddsp	r9,sp[0x0]
8000b870:	91 0e       	st.w	r8[0x0],lr
8000b872:	94 86       	ld.uh	r6,r10[0x0]
8000b874:	58 06       	cp.w	r6,0
8000b876:	c1 d0       	breq	8000b8b0 <__multiply+0xe0>
8000b878:	72 02       	ld.w	r2,r9[0x0]
8000b87a:	12 98       	mov	r8,r9
8000b87c:	16 9e       	mov	lr,r11
8000b87e:	30 05       	mov	r5,0
8000b880:	b0 12       	st.h	r8[0x2],r2
8000b882:	1d 01       	ld.w	r1,lr++
8000b884:	90 82       	ld.uh	r2,r8[0x0]
8000b886:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
8000b88a:	ad 30       	mul	r0,r6
8000b88c:	e0 02 00 02 	add	r2,r0,r2
8000b890:	e4 05 00 05 	add	r5,r2,r5
8000b894:	b0 05       	st.h	r8[0x0],r5
8000b896:	b1 85       	lsr	r5,0x10
8000b898:	b1 81       	lsr	r1,0x10
8000b89a:	2f c8       	sub	r8,-4
8000b89c:	ad 31       	mul	r1,r6
8000b89e:	90 92       	ld.uh	r2,r8[0x2]
8000b8a0:	e2 02 00 02 	add	r2,r1,r2
8000b8a4:	0a 02       	add	r2,r5
8000b8a6:	e4 05 16 10 	lsr	r5,r2,0x10
8000b8aa:	06 3e       	cp.w	lr,r3
8000b8ac:	ce a3       	brcs	8000b880 <__multiply+0xb0>
8000b8ae:	91 02       	st.w	r8[0x0],r2
8000b8b0:	2f ca       	sub	r10,-4
8000b8b2:	2f c9       	sub	r9,-4
8000b8b4:	40 18       	lddsp	r8,sp[0x4]
8000b8b6:	10 3a       	cp.w	r10,r8
8000b8b8:	cb b3       	brcs	8000b82e <__multiply+0x5e>
8000b8ba:	c0 28       	rjmp	8000b8be <__multiply+0xee>
8000b8bc:	20 17       	sub	r7,1
8000b8be:	58 07       	cp.w	r7,0
8000b8c0:	e0 8a 00 05 	brle	8000b8ca <__multiply+0xfa>
8000b8c4:	09 48       	ld.w	r8,--r4
8000b8c6:	58 08       	cp.w	r8,0
8000b8c8:	cf a0       	breq	8000b8bc <__multiply+0xec>
8000b8ca:	99 47       	st.w	r12[0x10],r7
8000b8cc:	2f ed       	sub	sp,-8
8000b8ce:	d8 32       	popm	r0-r7,pc

8000b8d0 <__i2b>:
8000b8d0:	d4 21       	pushm	r4-r7,lr
8000b8d2:	16 97       	mov	r7,r11
8000b8d4:	30 1b       	mov	r11,1
8000b8d6:	c4 9e       	rcall	8000b568 <_Balloc>
8000b8d8:	30 19       	mov	r9,1
8000b8da:	99 57       	st.w	r12[0x14],r7
8000b8dc:	99 49       	st.w	r12[0x10],r9
8000b8de:	d8 22       	popm	r4-r7,pc

8000b8e0 <__multadd>:
8000b8e0:	d4 31       	pushm	r0-r7,lr
8000b8e2:	30 08       	mov	r8,0
8000b8e4:	12 95       	mov	r5,r9
8000b8e6:	16 97       	mov	r7,r11
8000b8e8:	18 96       	mov	r6,r12
8000b8ea:	76 44       	ld.w	r4,r11[0x10]
8000b8ec:	f6 c9 ff ec 	sub	r9,r11,-20
8000b8f0:	72 0b       	ld.w	r11,r9[0x0]
8000b8f2:	f6 0c 16 10 	lsr	r12,r11,0x10
8000b8f6:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b8fa:	f4 0c 02 4c 	mul	r12,r10,r12
8000b8fe:	f4 0b 03 45 	mac	r5,r10,r11
8000b902:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000b906:	b1 85       	lsr	r5,0x10
8000b908:	18 05       	add	r5,r12
8000b90a:	ea 0c 15 10 	lsl	r12,r5,0x10
8000b90e:	f8 0b 00 0b 	add	r11,r12,r11
8000b912:	12 ab       	st.w	r9++,r11
8000b914:	2f f8       	sub	r8,-1
8000b916:	b1 85       	lsr	r5,0x10
8000b918:	08 38       	cp.w	r8,r4
8000b91a:	ce b5       	brlt	8000b8f0 <__multadd+0x10>
8000b91c:	58 05       	cp.w	r5,0
8000b91e:	c1 c0       	breq	8000b956 <__multadd+0x76>
8000b920:	6e 28       	ld.w	r8,r7[0x8]
8000b922:	10 34       	cp.w	r4,r8
8000b924:	c1 35       	brlt	8000b94a <__multadd+0x6a>
8000b926:	6e 1b       	ld.w	r11,r7[0x4]
8000b928:	0c 9c       	mov	r12,r6
8000b92a:	2f fb       	sub	r11,-1
8000b92c:	c1 ee       	rcall	8000b568 <_Balloc>
8000b92e:	6e 4a       	ld.w	r10,r7[0x10]
8000b930:	ee cb ff f4 	sub	r11,r7,-12
8000b934:	18 93       	mov	r3,r12
8000b936:	2f ea       	sub	r10,-2
8000b938:	2f 4c       	sub	r12,-12
8000b93a:	a3 6a       	lsl	r10,0x2
8000b93c:	fe b0 de 3a 	rcall	800075b0 <memcpy>
8000b940:	0e 9b       	mov	r11,r7
8000b942:	0c 9c       	mov	r12,r6
8000b944:	fe b0 fd f8 	rcall	8000b534 <_Bfree>
8000b948:	06 97       	mov	r7,r3
8000b94a:	e8 c8 ff ff 	sub	r8,r4,-1
8000b94e:	2f b4       	sub	r4,-5
8000b950:	8f 48       	st.w	r7[0x10],r8
8000b952:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000b956:	0e 9c       	mov	r12,r7
8000b958:	d8 32       	popm	r0-r7,pc
8000b95a:	d7 03       	nop

8000b95c <__pow5mult>:
8000b95c:	d4 31       	pushm	r0-r7,lr
8000b95e:	14 96       	mov	r6,r10
8000b960:	18 97       	mov	r7,r12
8000b962:	16 94       	mov	r4,r11
8000b964:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000b968:	c0 90       	breq	8000b97a <__pow5mult+0x1e>
8000b96a:	20 18       	sub	r8,1
8000b96c:	fe c9 e3 b8 	sub	r9,pc,-7240
8000b970:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
8000b974:	30 09       	mov	r9,0
8000b976:	cb 5f       	rcall	8000b8e0 <__multadd>
8000b978:	18 94       	mov	r4,r12
8000b97a:	a3 46       	asr	r6,0x2
8000b97c:	c3 40       	breq	8000b9e4 <__pow5mult+0x88>
8000b97e:	6e 95       	ld.w	r5,r7[0x24]
8000b980:	58 05       	cp.w	r5,0
8000b982:	c0 91       	brne	8000b994 <__pow5mult+0x38>
8000b984:	31 0c       	mov	r12,16
8000b986:	fe b0 fa f3 	rcall	8000af6c <malloc>
8000b98a:	99 35       	st.w	r12[0xc],r5
8000b98c:	8f 9c       	st.w	r7[0x24],r12
8000b98e:	99 15       	st.w	r12[0x4],r5
8000b990:	99 25       	st.w	r12[0x8],r5
8000b992:	99 05       	st.w	r12[0x0],r5
8000b994:	6e 93       	ld.w	r3,r7[0x24]
8000b996:	66 25       	ld.w	r5,r3[0x8]
8000b998:	58 05       	cp.w	r5,0
8000b99a:	c0 c1       	brne	8000b9b2 <__pow5mult+0x56>
8000b99c:	e0 6b 02 71 	mov	r11,625
8000b9a0:	0e 9c       	mov	r12,r7
8000b9a2:	c9 7f       	rcall	8000b8d0 <__i2b>
8000b9a4:	87 2c       	st.w	r3[0x8],r12
8000b9a6:	30 08       	mov	r8,0
8000b9a8:	18 95       	mov	r5,r12
8000b9aa:	99 08       	st.w	r12[0x0],r8
8000b9ac:	c0 38       	rjmp	8000b9b2 <__pow5mult+0x56>
8000b9ae:	06 9c       	mov	r12,r3
8000b9b0:	18 95       	mov	r5,r12
8000b9b2:	ed b6 00 00 	bld	r6,0x0
8000b9b6:	c0 b1       	brne	8000b9cc <__pow5mult+0x70>
8000b9b8:	08 9b       	mov	r11,r4
8000b9ba:	0a 9a       	mov	r10,r5
8000b9bc:	0e 9c       	mov	r12,r7
8000b9be:	c0 9f       	rcall	8000b7d0 <__multiply>
8000b9c0:	08 9b       	mov	r11,r4
8000b9c2:	18 93       	mov	r3,r12
8000b9c4:	0e 9c       	mov	r12,r7
8000b9c6:	06 94       	mov	r4,r3
8000b9c8:	fe b0 fd b6 	rcall	8000b534 <_Bfree>
8000b9cc:	a1 56       	asr	r6,0x1
8000b9ce:	c0 b0       	breq	8000b9e4 <__pow5mult+0x88>
8000b9d0:	6a 03       	ld.w	r3,r5[0x0]
8000b9d2:	58 03       	cp.w	r3,0
8000b9d4:	ce d1       	brne	8000b9ae <__pow5mult+0x52>
8000b9d6:	0a 9a       	mov	r10,r5
8000b9d8:	0a 9b       	mov	r11,r5
8000b9da:	0e 9c       	mov	r12,r7
8000b9dc:	cf ae       	rcall	8000b7d0 <__multiply>
8000b9de:	8b 0c       	st.w	r5[0x0],r12
8000b9e0:	99 03       	st.w	r12[0x0],r3
8000b9e2:	ce 7b       	rjmp	8000b9b0 <__pow5mult+0x54>
8000b9e4:	08 9c       	mov	r12,r4
8000b9e6:	d8 32       	popm	r0-r7,pc

8000b9e8 <_realloc_r>:
8000b9e8:	d4 31       	pushm	r0-r7,lr
8000b9ea:	20 1d       	sub	sp,4
8000b9ec:	16 94       	mov	r4,r11
8000b9ee:	18 92       	mov	r2,r12
8000b9f0:	14 9b       	mov	r11,r10
8000b9f2:	58 04       	cp.w	r4,0
8000b9f4:	c0 51       	brne	8000b9fe <_realloc_r+0x16>
8000b9f6:	fe b0 fa c3 	rcall	8000af7c <_malloc_r>
8000b9fa:	18 95       	mov	r5,r12
8000b9fc:	c5 39       	rjmp	8000bca2 <_realloc_r+0x2ba>
8000b9fe:	50 0a       	stdsp	sp[0x0],r10
8000ba00:	fe b0 fd 07 	rcall	8000b40e <__malloc_lock>
8000ba04:	40 0b       	lddsp	r11,sp[0x0]
8000ba06:	f6 c8 ff f5 	sub	r8,r11,-11
8000ba0a:	e8 c1 00 08 	sub	r1,r4,8
8000ba0e:	10 96       	mov	r6,r8
8000ba10:	62 1c       	ld.w	r12,r1[0x4]
8000ba12:	e0 16 ff f8 	andl	r6,0xfff8
8000ba16:	59 68       	cp.w	r8,22
8000ba18:	f9 b6 08 10 	movls	r6,16
8000ba1c:	16 36       	cp.w	r6,r11
8000ba1e:	5f 38       	srlo	r8
8000ba20:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
8000ba24:	c0 50       	breq	8000ba2e <_realloc_r+0x46>
8000ba26:	30 c8       	mov	r8,12
8000ba28:	30 05       	mov	r5,0
8000ba2a:	85 38       	st.w	r2[0xc],r8
8000ba2c:	c3 b9       	rjmp	8000bca2 <_realloc_r+0x2ba>
8000ba2e:	18 90       	mov	r0,r12
8000ba30:	e0 10 ff fc 	andl	r0,0xfffc
8000ba34:	0c 30       	cp.w	r0,r6
8000ba36:	e0 84 01 0b 	brge	8000bc4c <_realloc_r+0x264>
8000ba3a:	e0 68 00 fc 	mov	r8,252
8000ba3e:	e2 00 00 09 	add	r9,r1,r0
8000ba42:	70 25       	ld.w	r5,r8[0x8]
8000ba44:	0a 39       	cp.w	r9,r5
8000ba46:	c0 90       	breq	8000ba58 <_realloc_r+0x70>
8000ba48:	72 1a       	ld.w	r10,r9[0x4]
8000ba4a:	a1 ca       	cbr	r10,0x0
8000ba4c:	f2 0a 00 0a 	add	r10,r9,r10
8000ba50:	74 1a       	ld.w	r10,r10[0x4]
8000ba52:	ed ba 00 00 	bld	r10,0x0
8000ba56:	c2 20       	breq	8000ba9a <_realloc_r+0xb2>
8000ba58:	72 1a       	ld.w	r10,r9[0x4]
8000ba5a:	e0 1a ff fc 	andl	r10,0xfffc
8000ba5e:	f4 00 00 03 	add	r3,r10,r0
8000ba62:	0a 39       	cp.w	r9,r5
8000ba64:	c1 31       	brne	8000ba8a <_realloc_r+0xa2>
8000ba66:	ec c7 ff f0 	sub	r7,r6,-16
8000ba6a:	0e 33       	cp.w	r3,r7
8000ba6c:	c1 95       	brlt	8000ba9e <_realloc_r+0xb6>
8000ba6e:	e2 06 00 09 	add	r9,r1,r6
8000ba72:	0c 13       	sub	r3,r6
8000ba74:	a1 a3       	sbr	r3,0x0
8000ba76:	93 13       	st.w	r9[0x4],r3
8000ba78:	91 29       	st.w	r8[0x8],r9
8000ba7a:	04 9c       	mov	r12,r2
8000ba7c:	62 18       	ld.w	r8,r1[0x4]
8000ba7e:	08 95       	mov	r5,r4
8000ba80:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000ba84:	10 46       	or	r6,r8
8000ba86:	83 16       	st.w	r1[0x4],r6
8000ba88:	c0 b9       	rjmp	8000bc9e <_realloc_r+0x2b6>
8000ba8a:	0c 33       	cp.w	r3,r6
8000ba8c:	c0 95       	brlt	8000ba9e <_realloc_r+0xb6>
8000ba8e:	72 28       	ld.w	r8,r9[0x8]
8000ba90:	02 97       	mov	r7,r1
8000ba92:	72 39       	ld.w	r9,r9[0xc]
8000ba94:	93 28       	st.w	r9[0x8],r8
8000ba96:	91 39       	st.w	r8[0xc],r9
8000ba98:	cd c8       	rjmp	8000bc50 <_realloc_r+0x268>
8000ba9a:	30 0a       	mov	r10,0
8000ba9c:	14 99       	mov	r9,r10
8000ba9e:	ed bc 00 00 	bld	r12,0x0
8000baa2:	e0 80 00 95 	breq	8000bbcc <_realloc_r+0x1e4>
8000baa6:	62 07       	ld.w	r7,r1[0x0]
8000baa8:	e2 07 01 07 	sub	r7,r1,r7
8000baac:	6e 1c       	ld.w	r12,r7[0x4]
8000baae:	e0 1c ff fc 	andl	r12,0xfffc
8000bab2:	58 09       	cp.w	r9,0
8000bab4:	c5 60       	breq	8000bb60 <_realloc_r+0x178>
8000bab6:	f8 00 00 03 	add	r3,r12,r0
8000baba:	0a 39       	cp.w	r9,r5
8000babc:	c4 81       	brne	8000bb4c <_realloc_r+0x164>
8000babe:	14 03       	add	r3,r10
8000bac0:	ec c9 ff f0 	sub	r9,r6,-16
8000bac4:	12 33       	cp.w	r3,r9
8000bac6:	c4 d5       	brlt	8000bb60 <_realloc_r+0x178>
8000bac8:	6e 3a       	ld.w	r10,r7[0xc]
8000baca:	6e 29       	ld.w	r9,r7[0x8]
8000bacc:	95 29       	st.w	r10[0x8],r9
8000bace:	93 3a       	st.w	r9[0xc],r10
8000bad0:	ee c5 ff f8 	sub	r5,r7,-8
8000bad4:	e0 ca 00 04 	sub	r10,r0,4
8000bad8:	e0 4a 00 24 	cp.w	r10,36
8000badc:	e0 8b 00 25 	brhi	8000bb26 <_realloc_r+0x13e>
8000bae0:	0a 99       	mov	r9,r5
8000bae2:	59 3a       	cp.w	r10,19
8000bae4:	e0 88 00 1a 	brls	8000bb18 <_realloc_r+0x130>
8000bae8:	09 09       	ld.w	r9,r4++
8000baea:	8b 09       	st.w	r5[0x0],r9
8000baec:	09 09       	ld.w	r9,r4++
8000baee:	8f 39       	st.w	r7[0xc],r9
8000baf0:	ee c9 ff f0 	sub	r9,r7,-16
8000baf4:	59 ba       	cp.w	r10,27
8000baf6:	e0 88 00 11 	brls	8000bb18 <_realloc_r+0x130>
8000bafa:	09 0b       	ld.w	r11,r4++
8000bafc:	93 0b       	st.w	r9[0x0],r11
8000bafe:	09 09       	ld.w	r9,r4++
8000bb00:	8f 59       	st.w	r7[0x14],r9
8000bb02:	ee c9 ff e8 	sub	r9,r7,-24
8000bb06:	e0 4a 00 24 	cp.w	r10,36
8000bb0a:	c0 71       	brne	8000bb18 <_realloc_r+0x130>
8000bb0c:	09 0a       	ld.w	r10,r4++
8000bb0e:	93 0a       	st.w	r9[0x0],r10
8000bb10:	ee c9 ff e0 	sub	r9,r7,-32
8000bb14:	09 0a       	ld.w	r10,r4++
8000bb16:	8f 7a       	st.w	r7[0x1c],r10
8000bb18:	09 0a       	ld.w	r10,r4++
8000bb1a:	12 aa       	st.w	r9++,r10
8000bb1c:	68 0a       	ld.w	r10,r4[0x0]
8000bb1e:	93 0a       	st.w	r9[0x0],r10
8000bb20:	68 1a       	ld.w	r10,r4[0x4]
8000bb22:	93 1a       	st.w	r9[0x4],r10
8000bb24:	c0 78       	rjmp	8000bb32 <_realloc_r+0x14a>
8000bb26:	50 08       	stdsp	sp[0x0],r8
8000bb28:	08 9b       	mov	r11,r4
8000bb2a:	0a 9c       	mov	r12,r5
8000bb2c:	fe b0 fc 4b 	rcall	8000b3c2 <memmove>
8000bb30:	40 08       	lddsp	r8,sp[0x0]
8000bb32:	ee 06 00 09 	add	r9,r7,r6
8000bb36:	0c 13       	sub	r3,r6
8000bb38:	a1 a3       	sbr	r3,0x0
8000bb3a:	93 13       	st.w	r9[0x4],r3
8000bb3c:	91 29       	st.w	r8[0x8],r9
8000bb3e:	04 9c       	mov	r12,r2
8000bb40:	6e 18       	ld.w	r8,r7[0x4]
8000bb42:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bb46:	10 46       	or	r6,r8
8000bb48:	8f 16       	st.w	r7[0x4],r6
8000bb4a:	ca a8       	rjmp	8000bc9e <_realloc_r+0x2b6>
8000bb4c:	14 03       	add	r3,r10
8000bb4e:	0c 33       	cp.w	r3,r6
8000bb50:	c0 85       	brlt	8000bb60 <_realloc_r+0x178>
8000bb52:	72 28       	ld.w	r8,r9[0x8]
8000bb54:	72 39       	ld.w	r9,r9[0xc]
8000bb56:	93 28       	st.w	r9[0x8],r8
8000bb58:	91 39       	st.w	r8[0xc],r9
8000bb5a:	6e 28       	ld.w	r8,r7[0x8]
8000bb5c:	6e 39       	ld.w	r9,r7[0xc]
8000bb5e:	c0 78       	rjmp	8000bb6c <_realloc_r+0x184>
8000bb60:	f8 00 00 03 	add	r3,r12,r0
8000bb64:	0c 33       	cp.w	r3,r6
8000bb66:	c3 35       	brlt	8000bbcc <_realloc_r+0x1e4>
8000bb68:	6e 39       	ld.w	r9,r7[0xc]
8000bb6a:	6e 28       	ld.w	r8,r7[0x8]
8000bb6c:	93 28       	st.w	r9[0x8],r8
8000bb6e:	91 39       	st.w	r8[0xc],r9
8000bb70:	e0 ca 00 04 	sub	r10,r0,4
8000bb74:	ee cc ff f8 	sub	r12,r7,-8
8000bb78:	e0 4a 00 24 	cp.w	r10,36
8000bb7c:	e0 8b 00 24 	brhi	8000bbc4 <_realloc_r+0x1dc>
8000bb80:	59 3a       	cp.w	r10,19
8000bb82:	e0 88 00 1a 	brls	8000bbb6 <_realloc_r+0x1ce>
8000bb86:	09 08       	ld.w	r8,r4++
8000bb88:	99 08       	st.w	r12[0x0],r8
8000bb8a:	09 08       	ld.w	r8,r4++
8000bb8c:	8f 38       	st.w	r7[0xc],r8
8000bb8e:	ee cc ff f0 	sub	r12,r7,-16
8000bb92:	59 ba       	cp.w	r10,27
8000bb94:	e0 88 00 11 	brls	8000bbb6 <_realloc_r+0x1ce>
8000bb98:	09 08       	ld.w	r8,r4++
8000bb9a:	99 08       	st.w	r12[0x0],r8
8000bb9c:	09 08       	ld.w	r8,r4++
8000bb9e:	8f 58       	st.w	r7[0x14],r8
8000bba0:	ee cc ff e8 	sub	r12,r7,-24
8000bba4:	e0 4a 00 24 	cp.w	r10,36
8000bba8:	c0 71       	brne	8000bbb6 <_realloc_r+0x1ce>
8000bbaa:	09 08       	ld.w	r8,r4++
8000bbac:	99 08       	st.w	r12[0x0],r8
8000bbae:	ee cc ff e0 	sub	r12,r7,-32
8000bbb2:	09 08       	ld.w	r8,r4++
8000bbb4:	8f 78       	st.w	r7[0x1c],r8
8000bbb6:	09 08       	ld.w	r8,r4++
8000bbb8:	18 a8       	st.w	r12++,r8
8000bbba:	68 08       	ld.w	r8,r4[0x0]
8000bbbc:	99 08       	st.w	r12[0x0],r8
8000bbbe:	68 18       	ld.w	r8,r4[0x4]
8000bbc0:	99 18       	st.w	r12[0x4],r8
8000bbc2:	c4 78       	rjmp	8000bc50 <_realloc_r+0x268>
8000bbc4:	08 9b       	mov	r11,r4
8000bbc6:	fe b0 fb fe 	rcall	8000b3c2 <memmove>
8000bbca:	c4 38       	rjmp	8000bc50 <_realloc_r+0x268>
8000bbcc:	04 9c       	mov	r12,r2
8000bbce:	fe b0 f9 d7 	rcall	8000af7c <_malloc_r>
8000bbd2:	18 95       	mov	r5,r12
8000bbd4:	c3 a0       	breq	8000bc48 <_realloc_r+0x260>
8000bbd6:	62 18       	ld.w	r8,r1[0x4]
8000bbd8:	f8 c9 00 08 	sub	r9,r12,8
8000bbdc:	a1 c8       	cbr	r8,0x0
8000bbde:	e2 08 00 08 	add	r8,r1,r8
8000bbe2:	10 39       	cp.w	r9,r8
8000bbe4:	c0 71       	brne	8000bbf2 <_realloc_r+0x20a>
8000bbe6:	72 13       	ld.w	r3,r9[0x4]
8000bbe8:	02 97       	mov	r7,r1
8000bbea:	e0 13 ff fc 	andl	r3,0xfffc
8000bbee:	00 03       	add	r3,r0
8000bbf0:	c3 08       	rjmp	8000bc50 <_realloc_r+0x268>
8000bbf2:	e0 ca 00 04 	sub	r10,r0,4
8000bbf6:	e0 4a 00 24 	cp.w	r10,36
8000bbfa:	e0 8b 00 20 	brhi	8000bc3a <_realloc_r+0x252>
8000bbfe:	08 99       	mov	r9,r4
8000bc00:	18 98       	mov	r8,r12
8000bc02:	59 3a       	cp.w	r10,19
8000bc04:	e0 88 00 14 	brls	8000bc2c <_realloc_r+0x244>
8000bc08:	13 0b       	ld.w	r11,r9++
8000bc0a:	10 ab       	st.w	r8++,r11
8000bc0c:	13 0b       	ld.w	r11,r9++
8000bc0e:	10 ab       	st.w	r8++,r11
8000bc10:	59 ba       	cp.w	r10,27
8000bc12:	e0 88 00 0d 	brls	8000bc2c <_realloc_r+0x244>
8000bc16:	13 0b       	ld.w	r11,r9++
8000bc18:	10 ab       	st.w	r8++,r11
8000bc1a:	13 0b       	ld.w	r11,r9++
8000bc1c:	10 ab       	st.w	r8++,r11
8000bc1e:	e0 4a 00 24 	cp.w	r10,36
8000bc22:	c0 51       	brne	8000bc2c <_realloc_r+0x244>
8000bc24:	13 0a       	ld.w	r10,r9++
8000bc26:	10 aa       	st.w	r8++,r10
8000bc28:	13 0a       	ld.w	r10,r9++
8000bc2a:	10 aa       	st.w	r8++,r10
8000bc2c:	13 0a       	ld.w	r10,r9++
8000bc2e:	10 aa       	st.w	r8++,r10
8000bc30:	72 0a       	ld.w	r10,r9[0x0]
8000bc32:	91 0a       	st.w	r8[0x0],r10
8000bc34:	72 19       	ld.w	r9,r9[0x4]
8000bc36:	91 19       	st.w	r8[0x4],r9
8000bc38:	c0 48       	rjmp	8000bc40 <_realloc_r+0x258>
8000bc3a:	08 9b       	mov	r11,r4
8000bc3c:	fe b0 fb c3 	rcall	8000b3c2 <memmove>
8000bc40:	08 9b       	mov	r11,r4
8000bc42:	04 9c       	mov	r12,r2
8000bc44:	fe b0 f6 f6 	rcall	8000aa30 <_free_r>
8000bc48:	04 9c       	mov	r12,r2
8000bc4a:	c2 a8       	rjmp	8000bc9e <_realloc_r+0x2b6>
8000bc4c:	00 93       	mov	r3,r0
8000bc4e:	02 97       	mov	r7,r1
8000bc50:	e6 06 01 09 	sub	r9,r3,r6
8000bc54:	6e 18       	ld.w	r8,r7[0x4]
8000bc56:	58 f9       	cp.w	r9,15
8000bc58:	e0 88 00 16 	brls	8000bc84 <_realloc_r+0x29c>
8000bc5c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bc60:	ed e8 10 08 	or	r8,r6,r8
8000bc64:	8f 18       	st.w	r7[0x4],r8
8000bc66:	12 98       	mov	r8,r9
8000bc68:	a1 a8       	sbr	r8,0x0
8000bc6a:	ee 06 00 0b 	add	r11,r7,r6
8000bc6e:	f6 09 00 09 	add	r9,r11,r9
8000bc72:	97 18       	st.w	r11[0x4],r8
8000bc74:	72 18       	ld.w	r8,r9[0x4]
8000bc76:	a1 a8       	sbr	r8,0x0
8000bc78:	2f 8b       	sub	r11,-8
8000bc7a:	93 18       	st.w	r9[0x4],r8
8000bc7c:	04 9c       	mov	r12,r2
8000bc7e:	fe b0 f6 d9 	rcall	8000aa30 <_free_r>
8000bc82:	c0 b8       	rjmp	8000bc98 <_realloc_r+0x2b0>
8000bc84:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bc88:	e7 e8 10 08 	or	r8,r3,r8
8000bc8c:	8f 18       	st.w	r7[0x4],r8
8000bc8e:	ee 03 00 03 	add	r3,r7,r3
8000bc92:	66 18       	ld.w	r8,r3[0x4]
8000bc94:	a1 a8       	sbr	r8,0x0
8000bc96:	87 18       	st.w	r3[0x4],r8
8000bc98:	04 9c       	mov	r12,r2
8000bc9a:	ee c5 ff f8 	sub	r5,r7,-8
8000bc9e:	fe b0 fb b9 	rcall	8000b410 <__malloc_unlock>
8000bca2:	0a 9c       	mov	r12,r5
8000bca4:	2f fd       	sub	sp,-4
8000bca6:	d8 32       	popm	r0-r7,pc

8000bca8 <__isinfd>:
8000bca8:	14 98       	mov	r8,r10
8000bcaa:	fc 19 7f f0 	movh	r9,0x7ff0
8000bcae:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000bcb2:	f0 0b 11 00 	rsub	r11,r8,0
8000bcb6:	f7 e8 10 08 	or	r8,r11,r8
8000bcba:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000bcbe:	f2 08 01 08 	sub	r8,r9,r8
8000bcc2:	f0 0c 11 00 	rsub	r12,r8,0
8000bcc6:	f9 e8 10 08 	or	r8,r12,r8
8000bcca:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000bcce:	2f fc       	sub	r12,-1
8000bcd0:	5e fc       	retal	r12

8000bcd2 <__isnand>:
8000bcd2:	14 98       	mov	r8,r10
8000bcd4:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000bcd8:	f0 0c 11 00 	rsub	r12,r8,0
8000bcdc:	10 4c       	or	r12,r8
8000bcde:	fc 18 7f f0 	movh	r8,0x7ff0
8000bce2:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000bce6:	f0 0c 01 0c 	sub	r12,r8,r12
8000bcea:	bf 9c       	lsr	r12,0x1f
8000bcec:	5e fc       	retal	r12
8000bcee:	d7 03       	nop

8000bcf0 <_sbrk_r>:
8000bcf0:	d4 21       	pushm	r4-r7,lr
8000bcf2:	30 08       	mov	r8,0
8000bcf4:	18 97       	mov	r7,r12
8000bcf6:	e0 66 07 80 	mov	r6,1920
8000bcfa:	16 9c       	mov	r12,r11
8000bcfc:	8d 08       	st.w	r6[0x0],r8
8000bcfe:	ca fc       	rcall	8000be5c <_sbrk>
8000bd00:	5b fc       	cp.w	r12,-1
8000bd02:	c0 51       	brne	8000bd0c <_sbrk_r+0x1c>
8000bd04:	6c 08       	ld.w	r8,r6[0x0]
8000bd06:	58 08       	cp.w	r8,0
8000bd08:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bd0c:	d8 22       	popm	r4-r7,pc
8000bd0e:	d7 03       	nop

8000bd10 <__sclose>:
8000bd10:	d4 01       	pushm	lr
8000bd12:	96 7b       	ld.sh	r11,r11[0xe]
8000bd14:	cf ec       	rcall	8000bf10 <_close_r>
8000bd16:	d8 02       	popm	pc

8000bd18 <__sseek>:
8000bd18:	d4 21       	pushm	r4-r7,lr
8000bd1a:	16 97       	mov	r7,r11
8000bd1c:	96 7b       	ld.sh	r11,r11[0xe]
8000bd1e:	c8 5d       	rcall	8000c028 <_lseek_r>
8000bd20:	8e 68       	ld.sh	r8,r7[0xc]
8000bd22:	10 99       	mov	r9,r8
8000bd24:	ad c8       	cbr	r8,0xc
8000bd26:	ad a9       	sbr	r9,0xc
8000bd28:	5b fc       	cp.w	r12,-1
8000bd2a:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000bd2e:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000bd32:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000bd36:	d8 22       	popm	r4-r7,pc

8000bd38 <__swrite>:
8000bd38:	d4 21       	pushm	r4-r7,lr
8000bd3a:	96 68       	ld.sh	r8,r11[0xc]
8000bd3c:	16 97       	mov	r7,r11
8000bd3e:	14 95       	mov	r5,r10
8000bd40:	12 94       	mov	r4,r9
8000bd42:	e2 18 01 00 	andl	r8,0x100,COH
8000bd46:	18 96       	mov	r6,r12
8000bd48:	c0 50       	breq	8000bd52 <__swrite+0x1a>
8000bd4a:	30 29       	mov	r9,2
8000bd4c:	30 0a       	mov	r10,0
8000bd4e:	96 7b       	ld.sh	r11,r11[0xe]
8000bd50:	c6 cd       	rcall	8000c028 <_lseek_r>
8000bd52:	8e 68       	ld.sh	r8,r7[0xc]
8000bd54:	ad c8       	cbr	r8,0xc
8000bd56:	08 99       	mov	r9,r4
8000bd58:	0a 9a       	mov	r10,r5
8000bd5a:	8e 7b       	ld.sh	r11,r7[0xe]
8000bd5c:	0c 9c       	mov	r12,r6
8000bd5e:	ae 68       	st.h	r7[0xc],r8
8000bd60:	c9 ac       	rcall	8000be94 <_write_r>
8000bd62:	d8 22       	popm	r4-r7,pc

8000bd64 <__sread>:
8000bd64:	d4 21       	pushm	r4-r7,lr
8000bd66:	16 97       	mov	r7,r11
8000bd68:	96 7b       	ld.sh	r11,r11[0xe]
8000bd6a:	c7 1d       	rcall	8000c04c <_read_r>
8000bd6c:	c0 65       	brlt	8000bd78 <__sread+0x14>
8000bd6e:	6f 58       	ld.w	r8,r7[0x54]
8000bd70:	18 08       	add	r8,r12
8000bd72:	ef 48 00 54 	st.w	r7[84],r8
8000bd76:	d8 22       	popm	r4-r7,pc
8000bd78:	8e 68       	ld.sh	r8,r7[0xc]
8000bd7a:	ad c8       	cbr	r8,0xc
8000bd7c:	ae 68       	st.h	r7[0xc],r8
8000bd7e:	d8 22       	popm	r4-r7,pc

8000bd80 <strlen>:
8000bd80:	30 09       	mov	r9,0
8000bd82:	18 98       	mov	r8,r12
8000bd84:	c0 28       	rjmp	8000bd88 <strlen+0x8>
8000bd86:	2f f8       	sub	r8,-1
8000bd88:	11 8a       	ld.ub	r10,r8[0x0]
8000bd8a:	f2 0a 18 00 	cp.b	r10,r9
8000bd8e:	cf c1       	brne	8000bd86 <strlen+0x6>
8000bd90:	f0 0c 01 0c 	sub	r12,r8,r12
8000bd94:	5e fc       	retal	r12
8000bd96:	d7 03       	nop

8000bd98 <_close>:
8000bd98:	30 28       	mov	r8,2
8000bd9a:	d6 73       	breakpoint
8000bd9c:	3f fc       	mov	r12,-1
8000bd9e:	35 8b       	mov	r11,88
8000bda0:	58 0c       	cp.w	r12,0
8000bda2:	5e 4c       	retge	r12
8000bda4:	e0 6a 07 80 	mov	r10,1920
8000bda8:	95 0b       	st.w	r10[0x0],r11
8000bdaa:	5e fc       	retal	r12

8000bdac <_lseek>:
8000bdac:	30 58       	mov	r8,5
8000bdae:	d6 73       	breakpoint
8000bdb0:	3f fc       	mov	r12,-1
8000bdb2:	35 8b       	mov	r11,88
8000bdb4:	58 0c       	cp.w	r12,0
8000bdb6:	5e 4c       	retge	r12
8000bdb8:	e0 6a 07 80 	mov	r10,1920
8000bdbc:	95 0b       	st.w	r10[0x0],r11
8000bdbe:	5e fc       	retal	r12

8000bdc0 <_read>:
8000bdc0:	30 38       	mov	r8,3
8000bdc2:	d6 73       	breakpoint
8000bdc4:	3f fc       	mov	r12,-1
8000bdc6:	35 8b       	mov	r11,88
8000bdc8:	58 0c       	cp.w	r12,0
8000bdca:	5e 4c       	retge	r12
8000bdcc:	e0 6a 07 80 	mov	r10,1920
8000bdd0:	95 0b       	st.w	r10[0x0],r11
8000bdd2:	5e fc       	retal	r12

8000bdd4 <_write>:
8000bdd4:	30 48       	mov	r8,4
8000bdd6:	d6 73       	breakpoint
8000bdd8:	3f fc       	mov	r12,-1
8000bdda:	35 8b       	mov	r11,88
8000bddc:	58 0c       	cp.w	r12,0
8000bdde:	5e 4c       	retge	r12
8000bde0:	e0 6a 07 80 	mov	r10,1920
8000bde4:	95 0b       	st.w	r10[0x0],r11
8000bde6:	5e fc       	retal	r12

8000bde8 <isatty>:
8000bde8:	30 b8       	mov	r8,11
8000bdea:	d6 73       	breakpoint
8000bdec:	3f fc       	mov	r12,-1
8000bdee:	35 8b       	mov	r11,88
8000bdf0:	58 0c       	cp.w	r12,0
8000bdf2:	5e 4c       	retge	r12
8000bdf4:	e0 6a 07 80 	mov	r10,1920
8000bdf8:	95 0b       	st.w	r10[0x0],r11
8000bdfa:	5e fc       	retal	r12

8000bdfc <_fstat_host>:
8000bdfc:	30 98       	mov	r8,9
8000bdfe:	d6 73       	breakpoint
8000be00:	3f fc       	mov	r12,-1
8000be02:	35 8b       	mov	r11,88
8000be04:	58 0c       	cp.w	r12,0
8000be06:	5e 4c       	retge	r12
8000be08:	e0 6a 07 80 	mov	r10,1920
8000be0c:	95 0b       	st.w	r10[0x0],r11
8000be0e:	5e fc       	retal	r12

8000be10 <_fstat>:
8000be10:	d4 21       	pushm	r4-r7,lr
8000be12:	21 0d       	sub	sp,64
8000be14:	16 97       	mov	r7,r11
8000be16:	1a 9b       	mov	r11,sp
8000be18:	cf 2f       	rcall	8000bdfc <_fstat_host>
8000be1a:	c0 34       	brge	8000be20 <_fstat+0x10>
8000be1c:	3f fc       	mov	r12,-1
8000be1e:	c1 c8       	rjmp	8000be56 <_fstat+0x46>
8000be20:	40 08       	lddsp	r8,sp[0x0]
8000be22:	ae 08       	st.h	r7[0x0],r8
8000be24:	40 18       	lddsp	r8,sp[0x4]
8000be26:	ae 18       	st.h	r7[0x2],r8
8000be28:	40 28       	lddsp	r8,sp[0x8]
8000be2a:	8f 18       	st.w	r7[0x4],r8
8000be2c:	40 38       	lddsp	r8,sp[0xc]
8000be2e:	ae 48       	st.h	r7[0x8],r8
8000be30:	40 48       	lddsp	r8,sp[0x10]
8000be32:	ae 58       	st.h	r7[0xa],r8
8000be34:	40 58       	lddsp	r8,sp[0x14]
8000be36:	ae 68       	st.h	r7[0xc],r8
8000be38:	40 68       	lddsp	r8,sp[0x18]
8000be3a:	ae 78       	st.h	r7[0xe],r8
8000be3c:	40 88       	lddsp	r8,sp[0x20]
8000be3e:	8f 48       	st.w	r7[0x10],r8
8000be40:	40 a8       	lddsp	r8,sp[0x28]
8000be42:	8f b8       	st.w	r7[0x2c],r8
8000be44:	40 c8       	lddsp	r8,sp[0x30]
8000be46:	8f c8       	st.w	r7[0x30],r8
8000be48:	40 d8       	lddsp	r8,sp[0x34]
8000be4a:	8f 58       	st.w	r7[0x14],r8
8000be4c:	40 e8       	lddsp	r8,sp[0x38]
8000be4e:	30 0c       	mov	r12,0
8000be50:	8f 78       	st.w	r7[0x1c],r8
8000be52:	40 f8       	lddsp	r8,sp[0x3c]
8000be54:	8f 98       	st.w	r7[0x24],r8
8000be56:	2f 0d       	sub	sp,-64
8000be58:	d8 22       	popm	r4-r7,pc
8000be5a:	d7 03       	nop

8000be5c <_sbrk>:
8000be5c:	d4 01       	pushm	lr
8000be5e:	e0 68 06 60 	mov	r8,1632
8000be62:	70 09       	ld.w	r9,r8[0x0]
8000be64:	58 09       	cp.w	r9,0
8000be66:	c0 41       	brne	8000be6e <_sbrk+0x12>
8000be68:	e0 69 07 88 	mov	r9,1928
8000be6c:	91 09       	st.w	r8[0x0],r9
8000be6e:	e0 69 06 60 	mov	r9,1632
8000be72:	e0 6a 30 00 	mov	r10,12288
8000be76:	72 08       	ld.w	r8,r9[0x0]
8000be78:	f0 0c 00 0c 	add	r12,r8,r12
8000be7c:	14 3c       	cp.w	r12,r10
8000be7e:	e0 8b 00 04 	brhi	8000be86 <_sbrk+0x2a>
8000be82:	93 0c       	st.w	r9[0x0],r12
8000be84:	c0 58       	rjmp	8000be8e <_sbrk+0x32>
8000be86:	c5 5c       	rcall	8000bf30 <__errno>
8000be88:	30 c8       	mov	r8,12
8000be8a:	99 08       	st.w	r12[0x0],r8
8000be8c:	3f f8       	mov	r8,-1
8000be8e:	10 9c       	mov	r12,r8
8000be90:	d8 02       	popm	pc
8000be92:	d7 03       	nop

8000be94 <_write_r>:
8000be94:	d4 21       	pushm	r4-r7,lr
8000be96:	16 98       	mov	r8,r11
8000be98:	18 97       	mov	r7,r12
8000be9a:	10 9c       	mov	r12,r8
8000be9c:	30 08       	mov	r8,0
8000be9e:	14 9b       	mov	r11,r10
8000bea0:	e0 66 07 80 	mov	r6,1920
8000bea4:	12 9a       	mov	r10,r9
8000bea6:	8d 08       	st.w	r6[0x0],r8
8000bea8:	c9 6f       	rcall	8000bdd4 <_write>
8000beaa:	5b fc       	cp.w	r12,-1
8000beac:	c0 51       	brne	8000beb6 <_write_r+0x22>
8000beae:	6c 08       	ld.w	r8,r6[0x0]
8000beb0:	58 08       	cp.w	r8,0
8000beb2:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000beb6:	d8 22       	popm	r4-r7,pc

8000beb8 <_calloc_r>:
8000beb8:	d4 21       	pushm	r4-r7,lr
8000beba:	f4 0b 02 4b 	mul	r11,r10,r11
8000bebe:	fe b0 f8 5f 	rcall	8000af7c <_malloc_r>
8000bec2:	18 97       	mov	r7,r12
8000bec4:	c2 30       	breq	8000bf0a <_calloc_r+0x52>
8000bec6:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000beca:	e0 1a ff fc 	andl	r10,0xfffc
8000bece:	20 4a       	sub	r10,4
8000bed0:	e0 4a 00 24 	cp.w	r10,36
8000bed4:	e0 8b 00 18 	brhi	8000bf04 <_calloc_r+0x4c>
8000bed8:	18 98       	mov	r8,r12
8000beda:	59 3a       	cp.w	r10,19
8000bedc:	e0 88 00 0f 	brls	8000befa <_calloc_r+0x42>
8000bee0:	30 09       	mov	r9,0
8000bee2:	10 a9       	st.w	r8++,r9
8000bee4:	10 a9       	st.w	r8++,r9
8000bee6:	59 ba       	cp.w	r10,27
8000bee8:	e0 88 00 09 	brls	8000befa <_calloc_r+0x42>
8000beec:	10 a9       	st.w	r8++,r9
8000beee:	10 a9       	st.w	r8++,r9
8000bef0:	e0 4a 00 24 	cp.w	r10,36
8000bef4:	c0 31       	brne	8000befa <_calloc_r+0x42>
8000bef6:	10 a9       	st.w	r8++,r9
8000bef8:	10 a9       	st.w	r8++,r9
8000befa:	30 09       	mov	r9,0
8000befc:	10 a9       	st.w	r8++,r9
8000befe:	91 19       	st.w	r8[0x4],r9
8000bf00:	91 09       	st.w	r8[0x0],r9
8000bf02:	c0 48       	rjmp	8000bf0a <_calloc_r+0x52>
8000bf04:	30 0b       	mov	r11,0
8000bf06:	fe b0 fa 7d 	rcall	8000b400 <memset>
8000bf0a:	0e 9c       	mov	r12,r7
8000bf0c:	d8 22       	popm	r4-r7,pc
8000bf0e:	d7 03       	nop

8000bf10 <_close_r>:
8000bf10:	d4 21       	pushm	r4-r7,lr
8000bf12:	30 08       	mov	r8,0
8000bf14:	18 97       	mov	r7,r12
8000bf16:	e0 66 07 80 	mov	r6,1920
8000bf1a:	16 9c       	mov	r12,r11
8000bf1c:	8d 08       	st.w	r6[0x0],r8
8000bf1e:	c3 df       	rcall	8000bd98 <_close>
8000bf20:	5b fc       	cp.w	r12,-1
8000bf22:	c0 51       	brne	8000bf2c <_close_r+0x1c>
8000bf24:	6c 08       	ld.w	r8,r6[0x0]
8000bf26:	58 08       	cp.w	r8,0
8000bf28:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bf2c:	d8 22       	popm	r4-r7,pc
8000bf2e:	d7 03       	nop

8000bf30 <__errno>:
8000bf30:	e0 68 00 f8 	mov	r8,248
8000bf34:	70 0c       	ld.w	r12,r8[0x0]
8000bf36:	2f 4c       	sub	r12,-12
8000bf38:	5e fc       	retal	r12
8000bf3a:	d7 03       	nop

8000bf3c <_fclose_r>:
8000bf3c:	d4 21       	pushm	r4-r7,lr
8000bf3e:	18 96       	mov	r6,r12
8000bf40:	16 97       	mov	r7,r11
8000bf42:	58 0b       	cp.w	r11,0
8000bf44:	c0 31       	brne	8000bf4a <_fclose_r+0xe>
8000bf46:	16 95       	mov	r5,r11
8000bf48:	c5 38       	rjmp	8000bfee <_fclose_r+0xb2>
8000bf4a:	fe b0 f4 87 	rcall	8000a858 <__sfp_lock_acquire>
8000bf4e:	58 06       	cp.w	r6,0
8000bf50:	c0 70       	breq	8000bf5e <_fclose_r+0x22>
8000bf52:	6c 68       	ld.w	r8,r6[0x18]
8000bf54:	58 08       	cp.w	r8,0
8000bf56:	c0 41       	brne	8000bf5e <_fclose_r+0x22>
8000bf58:	0c 9c       	mov	r12,r6
8000bf5a:	fe b0 f4 d1 	rcall	8000a8fc <__sinit>
8000bf5e:	fe c8 ea 52 	sub	r8,pc,-5550
8000bf62:	10 37       	cp.w	r7,r8
8000bf64:	c0 31       	brne	8000bf6a <_fclose_r+0x2e>
8000bf66:	6c 07       	ld.w	r7,r6[0x0]
8000bf68:	c0 c8       	rjmp	8000bf80 <_fclose_r+0x44>
8000bf6a:	fe c8 ea 3e 	sub	r8,pc,-5570
8000bf6e:	10 37       	cp.w	r7,r8
8000bf70:	c0 31       	brne	8000bf76 <_fclose_r+0x3a>
8000bf72:	6c 17       	ld.w	r7,r6[0x4]
8000bf74:	c0 68       	rjmp	8000bf80 <_fclose_r+0x44>
8000bf76:	fe c8 ea 2a 	sub	r8,pc,-5590
8000bf7a:	10 37       	cp.w	r7,r8
8000bf7c:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000bf80:	8e 69       	ld.sh	r9,r7[0xc]
8000bf82:	30 08       	mov	r8,0
8000bf84:	f0 09 19 00 	cp.h	r9,r8
8000bf88:	c0 51       	brne	8000bf92 <_fclose_r+0x56>
8000bf8a:	fe b0 f4 68 	rcall	8000a85a <__sfp_lock_release>
8000bf8e:	30 05       	mov	r5,0
8000bf90:	c2 f8       	rjmp	8000bfee <_fclose_r+0xb2>
8000bf92:	0e 9b       	mov	r11,r7
8000bf94:	0c 9c       	mov	r12,r6
8000bf96:	fe b0 f3 db 	rcall	8000a74c <_fflush_r>
8000bf9a:	6e c8       	ld.w	r8,r7[0x30]
8000bf9c:	18 95       	mov	r5,r12
8000bf9e:	58 08       	cp.w	r8,0
8000bfa0:	c0 60       	breq	8000bfac <_fclose_r+0x70>
8000bfa2:	6e 8b       	ld.w	r11,r7[0x20]
8000bfa4:	0c 9c       	mov	r12,r6
8000bfa6:	5d 18       	icall	r8
8000bfa8:	f9 b5 05 ff 	movlt	r5,-1
8000bfac:	8e 68       	ld.sh	r8,r7[0xc]
8000bfae:	ed b8 00 07 	bld	r8,0x7
8000bfb2:	c0 51       	brne	8000bfbc <_fclose_r+0x80>
8000bfb4:	6e 4b       	ld.w	r11,r7[0x10]
8000bfb6:	0c 9c       	mov	r12,r6
8000bfb8:	fe b0 f5 3c 	rcall	8000aa30 <_free_r>
8000bfbc:	6e db       	ld.w	r11,r7[0x34]
8000bfbe:	58 0b       	cp.w	r11,0
8000bfc0:	c0 a0       	breq	8000bfd4 <_fclose_r+0x98>
8000bfc2:	ee c8 ff bc 	sub	r8,r7,-68
8000bfc6:	10 3b       	cp.w	r11,r8
8000bfc8:	c0 40       	breq	8000bfd0 <_fclose_r+0x94>
8000bfca:	0c 9c       	mov	r12,r6
8000bfcc:	fe b0 f5 32 	rcall	8000aa30 <_free_r>
8000bfd0:	30 08       	mov	r8,0
8000bfd2:	8f d8       	st.w	r7[0x34],r8
8000bfd4:	6f 2b       	ld.w	r11,r7[0x48]
8000bfd6:	58 0b       	cp.w	r11,0
8000bfd8:	c0 70       	breq	8000bfe6 <_fclose_r+0xaa>
8000bfda:	0c 9c       	mov	r12,r6
8000bfdc:	fe b0 f5 2a 	rcall	8000aa30 <_free_r>
8000bfe0:	30 08       	mov	r8,0
8000bfe2:	ef 48 00 48 	st.w	r7[72],r8
8000bfe6:	30 08       	mov	r8,0
8000bfe8:	ae 68       	st.h	r7[0xc],r8
8000bfea:	fe b0 f4 38 	rcall	8000a85a <__sfp_lock_release>
8000bfee:	0a 9c       	mov	r12,r5
8000bff0:	d8 22       	popm	r4-r7,pc
8000bff2:	d7 03       	nop

8000bff4 <fclose>:
8000bff4:	d4 01       	pushm	lr
8000bff6:	e0 68 00 f8 	mov	r8,248
8000bffa:	18 9b       	mov	r11,r12
8000bffc:	70 0c       	ld.w	r12,r8[0x0]
8000bffe:	c9 ff       	rcall	8000bf3c <_fclose_r>
8000c000:	d8 02       	popm	pc
8000c002:	d7 03       	nop

8000c004 <_fstat_r>:
8000c004:	d4 21       	pushm	r4-r7,lr
8000c006:	16 98       	mov	r8,r11
8000c008:	18 97       	mov	r7,r12
8000c00a:	10 9c       	mov	r12,r8
8000c00c:	30 08       	mov	r8,0
8000c00e:	e0 66 07 80 	mov	r6,1920
8000c012:	14 9b       	mov	r11,r10
8000c014:	8d 08       	st.w	r6[0x0],r8
8000c016:	cf de       	rcall	8000be10 <_fstat>
8000c018:	5b fc       	cp.w	r12,-1
8000c01a:	c0 51       	brne	8000c024 <_fstat_r+0x20>
8000c01c:	6c 08       	ld.w	r8,r6[0x0]
8000c01e:	58 08       	cp.w	r8,0
8000c020:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c024:	d8 22       	popm	r4-r7,pc
8000c026:	d7 03       	nop

8000c028 <_lseek_r>:
8000c028:	d4 21       	pushm	r4-r7,lr
8000c02a:	16 98       	mov	r8,r11
8000c02c:	18 97       	mov	r7,r12
8000c02e:	10 9c       	mov	r12,r8
8000c030:	30 08       	mov	r8,0
8000c032:	14 9b       	mov	r11,r10
8000c034:	e0 66 07 80 	mov	r6,1920
8000c038:	12 9a       	mov	r10,r9
8000c03a:	8d 08       	st.w	r6[0x0],r8
8000c03c:	cb 8e       	rcall	8000bdac <_lseek>
8000c03e:	5b fc       	cp.w	r12,-1
8000c040:	c0 51       	brne	8000c04a <_lseek_r+0x22>
8000c042:	6c 08       	ld.w	r8,r6[0x0]
8000c044:	58 08       	cp.w	r8,0
8000c046:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c04a:	d8 22       	popm	r4-r7,pc

8000c04c <_read_r>:
8000c04c:	d4 21       	pushm	r4-r7,lr
8000c04e:	16 98       	mov	r8,r11
8000c050:	18 97       	mov	r7,r12
8000c052:	10 9c       	mov	r12,r8
8000c054:	30 08       	mov	r8,0
8000c056:	14 9b       	mov	r11,r10
8000c058:	e0 66 07 80 	mov	r6,1920
8000c05c:	12 9a       	mov	r10,r9
8000c05e:	8d 08       	st.w	r6[0x0],r8
8000c060:	cb 0e       	rcall	8000bdc0 <_read>
8000c062:	5b fc       	cp.w	r12,-1
8000c064:	c0 51       	brne	8000c06e <_read_r+0x22>
8000c066:	6c 08       	ld.w	r8,r6[0x0]
8000c068:	58 08       	cp.w	r8,0
8000c06a:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c06e:	d8 22       	popm	r4-r7,pc

8000c070 <__avr32_f64_mul>:
8000c070:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000c074:	e0 80 00 dc 	breq	8000c22c <__avr32_f64_mul_op1_zero>
8000c078:	d4 21       	pushm	r4-r7,lr
8000c07a:	f7 e9 20 0e 	eor	lr,r11,r9
8000c07e:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000c082:	30 15       	mov	r5,1
8000c084:	c4 30       	breq	8000c10a <__avr32_f64_mul_op1_subnormal>
8000c086:	ab 6b       	lsl	r11,0xa
8000c088:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
8000c08c:	ab 6a       	lsl	r10,0xa
8000c08e:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000c092:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000c096:	c5 c0       	breq	8000c14e <__avr32_f64_mul_op2_subnormal>
8000c098:	a1 78       	lsl	r8,0x1
8000c09a:	5c f9       	rol	r9
8000c09c:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000c0a0:	e0 47 07 ff 	cp.w	r7,2047
8000c0a4:	c7 70       	breq	8000c192 <__avr32_f64_mul_op_nan_or_inf>
8000c0a6:	e0 46 07 ff 	cp.w	r6,2047
8000c0aa:	c7 40       	breq	8000c192 <__avr32_f64_mul_op_nan_or_inf>
8000c0ac:	ee 06 00 0c 	add	r12,r7,r6
8000c0b0:	e0 2c 03 fe 	sub	r12,1022
8000c0b4:	f6 08 06 44 	mulu.d	r4,r11,r8
8000c0b8:	f4 09 07 44 	macu.d	r4,r10,r9
8000c0bc:	f4 08 06 46 	mulu.d	r6,r10,r8
8000c0c0:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000c0c4:	08 07       	add	r7,r4
8000c0c6:	f4 05 00 4a 	adc	r10,r10,r5
8000c0ca:	5c 0b       	acr	r11
8000c0cc:	ed bb 00 14 	bld	r11,0x14
8000c0d0:	c0 50       	breq	8000c0da <__avr32_f64_mul+0x6a>
8000c0d2:	a1 77       	lsl	r7,0x1
8000c0d4:	5c fa       	rol	r10
8000c0d6:	5c fb       	rol	r11
8000c0d8:	20 1c       	sub	r12,1
8000c0da:	58 0c       	cp.w	r12,0
8000c0dc:	e0 8a 00 6f 	brle	8000c1ba <__avr32_f64_mul_res_subnormal>
8000c0e0:	e0 4c 07 ff 	cp.w	r12,2047
8000c0e4:	e0 84 00 9c 	brge	8000c21c <__avr32_f64_mul_res_inf>
8000c0e8:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000c0ec:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000c0f0:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000c0f4:	ee 17 80 00 	eorh	r7,0x8000
8000c0f8:	f1 b7 04 20 	satu	r7,0x1
8000c0fc:	0e 0a       	add	r10,r7
8000c0fe:	5c 0b       	acr	r11
8000c100:	ed be 00 1f 	bld	lr,0x1f
8000c104:	ef bb 00 1f 	bst	r11,0x1f
8000c108:	d8 22       	popm	r4-r7,pc

8000c10a <__avr32_f64_mul_op1_subnormal>:
8000c10a:	e4 1b 00 0f 	andh	r11,0xf
8000c10e:	f4 0c 12 00 	clz	r12,r10
8000c112:	f6 06 12 00 	clz	r6,r11
8000c116:	f7 bc 03 e1 	sublo	r12,-31
8000c11a:	f8 06 17 30 	movlo	r6,r12
8000c11e:	f7 b6 02 01 	subhs	r6,1
8000c122:	e0 46 00 20 	cp.w	r6,32
8000c126:	c0 d4       	brge	8000c140 <__avr32_f64_mul_op1_subnormal+0x36>
8000c128:	ec 0c 11 20 	rsub	r12,r6,32
8000c12c:	f6 06 09 4b 	lsl	r11,r11,r6
8000c130:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000c134:	18 4b       	or	r11,r12
8000c136:	f4 06 09 4a 	lsl	r10,r10,r6
8000c13a:	20 b6       	sub	r6,11
8000c13c:	0c 17       	sub	r7,r6
8000c13e:	ca ab       	rjmp	8000c092 <__avr32_f64_mul+0x22>
8000c140:	f4 06 09 4b 	lsl	r11,r10,r6
8000c144:	c6 40       	breq	8000c20c <__avr32_f64_mul_res_zero>
8000c146:	30 0a       	mov	r10,0
8000c148:	20 b6       	sub	r6,11
8000c14a:	0c 17       	sub	r7,r6
8000c14c:	ca 3b       	rjmp	8000c092 <__avr32_f64_mul+0x22>

8000c14e <__avr32_f64_mul_op2_subnormal>:
8000c14e:	e4 19 00 0f 	andh	r9,0xf
8000c152:	f0 0c 12 00 	clz	r12,r8
8000c156:	f2 05 12 00 	clz	r5,r9
8000c15a:	f7 bc 03 ea 	sublo	r12,-22
8000c15e:	f8 05 17 30 	movlo	r5,r12
8000c162:	f7 b5 02 0a 	subhs	r5,10
8000c166:	e0 45 00 20 	cp.w	r5,32
8000c16a:	c0 d4       	brge	8000c184 <__avr32_f64_mul_op2_subnormal+0x36>
8000c16c:	ea 0c 11 20 	rsub	r12,r5,32
8000c170:	f2 05 09 49 	lsl	r9,r9,r5
8000c174:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000c178:	18 49       	or	r9,r12
8000c17a:	f0 05 09 48 	lsl	r8,r8,r5
8000c17e:	20 25       	sub	r5,2
8000c180:	0a 16       	sub	r6,r5
8000c182:	c8 fb       	rjmp	8000c0a0 <__avr32_f64_mul+0x30>
8000c184:	f0 05 09 49 	lsl	r9,r8,r5
8000c188:	c4 20       	breq	8000c20c <__avr32_f64_mul_res_zero>
8000c18a:	30 08       	mov	r8,0
8000c18c:	20 25       	sub	r5,2
8000c18e:	0a 16       	sub	r6,r5
8000c190:	c8 8b       	rjmp	8000c0a0 <__avr32_f64_mul+0x30>

8000c192 <__avr32_f64_mul_op_nan_or_inf>:
8000c192:	e4 19 00 0f 	andh	r9,0xf
8000c196:	e4 1b 00 0f 	andh	r11,0xf
8000c19a:	14 4b       	or	r11,r10
8000c19c:	10 49       	or	r9,r8
8000c19e:	e0 47 07 ff 	cp.w	r7,2047
8000c1a2:	c0 91       	brne	8000c1b4 <__avr32_f64_mul_op1_not_naninf>
8000c1a4:	58 0b       	cp.w	r11,0
8000c1a6:	c3 81       	brne	8000c216 <__avr32_f64_mul_res_nan>
8000c1a8:	e0 46 07 ff 	cp.w	r6,2047
8000c1ac:	c3 81       	brne	8000c21c <__avr32_f64_mul_res_inf>
8000c1ae:	58 09       	cp.w	r9,0
8000c1b0:	c3 60       	breq	8000c21c <__avr32_f64_mul_res_inf>
8000c1b2:	c3 28       	rjmp	8000c216 <__avr32_f64_mul_res_nan>

8000c1b4 <__avr32_f64_mul_op1_not_naninf>:
8000c1b4:	58 09       	cp.w	r9,0
8000c1b6:	c3 30       	breq	8000c21c <__avr32_f64_mul_res_inf>
8000c1b8:	c2 f8       	rjmp	8000c216 <__avr32_f64_mul_res_nan>

8000c1ba <__avr32_f64_mul_res_subnormal>:
8000c1ba:	5c 3c       	neg	r12
8000c1bc:	2f fc       	sub	r12,-1
8000c1be:	f1 bc 04 c0 	satu	r12,0x6
8000c1c2:	e0 4c 00 20 	cp.w	r12,32
8000c1c6:	c1 14       	brge	8000c1e8 <__avr32_f64_mul_res_subnormal+0x2e>
8000c1c8:	f8 08 11 20 	rsub	r8,r12,32
8000c1cc:	0e 46       	or	r6,r7
8000c1ce:	ee 0c 0a 47 	lsr	r7,r7,r12
8000c1d2:	f4 08 09 49 	lsl	r9,r10,r8
8000c1d6:	12 47       	or	r7,r9
8000c1d8:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000c1dc:	f6 08 09 49 	lsl	r9,r11,r8
8000c1e0:	12 4a       	or	r10,r9
8000c1e2:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000c1e6:	c8 3b       	rjmp	8000c0ec <__avr32_f64_mul+0x7c>
8000c1e8:	f8 08 11 20 	rsub	r8,r12,32
8000c1ec:	f9 b9 00 00 	moveq	r9,0
8000c1f0:	c0 30       	breq	8000c1f6 <__avr32_f64_mul_res_subnormal+0x3c>
8000c1f2:	f6 08 09 49 	lsl	r9,r11,r8
8000c1f6:	0e 46       	or	r6,r7
8000c1f8:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000c1fc:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000c200:	f3 ea 10 07 	or	r7,r9,r10
8000c204:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000c208:	30 0b       	mov	r11,0
8000c20a:	c7 1b       	rjmp	8000c0ec <__avr32_f64_mul+0x7c>

8000c20c <__avr32_f64_mul_res_zero>:
8000c20c:	1c 9b       	mov	r11,lr
8000c20e:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c212:	30 0a       	mov	r10,0
8000c214:	d8 22       	popm	r4-r7,pc

8000c216 <__avr32_f64_mul_res_nan>:
8000c216:	3f fb       	mov	r11,-1
8000c218:	3f fa       	mov	r10,-1
8000c21a:	d8 22       	popm	r4-r7,pc

8000c21c <__avr32_f64_mul_res_inf>:
8000c21c:	f0 6b 00 00 	mov	r11,-1048576
8000c220:	ed be 00 1f 	bld	lr,0x1f
8000c224:	ef bb 00 1f 	bst	r11,0x1f
8000c228:	30 0a       	mov	r10,0
8000c22a:	d8 22       	popm	r4-r7,pc

8000c22c <__avr32_f64_mul_op1_zero>:
8000c22c:	f7 e9 20 0b 	eor	r11,r11,r9
8000c230:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c234:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000c238:	e0 4c 07 ff 	cp.w	r12,2047
8000c23c:	5e 1c       	retne	r12
8000c23e:	3f fa       	mov	r10,-1
8000c240:	3f fb       	mov	r11,-1
8000c242:	5e fc       	retal	r12

8000c244 <__avr32_f64_sub_from_add>:
8000c244:	ee 19 80 00 	eorh	r9,0x8000

8000c248 <__avr32_f64_sub>:
8000c248:	f7 e9 20 0c 	eor	r12,r11,r9
8000c24c:	e0 86 00 ca 	brmi	8000c3e0 <__avr32_f64_add_from_sub>
8000c250:	eb cd 40 e0 	pushm	r5-r7,lr
8000c254:	16 9c       	mov	r12,r11
8000c256:	e6 1c 80 00 	andh	r12,0x8000,COH
8000c25a:	bf db       	cbr	r11,0x1f
8000c25c:	bf d9       	cbr	r9,0x1f
8000c25e:	10 3a       	cp.w	r10,r8
8000c260:	f2 0b 13 00 	cpc	r11,r9
8000c264:	c0 92       	brcc	8000c276 <__avr32_f64_sub+0x2e>
8000c266:	16 97       	mov	r7,r11
8000c268:	12 9b       	mov	r11,r9
8000c26a:	0e 99       	mov	r9,r7
8000c26c:	14 97       	mov	r7,r10
8000c26e:	10 9a       	mov	r10,r8
8000c270:	0e 98       	mov	r8,r7
8000c272:	ee 1c 80 00 	eorh	r12,0x8000
8000c276:	f6 07 16 14 	lsr	r7,r11,0x14
8000c27a:	ab 7b       	lsl	r11,0xb
8000c27c:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000c280:	ab 7a       	lsl	r10,0xb
8000c282:	bf bb       	sbr	r11,0x1f
8000c284:	f2 06 16 14 	lsr	r6,r9,0x14
8000c288:	c4 40       	breq	8000c310 <__avr32_f64_sub_opL_subnormal>
8000c28a:	ab 79       	lsl	r9,0xb
8000c28c:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c290:	ab 78       	lsl	r8,0xb
8000c292:	bf b9       	sbr	r9,0x1f

8000c294 <__avr32_f64_sub_opL_subnormal_done>:
8000c294:	e0 47 07 ff 	cp.w	r7,2047
8000c298:	c4 f0       	breq	8000c336 <__avr32_f64_sub_opH_nan_or_inf>
8000c29a:	0e 26       	rsub	r6,r7
8000c29c:	c1 20       	breq	8000c2c0 <__avr32_f64_sub_shift_done>
8000c29e:	ec 05 11 20 	rsub	r5,r6,32
8000c2a2:	e0 46 00 20 	cp.w	r6,32
8000c2a6:	c7 c2       	brcc	8000c39e <__avr32_f64_sub_longshift>
8000c2a8:	f0 05 09 4e 	lsl	lr,r8,r5
8000c2ac:	f2 05 09 45 	lsl	r5,r9,r5
8000c2b0:	f0 06 0a 48 	lsr	r8,r8,r6
8000c2b4:	f2 06 0a 49 	lsr	r9,r9,r6
8000c2b8:	0a 48       	or	r8,r5
8000c2ba:	58 0e       	cp.w	lr,0
8000c2bc:	5f 1e       	srne	lr
8000c2be:	1c 48       	or	r8,lr

8000c2c0 <__avr32_f64_sub_shift_done>:
8000c2c0:	10 1a       	sub	r10,r8
8000c2c2:	f6 09 01 4b 	sbc	r11,r11,r9
8000c2c6:	f6 06 12 00 	clz	r6,r11
8000c2ca:	c0 e0       	breq	8000c2e6 <__avr32_f64_sub_longnormalize_done>
8000c2cc:	c7 83       	brcs	8000c3bc <__avr32_f64_sub_longnormalize>
8000c2ce:	ec 0e 11 20 	rsub	lr,r6,32
8000c2d2:	f6 06 09 4b 	lsl	r11,r11,r6
8000c2d6:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000c2da:	1c 4b       	or	r11,lr
8000c2dc:	f4 06 09 4a 	lsl	r10,r10,r6
8000c2e0:	0c 17       	sub	r7,r6
8000c2e2:	e0 8a 00 39 	brle	8000c354 <__avr32_f64_sub_subnormal_result>

8000c2e6 <__avr32_f64_sub_longnormalize_done>:
8000c2e6:	f4 09 15 15 	lsl	r9,r10,0x15
8000c2ea:	ab 9a       	lsr	r10,0xb
8000c2ec:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000c2f0:	ab 9b       	lsr	r11,0xb
8000c2f2:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c2f6:	18 4b       	or	r11,r12

8000c2f8 <__avr32_f64_sub_round>:
8000c2f8:	fc 17 80 00 	movh	r7,0x8000
8000c2fc:	ed ba 00 00 	bld	r10,0x0
8000c300:	f7 b7 01 ff 	subne	r7,-1
8000c304:	0e 39       	cp.w	r9,r7
8000c306:	5f 29       	srhs	r9
8000c308:	12 0a       	add	r10,r9
8000c30a:	5c 0b       	acr	r11
8000c30c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c310 <__avr32_f64_sub_opL_subnormal>:
8000c310:	ab 79       	lsl	r9,0xb
8000c312:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c316:	ab 78       	lsl	r8,0xb
8000c318:	f3 e8 10 0e 	or	lr,r9,r8
8000c31c:	f9 b6 01 01 	movne	r6,1
8000c320:	ee 0e 11 00 	rsub	lr,r7,0
8000c324:	f9 b7 00 01 	moveq	r7,1
8000c328:	ef bb 00 1f 	bst	r11,0x1f
8000c32c:	f7 ea 10 0e 	or	lr,r11,r10
8000c330:	f9 b7 00 00 	moveq	r7,0
8000c334:	cb 0b       	rjmp	8000c294 <__avr32_f64_sub_opL_subnormal_done>

8000c336 <__avr32_f64_sub_opH_nan_or_inf>:
8000c336:	bf db       	cbr	r11,0x1f
8000c338:	f7 ea 10 0e 	or	lr,r11,r10
8000c33c:	c0 81       	brne	8000c34c <__avr32_f64_sub_return_nan>
8000c33e:	e0 46 07 ff 	cp.w	r6,2047
8000c342:	c0 50       	breq	8000c34c <__avr32_f64_sub_return_nan>
8000c344:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000c348:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c34c <__avr32_f64_sub_return_nan>:
8000c34c:	3f fa       	mov	r10,-1
8000c34e:	3f fb       	mov	r11,-1
8000c350:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c354 <__avr32_f64_sub_subnormal_result>:
8000c354:	5c 37       	neg	r7
8000c356:	2f f7       	sub	r7,-1
8000c358:	f1 b7 04 c0 	satu	r7,0x6
8000c35c:	e0 47 00 20 	cp.w	r7,32
8000c360:	c1 14       	brge	8000c382 <__avr32_f64_sub_subnormal_result+0x2e>
8000c362:	ee 08 11 20 	rsub	r8,r7,32
8000c366:	f4 08 09 49 	lsl	r9,r10,r8
8000c36a:	5f 16       	srne	r6
8000c36c:	f4 07 0a 4a 	lsr	r10,r10,r7
8000c370:	0c 4a       	or	r10,r6
8000c372:	f6 08 09 49 	lsl	r9,r11,r8
8000c376:	f5 e9 10 0a 	or	r10,r10,r9
8000c37a:	f4 07 0a 4b 	lsr	r11,r10,r7
8000c37e:	30 07       	mov	r7,0
8000c380:	cb 3b       	rjmp	8000c2e6 <__avr32_f64_sub_longnormalize_done>
8000c382:	ee 08 11 40 	rsub	r8,r7,64
8000c386:	f6 08 09 49 	lsl	r9,r11,r8
8000c38a:	14 49       	or	r9,r10
8000c38c:	5f 16       	srne	r6
8000c38e:	f6 07 0a 4a 	lsr	r10,r11,r7
8000c392:	0c 4a       	or	r10,r6
8000c394:	30 0b       	mov	r11,0
8000c396:	30 07       	mov	r7,0
8000c398:	ca 7b       	rjmp	8000c2e6 <__avr32_f64_sub_longnormalize_done>
8000c39a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c39e <__avr32_f64_sub_longshift>:
8000c39e:	f1 b6 04 c0 	satu	r6,0x6
8000c3a2:	f0 0e 17 00 	moveq	lr,r8
8000c3a6:	c0 40       	breq	8000c3ae <__avr32_f64_sub_longshift+0x10>
8000c3a8:	f2 05 09 4e 	lsl	lr,r9,r5
8000c3ac:	10 4e       	or	lr,r8
8000c3ae:	f2 06 0a 48 	lsr	r8,r9,r6
8000c3b2:	30 09       	mov	r9,0
8000c3b4:	58 0e       	cp.w	lr,0
8000c3b6:	5f 1e       	srne	lr
8000c3b8:	1c 48       	or	r8,lr
8000c3ba:	c8 3b       	rjmp	8000c2c0 <__avr32_f64_sub_shift_done>

8000c3bc <__avr32_f64_sub_longnormalize>:
8000c3bc:	f4 06 12 00 	clz	r6,r10
8000c3c0:	f9 b7 03 00 	movlo	r7,0
8000c3c4:	f9 b6 03 00 	movlo	r6,0
8000c3c8:	f9 bc 03 00 	movlo	r12,0
8000c3cc:	f7 b6 02 e0 	subhs	r6,-32
8000c3d0:	f4 06 09 4b 	lsl	r11,r10,r6
8000c3d4:	30 0a       	mov	r10,0
8000c3d6:	0c 17       	sub	r7,r6
8000c3d8:	fe 9a ff be 	brle	8000c354 <__avr32_f64_sub_subnormal_result>
8000c3dc:	c8 5b       	rjmp	8000c2e6 <__avr32_f64_sub_longnormalize_done>
8000c3de:	d7 03       	nop

8000c3e0 <__avr32_f64_add_from_sub>:
8000c3e0:	ee 19 80 00 	eorh	r9,0x8000

8000c3e4 <__avr32_f64_add>:
8000c3e4:	f7 e9 20 0c 	eor	r12,r11,r9
8000c3e8:	fe 96 ff 2e 	brmi	8000c244 <__avr32_f64_sub_from_add>
8000c3ec:	eb cd 40 e0 	pushm	r5-r7,lr
8000c3f0:	16 9c       	mov	r12,r11
8000c3f2:	e6 1c 80 00 	andh	r12,0x8000,COH
8000c3f6:	bf db       	cbr	r11,0x1f
8000c3f8:	bf d9       	cbr	r9,0x1f
8000c3fa:	12 3b       	cp.w	r11,r9
8000c3fc:	c0 72       	brcc	8000c40a <__avr32_f64_add+0x26>
8000c3fe:	16 97       	mov	r7,r11
8000c400:	12 9b       	mov	r11,r9
8000c402:	0e 99       	mov	r9,r7
8000c404:	14 97       	mov	r7,r10
8000c406:	10 9a       	mov	r10,r8
8000c408:	0e 98       	mov	r8,r7
8000c40a:	30 0e       	mov	lr,0
8000c40c:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000c410:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000c414:	b5 ab       	sbr	r11,0x14
8000c416:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000c41a:	c6 20       	breq	8000c4de <__avr32_f64_add_op2_subnormal>
8000c41c:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000c420:	b5 a9       	sbr	r9,0x14
8000c422:	e0 47 07 ff 	cp.w	r7,2047
8000c426:	c2 80       	breq	8000c476 <__avr32_f64_add_opH_nan_or_inf>
8000c428:	0e 26       	rsub	r6,r7
8000c42a:	c1 20       	breq	8000c44e <__avr32_f64_add_shift_done>
8000c42c:	e0 46 00 36 	cp.w	r6,54
8000c430:	c1 52       	brcc	8000c45a <__avr32_f64_add_res_of_done>
8000c432:	ec 05 11 20 	rsub	r5,r6,32
8000c436:	e0 46 00 20 	cp.w	r6,32
8000c43a:	c3 52       	brcc	8000c4a4 <__avr32_f64_add_longshift>
8000c43c:	f0 05 09 4e 	lsl	lr,r8,r5
8000c440:	f2 05 09 45 	lsl	r5,r9,r5
8000c444:	f0 06 0a 48 	lsr	r8,r8,r6
8000c448:	f2 06 0a 49 	lsr	r9,r9,r6
8000c44c:	0a 48       	or	r8,r5

8000c44e <__avr32_f64_add_shift_done>:
8000c44e:	10 0a       	add	r10,r8
8000c450:	f6 09 00 4b 	adc	r11,r11,r9
8000c454:	ed bb 00 15 	bld	r11,0x15
8000c458:	c3 40       	breq	8000c4c0 <__avr32_f64_add_res_of>

8000c45a <__avr32_f64_add_res_of_done>:
8000c45a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c45e:	18 4b       	or	r11,r12

8000c460 <__avr32_f64_add_round>:
8000c460:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000c464:	18 4e       	or	lr,r12
8000c466:	ee 1e 80 00 	eorh	lr,0x8000
8000c46a:	f1 be 04 20 	satu	lr,0x1
8000c46e:	1c 0a       	add	r10,lr
8000c470:	5c 0b       	acr	r11
8000c472:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c476 <__avr32_f64_add_opH_nan_or_inf>:
8000c476:	b5 cb       	cbr	r11,0x14
8000c478:	f7 ea 10 0e 	or	lr,r11,r10
8000c47c:	c1 01       	brne	8000c49c <__avr32_f64_add_return_nan>
8000c47e:	e0 46 07 ff 	cp.w	r6,2047
8000c482:	c0 30       	breq	8000c488 <__avr32_f64_add_opL_nan_or_inf>
8000c484:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c488 <__avr32_f64_add_opL_nan_or_inf>:
8000c488:	b5 c9       	cbr	r9,0x14
8000c48a:	f3 e8 10 0e 	or	lr,r9,r8
8000c48e:	c0 71       	brne	8000c49c <__avr32_f64_add_return_nan>
8000c490:	30 0a       	mov	r10,0
8000c492:	fc 1b 7f f0 	movh	r11,0x7ff0
8000c496:	18 4b       	or	r11,r12
8000c498:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c49c <__avr32_f64_add_return_nan>:
8000c49c:	3f fa       	mov	r10,-1
8000c49e:	3f fb       	mov	r11,-1
8000c4a0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c4a4 <__avr32_f64_add_longshift>:
8000c4a4:	f1 b6 04 c0 	satu	r6,0x6
8000c4a8:	f0 0e 17 00 	moveq	lr,r8
8000c4ac:	c0 60       	breq	8000c4b8 <__avr32_f64_add_longshift+0x14>
8000c4ae:	f2 05 09 4e 	lsl	lr,r9,r5
8000c4b2:	58 08       	cp.w	r8,0
8000c4b4:	5f 18       	srne	r8
8000c4b6:	10 4e       	or	lr,r8
8000c4b8:	f2 06 0a 48 	lsr	r8,r9,r6
8000c4bc:	30 09       	mov	r9,0
8000c4be:	cc 8b       	rjmp	8000c44e <__avr32_f64_add_shift_done>

8000c4c0 <__avr32_f64_add_res_of>:
8000c4c0:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000c4c4:	a1 9b       	lsr	r11,0x1
8000c4c6:	5d 0a       	ror	r10
8000c4c8:	5d 0e       	ror	lr
8000c4ca:	2f f7       	sub	r7,-1
8000c4cc:	e0 47 07 ff 	cp.w	r7,2047
8000c4d0:	f9 ba 00 00 	moveq	r10,0
8000c4d4:	f9 bb 00 00 	moveq	r11,0
8000c4d8:	f9 be 00 00 	moveq	lr,0
8000c4dc:	cb fb       	rjmp	8000c45a <__avr32_f64_add_res_of_done>

8000c4de <__avr32_f64_add_op2_subnormal>:
8000c4de:	30 16       	mov	r6,1
8000c4e0:	58 07       	cp.w	r7,0
8000c4e2:	ca 01       	brne	8000c422 <__avr32_f64_add+0x3e>
8000c4e4:	b5 cb       	cbr	r11,0x14
8000c4e6:	10 0a       	add	r10,r8
8000c4e8:	f6 09 00 4b 	adc	r11,r11,r9
8000c4ec:	18 4b       	or	r11,r12
8000c4ee:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000c4f2:	d7 03       	nop

8000c4f4 <__avr32_f64_to_u32>:
8000c4f4:	58 0b       	cp.w	r11,0
8000c4f6:	5e 6d       	retmi	0

8000c4f8 <__avr32_f64_to_s32>:
8000c4f8:	f6 0c 15 01 	lsl	r12,r11,0x1
8000c4fc:	b5 9c       	lsr	r12,0x15
8000c4fe:	e0 2c 03 ff 	sub	r12,1023
8000c502:	5e 3d       	retlo	0
8000c504:	f8 0c 11 1f 	rsub	r12,r12,31
8000c508:	16 99       	mov	r9,r11
8000c50a:	ab 7b       	lsl	r11,0xb
8000c50c:	bf bb       	sbr	r11,0x1f
8000c50e:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000c512:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000c516:	a1 79       	lsl	r9,0x1
8000c518:	5e 2b       	reths	r11
8000c51a:	5c 3b       	neg	r11
8000c51c:	5e fb       	retal	r11

8000c51e <__avr32_u32_to_f64>:
8000c51e:	f8 cb 00 00 	sub	r11,r12,0
8000c522:	30 0c       	mov	r12,0
8000c524:	c0 38       	rjmp	8000c52a <__avr32_s32_to_f64+0x4>

8000c526 <__avr32_s32_to_f64>:
8000c526:	18 9b       	mov	r11,r12
8000c528:	5c 4b       	abs	r11
8000c52a:	30 0a       	mov	r10,0
8000c52c:	5e 0b       	reteq	r11
8000c52e:	d4 01       	pushm	lr
8000c530:	e0 69 04 1e 	mov	r9,1054
8000c534:	f6 08 12 00 	clz	r8,r11
8000c538:	c1 70       	breq	8000c566 <__avr32_s32_to_f64+0x40>
8000c53a:	c0 c3       	brcs	8000c552 <__avr32_s32_to_f64+0x2c>
8000c53c:	f0 0e 11 20 	rsub	lr,r8,32
8000c540:	f6 08 09 4b 	lsl	r11,r11,r8
8000c544:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000c548:	1c 4b       	or	r11,lr
8000c54a:	f4 08 09 4a 	lsl	r10,r10,r8
8000c54e:	10 19       	sub	r9,r8
8000c550:	c0 b8       	rjmp	8000c566 <__avr32_s32_to_f64+0x40>
8000c552:	f4 08 12 00 	clz	r8,r10
8000c556:	f9 b8 03 00 	movlo	r8,0
8000c55a:	f7 b8 02 e0 	subhs	r8,-32
8000c55e:	f4 08 09 4b 	lsl	r11,r10,r8
8000c562:	30 0a       	mov	r10,0
8000c564:	10 19       	sub	r9,r8
8000c566:	58 09       	cp.w	r9,0
8000c568:	e0 89 00 30 	brgt	8000c5c8 <__avr32_s32_to_f64+0xa2>
8000c56c:	5c 39       	neg	r9
8000c56e:	2f f9       	sub	r9,-1
8000c570:	e0 49 00 36 	cp.w	r9,54
8000c574:	c0 43       	brcs	8000c57c <__avr32_s32_to_f64+0x56>
8000c576:	30 0b       	mov	r11,0
8000c578:	30 0a       	mov	r10,0
8000c57a:	c2 68       	rjmp	8000c5c6 <__avr32_s32_to_f64+0xa0>
8000c57c:	2f 69       	sub	r9,-10
8000c57e:	f2 08 11 20 	rsub	r8,r9,32
8000c582:	e0 49 00 20 	cp.w	r9,32
8000c586:	c0 b2       	brcc	8000c59c <__avr32_s32_to_f64+0x76>
8000c588:	f4 08 09 4e 	lsl	lr,r10,r8
8000c58c:	f6 08 09 48 	lsl	r8,r11,r8
8000c590:	f4 09 0a 4a 	lsr	r10,r10,r9
8000c594:	f6 09 0a 4b 	lsr	r11,r11,r9
8000c598:	10 4b       	or	r11,r8
8000c59a:	c0 88       	rjmp	8000c5aa <__avr32_s32_to_f64+0x84>
8000c59c:	f6 08 09 4e 	lsl	lr,r11,r8
8000c5a0:	14 4e       	or	lr,r10
8000c5a2:	16 9a       	mov	r10,r11
8000c5a4:	30 0b       	mov	r11,0
8000c5a6:	f4 09 0a 4a 	lsr	r10,r10,r9
8000c5aa:	ed ba 00 00 	bld	r10,0x0
8000c5ae:	c0 92       	brcc	8000c5c0 <__avr32_s32_to_f64+0x9a>
8000c5b0:	1c 7e       	tst	lr,lr
8000c5b2:	c0 41       	brne	8000c5ba <__avr32_s32_to_f64+0x94>
8000c5b4:	ed ba 00 01 	bld	r10,0x1
8000c5b8:	c0 42       	brcc	8000c5c0 <__avr32_s32_to_f64+0x9a>
8000c5ba:	2f fa       	sub	r10,-1
8000c5bc:	f7 bb 02 ff 	subhs	r11,-1
8000c5c0:	5c fc       	rol	r12
8000c5c2:	5d 0b       	ror	r11
8000c5c4:	5d 0a       	ror	r10
8000c5c6:	d8 02       	popm	pc
8000c5c8:	e0 68 03 ff 	mov	r8,1023
8000c5cc:	ed ba 00 0b 	bld	r10,0xb
8000c5d0:	f7 b8 00 ff 	subeq	r8,-1
8000c5d4:	10 0a       	add	r10,r8
8000c5d6:	5c 0b       	acr	r11
8000c5d8:	f7 b9 03 fe 	sublo	r9,-2
8000c5dc:	e0 49 07 ff 	cp.w	r9,2047
8000c5e0:	c0 55       	brlt	8000c5ea <__avr32_s32_to_f64+0xc4>
8000c5e2:	30 0a       	mov	r10,0
8000c5e4:	fc 1b ff e0 	movh	r11,0xffe0
8000c5e8:	c0 c8       	rjmp	8000c600 <__floatsidf_return_op1>
8000c5ea:	ed bb 00 1f 	bld	r11,0x1f
8000c5ee:	f7 b9 01 01 	subne	r9,1
8000c5f2:	ab 9a       	lsr	r10,0xb
8000c5f4:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000c5f8:	a1 7b       	lsl	r11,0x1
8000c5fa:	ab 9b       	lsr	r11,0xb
8000c5fc:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000c600 <__floatsidf_return_op1>:
8000c600:	a1 7c       	lsl	r12,0x1
8000c602:	5d 0b       	ror	r11
8000c604:	d8 02       	popm	pc

8000c606 <__avr32_f64_cmp_eq>:
8000c606:	10 3a       	cp.w	r10,r8
8000c608:	f2 0b 13 00 	cpc	r11,r9
8000c60c:	c0 80       	breq	8000c61c <__avr32_f64_cmp_eq+0x16>
8000c60e:	a1 7b       	lsl	r11,0x1
8000c610:	a1 79       	lsl	r9,0x1
8000c612:	14 4b       	or	r11,r10
8000c614:	12 4b       	or	r11,r9
8000c616:	10 4b       	or	r11,r8
8000c618:	5e 0f       	reteq	1
8000c61a:	5e fd       	retal	0
8000c61c:	a1 7b       	lsl	r11,0x1
8000c61e:	fc 1c ff e0 	movh	r12,0xffe0
8000c622:	58 0a       	cp.w	r10,0
8000c624:	f8 0b 13 00 	cpc	r11,r12
8000c628:	5e 8f       	retls	1
8000c62a:	5e fd       	retal	0

8000c62c <__avr32_f64_cmp_ge>:
8000c62c:	1a de       	st.w	--sp,lr
8000c62e:	1a d7       	st.w	--sp,r7
8000c630:	a1 7b       	lsl	r11,0x1
8000c632:	5f 3c       	srlo	r12
8000c634:	a1 79       	lsl	r9,0x1
8000c636:	5f 37       	srlo	r7
8000c638:	5c fc       	rol	r12
8000c63a:	fc 1e ff e0 	movh	lr,0xffe0
8000c63e:	58 0a       	cp.w	r10,0
8000c640:	fc 0b 13 00 	cpc	r11,lr
8000c644:	e0 8b 00 1d 	brhi	8000c67e <__avr32_f64_cmp_ge+0x52>
8000c648:	58 08       	cp.w	r8,0
8000c64a:	fc 09 13 00 	cpc	r9,lr
8000c64e:	e0 8b 00 18 	brhi	8000c67e <__avr32_f64_cmp_ge+0x52>
8000c652:	58 0b       	cp.w	r11,0
8000c654:	f5 ba 00 00 	subfeq	r10,0
8000c658:	c1 50       	breq	8000c682 <__avr32_f64_cmp_ge+0x56>
8000c65a:	1b 07       	ld.w	r7,sp++
8000c65c:	1b 0e       	ld.w	lr,sp++
8000c65e:	58 3c       	cp.w	r12,3
8000c660:	c0 a0       	breq	8000c674 <__avr32_f64_cmp_ge+0x48>
8000c662:	58 1c       	cp.w	r12,1
8000c664:	c0 33       	brcs	8000c66a <__avr32_f64_cmp_ge+0x3e>
8000c666:	5e 0f       	reteq	1
8000c668:	5e 1d       	retne	0
8000c66a:	10 3a       	cp.w	r10,r8
8000c66c:	f2 0b 13 00 	cpc	r11,r9
8000c670:	5e 2f       	reths	1
8000c672:	5e 3d       	retlo	0
8000c674:	14 38       	cp.w	r8,r10
8000c676:	f6 09 13 00 	cpc	r9,r11
8000c67a:	5e 2f       	reths	1
8000c67c:	5e 3d       	retlo	0
8000c67e:	1b 07       	ld.w	r7,sp++
8000c680:	d8 0a       	popm	pc,r12=0
8000c682:	58 17       	cp.w	r7,1
8000c684:	5f 0c       	sreq	r12
8000c686:	58 09       	cp.w	r9,0
8000c688:	f5 b8 00 00 	subfeq	r8,0
8000c68c:	1b 07       	ld.w	r7,sp++
8000c68e:	1b 0e       	ld.w	lr,sp++
8000c690:	5e 0f       	reteq	1
8000c692:	5e fc       	retal	r12

8000c694 <__avr32_f64_cmp_lt>:
8000c694:	1a de       	st.w	--sp,lr
8000c696:	1a d7       	st.w	--sp,r7
8000c698:	a1 7b       	lsl	r11,0x1
8000c69a:	5f 3c       	srlo	r12
8000c69c:	a1 79       	lsl	r9,0x1
8000c69e:	5f 37       	srlo	r7
8000c6a0:	5c fc       	rol	r12
8000c6a2:	fc 1e ff e0 	movh	lr,0xffe0
8000c6a6:	58 0a       	cp.w	r10,0
8000c6a8:	fc 0b 13 00 	cpc	r11,lr
8000c6ac:	e0 8b 00 1d 	brhi	8000c6e6 <__avr32_f64_cmp_lt+0x52>
8000c6b0:	58 08       	cp.w	r8,0
8000c6b2:	fc 09 13 00 	cpc	r9,lr
8000c6b6:	e0 8b 00 18 	brhi	8000c6e6 <__avr32_f64_cmp_lt+0x52>
8000c6ba:	58 0b       	cp.w	r11,0
8000c6bc:	f5 ba 00 00 	subfeq	r10,0
8000c6c0:	c1 50       	breq	8000c6ea <__avr32_f64_cmp_lt+0x56>
8000c6c2:	1b 07       	ld.w	r7,sp++
8000c6c4:	1b 0e       	ld.w	lr,sp++
8000c6c6:	58 3c       	cp.w	r12,3
8000c6c8:	c0 a0       	breq	8000c6dc <__avr32_f64_cmp_lt+0x48>
8000c6ca:	58 1c       	cp.w	r12,1
8000c6cc:	c0 33       	brcs	8000c6d2 <__avr32_f64_cmp_lt+0x3e>
8000c6ce:	5e 0d       	reteq	0
8000c6d0:	5e 1f       	retne	1
8000c6d2:	10 3a       	cp.w	r10,r8
8000c6d4:	f2 0b 13 00 	cpc	r11,r9
8000c6d8:	5e 2d       	reths	0
8000c6da:	5e 3f       	retlo	1
8000c6dc:	14 38       	cp.w	r8,r10
8000c6de:	f6 09 13 00 	cpc	r9,r11
8000c6e2:	5e 2d       	reths	0
8000c6e4:	5e 3f       	retlo	1
8000c6e6:	1b 07       	ld.w	r7,sp++
8000c6e8:	d8 0a       	popm	pc,r12=0
8000c6ea:	58 17       	cp.w	r7,1
8000c6ec:	5f 1c       	srne	r12
8000c6ee:	58 09       	cp.w	r9,0
8000c6f0:	f5 b8 00 00 	subfeq	r8,0
8000c6f4:	1b 07       	ld.w	r7,sp++
8000c6f6:	1b 0e       	ld.w	lr,sp++
8000c6f8:	5e 0d       	reteq	0
8000c6fa:	5e fc       	retal	r12

8000c6fc <__avr32_f64_div>:
8000c6fc:	eb cd 40 ff 	pushm	r0-r7,lr
8000c700:	f7 e9 20 0e 	eor	lr,r11,r9
8000c704:	f6 07 16 14 	lsr	r7,r11,0x14
8000c708:	a9 7b       	lsl	r11,0x9
8000c70a:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000c70e:	a9 7a       	lsl	r10,0x9
8000c710:	bd bb       	sbr	r11,0x1d
8000c712:	e4 1b 3f ff 	andh	r11,0x3fff
8000c716:	ab d7       	cbr	r7,0xb
8000c718:	e0 80 00 cc 	breq	8000c8b0 <__avr32_f64_div_round_subnormal+0x54>
8000c71c:	e0 47 07 ff 	cp.w	r7,2047
8000c720:	e0 84 00 b5 	brge	8000c88a <__avr32_f64_div_round_subnormal+0x2e>
8000c724:	f2 06 16 14 	lsr	r6,r9,0x14
8000c728:	a9 79       	lsl	r9,0x9
8000c72a:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000c72e:	a9 78       	lsl	r8,0x9
8000c730:	bd b9       	sbr	r9,0x1d
8000c732:	e4 19 3f ff 	andh	r9,0x3fff
8000c736:	ab d6       	cbr	r6,0xb
8000c738:	e0 80 00 e2 	breq	8000c8fc <__avr32_f64_div_round_subnormal+0xa0>
8000c73c:	e0 46 07 ff 	cp.w	r6,2047
8000c740:	e0 84 00 b2 	brge	8000c8a4 <__avr32_f64_div_round_subnormal+0x48>
8000c744:	0c 17       	sub	r7,r6
8000c746:	fe 37 fc 01 	sub	r7,-1023
8000c74a:	fc 1c 80 00 	movh	r12,0x8000
8000c74e:	f8 03 16 01 	lsr	r3,r12,0x1
8000c752:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000c756:	5c d4       	com	r4
8000c758:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000c75c:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c760:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c764:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c768:	ea 03 15 02 	lsl	r3,r5,0x2
8000c76c:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c770:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c774:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c778:	ea 03 15 02 	lsl	r3,r5,0x2
8000c77c:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c780:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c784:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c788:	ea 03 15 02 	lsl	r3,r5,0x2
8000c78c:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c790:	e4 09 07 40 	macu.d	r0,r2,r9
8000c794:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c798:	02 04       	add	r4,r1
8000c79a:	5c 05       	acr	r5
8000c79c:	a3 65       	lsl	r5,0x2
8000c79e:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000c7a2:	a3 64       	lsl	r4,0x2
8000c7a4:	5c 34       	neg	r4
8000c7a6:	f8 05 01 45 	sbc	r5,r12,r5
8000c7aa:	e6 04 06 40 	mulu.d	r0,r3,r4
8000c7ae:	e4 05 07 40 	macu.d	r0,r2,r5
8000c7b2:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c7b6:	02 04       	add	r4,r1
8000c7b8:	5c 05       	acr	r5
8000c7ba:	ea 03 15 02 	lsl	r3,r5,0x2
8000c7be:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000c7c2:	e8 02 15 02 	lsl	r2,r4,0x2
8000c7c6:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c7ca:	e4 09 07 40 	macu.d	r0,r2,r9
8000c7ce:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c7d2:	02 04       	add	r4,r1
8000c7d4:	5c 05       	acr	r5
8000c7d6:	a3 65       	lsl	r5,0x2
8000c7d8:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000c7dc:	a3 64       	lsl	r4,0x2
8000c7de:	5c 34       	neg	r4
8000c7e0:	f8 05 01 45 	sbc	r5,r12,r5
8000c7e4:	e6 04 06 40 	mulu.d	r0,r3,r4
8000c7e8:	e4 05 07 40 	macu.d	r0,r2,r5
8000c7ec:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c7f0:	02 04       	add	r4,r1
8000c7f2:	5c 05       	acr	r5
8000c7f4:	ea 03 15 02 	lsl	r3,r5,0x2
8000c7f8:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000c7fc:	e8 02 15 02 	lsl	r2,r4,0x2
8000c800:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000c804:	e4 0b 07 40 	macu.d	r0,r2,r11
8000c808:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000c80c:	02 02       	add	r2,r1
8000c80e:	5c 03       	acr	r3
8000c810:	ed b3 00 1c 	bld	r3,0x1c
8000c814:	c0 90       	breq	8000c826 <__avr32_f64_div+0x12a>
8000c816:	a1 72       	lsl	r2,0x1
8000c818:	5c f3       	rol	r3
8000c81a:	20 17       	sub	r7,1
8000c81c:	a3 9a       	lsr	r10,0x3
8000c81e:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000c822:	a3 9b       	lsr	r11,0x3
8000c824:	c0 58       	rjmp	8000c82e <__avr32_f64_div+0x132>
8000c826:	a5 8a       	lsr	r10,0x4
8000c828:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000c82c:	a5 8b       	lsr	r11,0x4
8000c82e:	58 07       	cp.w	r7,0
8000c830:	e0 8a 00 8b 	brle	8000c946 <__avr32_f64_div_res_subnormal>
8000c834:	e0 12 ff 00 	andl	r2,0xff00
8000c838:	e8 12 00 80 	orl	r2,0x80
8000c83c:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c840:	e4 09 07 40 	macu.d	r0,r2,r9
8000c844:	e4 08 06 44 	mulu.d	r4,r2,r8
8000c848:	e6 09 06 48 	mulu.d	r8,r3,r9
8000c84c:	00 05       	add	r5,r0
8000c84e:	f0 01 00 48 	adc	r8,r8,r1
8000c852:	5c 09       	acr	r9
8000c854:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000c858:	58 04       	cp.w	r4,0
8000c85a:	5c 25       	cpc	r5

8000c85c <__avr32_f64_div_round_subnormal>:
8000c85c:	f4 08 13 00 	cpc	r8,r10
8000c860:	f6 09 13 00 	cpc	r9,r11
8000c864:	5f 36       	srlo	r6
8000c866:	f8 06 17 00 	moveq	r6,r12
8000c86a:	e4 0a 16 08 	lsr	r10,r2,0x8
8000c86e:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000c872:	e6 0b 16 08 	lsr	r11,r3,0x8
8000c876:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c87a:	ed be 00 1f 	bld	lr,0x1f
8000c87e:	ef bb 00 1f 	bst	r11,0x1f
8000c882:	0c 0a       	add	r10,r6
8000c884:	5c 0b       	acr	r11
8000c886:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000c88a:	e4 1b 00 0f 	andh	r11,0xf
8000c88e:	14 4b       	or	r11,r10
8000c890:	e0 81 00 a7 	brne	8000c9de <__avr32_f64_div_res_subnormal+0x98>
8000c894:	f2 06 16 14 	lsr	r6,r9,0x14
8000c898:	ab d6       	cbr	r6,0xb
8000c89a:	e0 46 07 ff 	cp.w	r6,2047
8000c89e:	e0 81 00 a4 	brne	8000c9e6 <__avr32_f64_div_res_subnormal+0xa0>
8000c8a2:	c9 e8       	rjmp	8000c9de <__avr32_f64_div_res_subnormal+0x98>
8000c8a4:	e4 19 00 0f 	andh	r9,0xf
8000c8a8:	10 49       	or	r9,r8
8000c8aa:	e0 81 00 9a 	brne	8000c9de <__avr32_f64_div_res_subnormal+0x98>
8000c8ae:	c9 28       	rjmp	8000c9d2 <__avr32_f64_div_res_subnormal+0x8c>
8000c8b0:	a3 7b       	lsl	r11,0x3
8000c8b2:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000c8b6:	a3 7a       	lsl	r10,0x3
8000c8b8:	f5 eb 10 04 	or	r4,r10,r11
8000c8bc:	e0 80 00 a0 	breq	8000c9fc <__avr32_f64_div_op1_zero>
8000c8c0:	f6 04 12 00 	clz	r4,r11
8000c8c4:	c1 70       	breq	8000c8f2 <__avr32_f64_div_round_subnormal+0x96>
8000c8c6:	c0 c3       	brcs	8000c8de <__avr32_f64_div_round_subnormal+0x82>
8000c8c8:	e8 05 11 20 	rsub	r5,r4,32
8000c8cc:	f6 04 09 4b 	lsl	r11,r11,r4
8000c8d0:	f4 05 0a 45 	lsr	r5,r10,r5
8000c8d4:	0a 4b       	or	r11,r5
8000c8d6:	f4 04 09 4a 	lsl	r10,r10,r4
8000c8da:	08 17       	sub	r7,r4
8000c8dc:	c0 b8       	rjmp	8000c8f2 <__avr32_f64_div_round_subnormal+0x96>
8000c8de:	f4 04 12 00 	clz	r4,r10
8000c8e2:	f9 b4 03 00 	movlo	r4,0
8000c8e6:	f7 b4 02 e0 	subhs	r4,-32
8000c8ea:	f4 04 09 4b 	lsl	r11,r10,r4
8000c8ee:	30 0a       	mov	r10,0
8000c8f0:	08 17       	sub	r7,r4
8000c8f2:	a3 8a       	lsr	r10,0x2
8000c8f4:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000c8f8:	a3 8b       	lsr	r11,0x2
8000c8fa:	c1 1b       	rjmp	8000c71c <__avr32_f64_div+0x20>
8000c8fc:	a3 79       	lsl	r9,0x3
8000c8fe:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000c902:	a3 78       	lsl	r8,0x3
8000c904:	f3 e8 10 04 	or	r4,r9,r8
8000c908:	c6 f0       	breq	8000c9e6 <__avr32_f64_div_res_subnormal+0xa0>
8000c90a:	f2 04 12 00 	clz	r4,r9
8000c90e:	c1 70       	breq	8000c93c <__avr32_f64_div_round_subnormal+0xe0>
8000c910:	c0 c3       	brcs	8000c928 <__avr32_f64_div_round_subnormal+0xcc>
8000c912:	e8 05 11 20 	rsub	r5,r4,32
8000c916:	f2 04 09 49 	lsl	r9,r9,r4
8000c91a:	f0 05 0a 45 	lsr	r5,r8,r5
8000c91e:	0a 49       	or	r9,r5
8000c920:	f0 04 09 48 	lsl	r8,r8,r4
8000c924:	08 16       	sub	r6,r4
8000c926:	c0 b8       	rjmp	8000c93c <__avr32_f64_div_round_subnormal+0xe0>
8000c928:	f0 04 12 00 	clz	r4,r8
8000c92c:	f9 b4 03 00 	movlo	r4,0
8000c930:	f7 b4 02 e0 	subhs	r4,-32
8000c934:	f0 04 09 49 	lsl	r9,r8,r4
8000c938:	30 08       	mov	r8,0
8000c93a:	08 16       	sub	r6,r4
8000c93c:	a3 88       	lsr	r8,0x2
8000c93e:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000c942:	a3 89       	lsr	r9,0x2
8000c944:	cf ca       	rjmp	8000c73c <__avr32_f64_div+0x40>

8000c946 <__avr32_f64_div_res_subnormal>:
8000c946:	5c 37       	neg	r7
8000c948:	2f f7       	sub	r7,-1
8000c94a:	f1 b7 04 c0 	satu	r7,0x6
8000c94e:	e0 47 00 20 	cp.w	r7,32
8000c952:	c1 54       	brge	8000c97c <__avr32_f64_div_res_subnormal+0x36>
8000c954:	ee 06 11 20 	rsub	r6,r7,32
8000c958:	e4 07 0a 42 	lsr	r2,r2,r7
8000c95c:	e6 06 09 4c 	lsl	r12,r3,r6
8000c960:	18 42       	or	r2,r12
8000c962:	e6 07 0a 43 	lsr	r3,r3,r7
8000c966:	f4 06 09 41 	lsl	r1,r10,r6
8000c96a:	f4 07 0a 4a 	lsr	r10,r10,r7
8000c96e:	f6 06 09 4c 	lsl	r12,r11,r6
8000c972:	18 4a       	or	r10,r12
8000c974:	f6 07 0a 4b 	lsr	r11,r11,r7
8000c978:	30 00       	mov	r0,0
8000c97a:	c1 58       	rjmp	8000c9a4 <__avr32_f64_div_res_subnormal+0x5e>
8000c97c:	ee 06 11 20 	rsub	r6,r7,32
8000c980:	f9 b0 00 00 	moveq	r0,0
8000c984:	f9 bc 00 00 	moveq	r12,0
8000c988:	c0 50       	breq	8000c992 <__avr32_f64_div_res_subnormal+0x4c>
8000c98a:	f4 06 09 40 	lsl	r0,r10,r6
8000c98e:	f6 06 09 4c 	lsl	r12,r11,r6
8000c992:	e6 07 0a 42 	lsr	r2,r3,r7
8000c996:	30 03       	mov	r3,0
8000c998:	f4 07 0a 41 	lsr	r1,r10,r7
8000c99c:	18 41       	or	r1,r12
8000c99e:	f6 07 0a 4a 	lsr	r10,r11,r7
8000c9a2:	30 0b       	mov	r11,0
8000c9a4:	e0 12 ff 00 	andl	r2,0xff00
8000c9a8:	e8 12 00 80 	orl	r2,0x80
8000c9ac:	e6 08 06 46 	mulu.d	r6,r3,r8
8000c9b0:	e4 09 07 46 	macu.d	r6,r2,r9
8000c9b4:	e4 08 06 44 	mulu.d	r4,r2,r8
8000c9b8:	e6 09 06 48 	mulu.d	r8,r3,r9
8000c9bc:	0c 05       	add	r5,r6
8000c9be:	f0 07 00 48 	adc	r8,r8,r7
8000c9c2:	5c 09       	acr	r9
8000c9c4:	30 07       	mov	r7,0
8000c9c6:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000c9ca:	00 34       	cp.w	r4,r0
8000c9cc:	e2 05 13 00 	cpc	r5,r1
8000c9d0:	c4 6b       	rjmp	8000c85c <__avr32_f64_div_round_subnormal>
8000c9d2:	1c 9b       	mov	r11,lr
8000c9d4:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c9d8:	30 0a       	mov	r10,0
8000c9da:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000c9de:	3f fb       	mov	r11,-1
8000c9e0:	30 0a       	mov	r10,0
8000c9e2:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000c9e6:	f5 eb 10 04 	or	r4,r10,r11
8000c9ea:	c0 90       	breq	8000c9fc <__avr32_f64_div_op1_zero>
8000c9ec:	1c 9b       	mov	r11,lr
8000c9ee:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c9f2:	ea 1b 7f f0 	orh	r11,0x7ff0
8000c9f6:	30 0a       	mov	r10,0
8000c9f8:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000c9fc <__avr32_f64_div_op1_zero>:
8000c9fc:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000ca00:	ce f0       	breq	8000c9de <__avr32_f64_div_res_subnormal+0x98>
8000ca02:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000ca06:	e0 44 07 ff 	cp.w	r4,2047
8000ca0a:	ce 41       	brne	8000c9d2 <__avr32_f64_div_res_subnormal+0x8c>
8000ca0c:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000ca10:	ce 10       	breq	8000c9d2 <__avr32_f64_div_res_subnormal+0x8c>
8000ca12:	ce 6b       	rjmp	8000c9de <__avr32_f64_div_res_subnormal+0x98>

8000ca14 <__avr32_umod64>:
8000ca14:	d4 31       	pushm	r0-r7,lr
8000ca16:	1a 97       	mov	r7,sp
8000ca18:	20 3d       	sub	sp,12
8000ca1a:	10 9c       	mov	r12,r8
8000ca1c:	12 95       	mov	r5,r9
8000ca1e:	14 9e       	mov	lr,r10
8000ca20:	16 91       	mov	r1,r11
8000ca22:	16 96       	mov	r6,r11
8000ca24:	58 09       	cp.w	r9,0
8000ca26:	e0 81 00 81 	brne	8000cb28 <__avr32_umod64+0x114>
8000ca2a:	16 38       	cp.w	r8,r11
8000ca2c:	e0 88 00 12 	brls	8000ca50 <__avr32_umod64+0x3c>
8000ca30:	f0 08 12 00 	clz	r8,r8
8000ca34:	c4 e0       	breq	8000cad0 <__avr32_umod64+0xbc>
8000ca36:	f6 08 09 46 	lsl	r6,r11,r8
8000ca3a:	f8 08 09 4c 	lsl	r12,r12,r8
8000ca3e:	f0 0b 11 20 	rsub	r11,r8,32
8000ca42:	f4 08 09 4e 	lsl	lr,r10,r8
8000ca46:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000ca4a:	f7 e6 10 06 	or	r6,r11,r6
8000ca4e:	c4 18       	rjmp	8000cad0 <__avr32_umod64+0xbc>
8000ca50:	58 08       	cp.w	r8,0
8000ca52:	c0 51       	brne	8000ca5c <__avr32_umod64+0x48>
8000ca54:	30 19       	mov	r9,1
8000ca56:	f2 08 0d 08 	divu	r8,r9,r8
8000ca5a:	10 9c       	mov	r12,r8
8000ca5c:	f8 08 12 00 	clz	r8,r12
8000ca60:	c0 31       	brne	8000ca66 <__avr32_umod64+0x52>
8000ca62:	18 16       	sub	r6,r12
8000ca64:	c3 68       	rjmp	8000cad0 <__avr32_umod64+0xbc>
8000ca66:	f0 03 11 20 	rsub	r3,r8,32
8000ca6a:	f4 03 0a 4b 	lsr	r11,r10,r3
8000ca6e:	f8 08 09 4c 	lsl	r12,r12,r8
8000ca72:	ec 08 09 49 	lsl	r9,r6,r8
8000ca76:	ec 03 0a 43 	lsr	r3,r6,r3
8000ca7a:	f7 e9 10 09 	or	r9,r11,r9
8000ca7e:	f8 05 16 10 	lsr	r5,r12,0x10
8000ca82:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000ca86:	e6 05 0d 02 	divu	r2,r3,r5
8000ca8a:	f2 0e 16 10 	lsr	lr,r9,0x10
8000ca8e:	ec 02 02 4b 	mul	r11,r6,r2
8000ca92:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000ca96:	16 3e       	cp.w	lr,r11
8000ca98:	c0 72       	brcc	8000caa6 <__avr32_umod64+0x92>
8000ca9a:	18 0e       	add	lr,r12
8000ca9c:	18 3e       	cp.w	lr,r12
8000ca9e:	c0 43       	brcs	8000caa6 <__avr32_umod64+0x92>
8000caa0:	16 3e       	cp.w	lr,r11
8000caa2:	fd dc e3 0e 	addcs	lr,lr,r12
8000caa6:	fc 0b 01 03 	sub	r3,lr,r11
8000caaa:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000caae:	e6 05 0d 02 	divu	r2,r3,r5
8000cab2:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000cab6:	a5 36       	mul	r6,r2
8000cab8:	0c 39       	cp.w	r9,r6
8000caba:	c0 72       	brcc	8000cac8 <__avr32_umod64+0xb4>
8000cabc:	18 09       	add	r9,r12
8000cabe:	18 39       	cp.w	r9,r12
8000cac0:	c0 43       	brcs	8000cac8 <__avr32_umod64+0xb4>
8000cac2:	0c 39       	cp.w	r9,r6
8000cac4:	f3 dc e3 09 	addcs	r9,r9,r12
8000cac8:	f2 06 01 06 	sub	r6,r9,r6
8000cacc:	f4 08 09 4e 	lsl	lr,r10,r8
8000cad0:	f8 0a 16 10 	lsr	r10,r12,0x10
8000cad4:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000cad8:	ec 0a 0d 02 	divu	r2,r6,r10
8000cadc:	fc 09 16 10 	lsr	r9,lr,0x10
8000cae0:	ea 02 02 4b 	mul	r11,r5,r2
8000cae4:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000cae8:	16 39       	cp.w	r9,r11
8000caea:	c0 72       	brcc	8000caf8 <__avr32_umod64+0xe4>
8000caec:	18 09       	add	r9,r12
8000caee:	18 39       	cp.w	r9,r12
8000caf0:	c0 43       	brcs	8000caf8 <__avr32_umod64+0xe4>
8000caf2:	16 39       	cp.w	r9,r11
8000caf4:	f3 dc e3 09 	addcs	r9,r9,r12
8000caf8:	f2 0b 01 0b 	sub	r11,r9,r11
8000cafc:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000cb00:	f6 0a 0d 0a 	divu	r10,r11,r10
8000cb04:	fd eb 11 0e 	or	lr,lr,r11<<0x10
8000cb08:	ea 0a 02 4a 	mul	r10,r5,r10
8000cb0c:	14 3e       	cp.w	lr,r10
8000cb0e:	c0 72       	brcc	8000cb1c <__avr32_umod64+0x108>
8000cb10:	18 0e       	add	lr,r12
8000cb12:	18 3e       	cp.w	lr,r12
8000cb14:	c0 43       	brcs	8000cb1c <__avr32_umod64+0x108>
8000cb16:	14 3e       	cp.w	lr,r10
8000cb18:	fd dc e3 0e 	addcs	lr,lr,r12
8000cb1c:	fc 0a 01 0a 	sub	r10,lr,r10
8000cb20:	30 0b       	mov	r11,0
8000cb22:	f4 08 0a 4a 	lsr	r10,r10,r8
8000cb26:	c7 b8       	rjmp	8000cc1c <__avr32_umod64+0x208>
8000cb28:	16 39       	cp.w	r9,r11
8000cb2a:	e0 8b 00 79 	brhi	8000cc1c <__avr32_umod64+0x208>
8000cb2e:	f2 09 12 00 	clz	r9,r9
8000cb32:	c1 21       	brne	8000cb56 <__avr32_umod64+0x142>
8000cb34:	10 3a       	cp.w	r10,r8
8000cb36:	5f 2b       	srhs	r11
8000cb38:	0a 31       	cp.w	r1,r5
8000cb3a:	5f ba       	srhi	r10
8000cb3c:	f7 ea 10 0a 	or	r10,r11,r10
8000cb40:	f2 0a 18 00 	cp.b	r10,r9
8000cb44:	c0 60       	breq	8000cb50 <__avr32_umod64+0x13c>
8000cb46:	fc 08 01 0c 	sub	r12,lr,r8
8000cb4a:	e2 05 01 46 	sbc	r6,r1,r5
8000cb4e:	18 9e       	mov	lr,r12
8000cb50:	0c 9b       	mov	r11,r6
8000cb52:	1c 9a       	mov	r10,lr
8000cb54:	c6 48       	rjmp	8000cc1c <__avr32_umod64+0x208>
8000cb56:	ea 09 09 4c 	lsl	r12,r5,r9
8000cb5a:	f2 06 11 20 	rsub	r6,r9,32
8000cb5e:	f6 09 09 4b 	lsl	r11,r11,r9
8000cb62:	f0 09 09 42 	lsl	r2,r8,r9
8000cb66:	ef 46 ff f4 	st.w	r7[-12],r6
8000cb6a:	f0 06 0a 48 	lsr	r8,r8,r6
8000cb6e:	18 48       	or	r8,r12
8000cb70:	e2 06 0a 4c 	lsr	r12,r1,r6
8000cb74:	f4 09 09 43 	lsl	r3,r10,r9
8000cb78:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
8000cb7c:	f4 06 0a 4a 	lsr	r10,r10,r6
8000cb80:	16 4a       	or	r10,r11
8000cb82:	f0 0b 16 10 	lsr	r11,r8,0x10
8000cb86:	f8 0b 0d 04 	divu	r4,r12,r11
8000cb8a:	f4 0c 16 10 	lsr	r12,r10,0x10
8000cb8e:	08 91       	mov	r1,r4
8000cb90:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
8000cb94:	e8 0e 02 46 	mul	r6,r4,lr
8000cb98:	0c 3c       	cp.w	r12,r6
8000cb9a:	c0 a2       	brcc	8000cbae <__avr32_umod64+0x19a>
8000cb9c:	20 11       	sub	r1,1
8000cb9e:	10 0c       	add	r12,r8
8000cba0:	10 3c       	cp.w	r12,r8
8000cba2:	c0 63       	brcs	8000cbae <__avr32_umod64+0x19a>
8000cba4:	0c 3c       	cp.w	r12,r6
8000cba6:	f7 b1 03 01 	sublo	r1,1
8000cbaa:	f9 d8 e3 0c 	addcs	r12,r12,r8
8000cbae:	0c 1c       	sub	r12,r6
8000cbb0:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000cbb4:	f8 0b 0d 04 	divu	r4,r12,r11
8000cbb8:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
8000cbbc:	08 96       	mov	r6,r4
8000cbbe:	e8 0e 02 4e 	mul	lr,r4,lr
8000cbc2:	1c 3b       	cp.w	r11,lr
8000cbc4:	c0 a2       	brcc	8000cbd8 <__avr32_umod64+0x1c4>
8000cbc6:	20 16       	sub	r6,1
8000cbc8:	10 0b       	add	r11,r8
8000cbca:	10 3b       	cp.w	r11,r8
8000cbcc:	c0 63       	brcs	8000cbd8 <__avr32_umod64+0x1c4>
8000cbce:	1c 3b       	cp.w	r11,lr
8000cbd0:	f7 b6 03 01 	sublo	r6,1
8000cbd4:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000cbd8:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000cbdc:	1c 1b       	sub	r11,lr
8000cbde:	e2 02 06 40 	mulu.d	r0,r1,r2
8000cbe2:	00 9e       	mov	lr,r0
8000cbe4:	02 9c       	mov	r12,r1
8000cbe6:	16 3c       	cp.w	r12,r11
8000cbe8:	e0 8b 00 08 	brhi	8000cbf8 <__avr32_umod64+0x1e4>
8000cbec:	5f 06       	sreq	r6
8000cbee:	06 30       	cp.w	r0,r3
8000cbf0:	5f ba       	srhi	r10
8000cbf2:	ed ea 00 0a 	and	r10,r6,r10
8000cbf6:	c0 60       	breq	8000cc02 <__avr32_umod64+0x1ee>
8000cbf8:	fc 02 01 04 	sub	r4,lr,r2
8000cbfc:	f8 08 01 4c 	sbc	r12,r12,r8
8000cc00:	08 9e       	mov	lr,r4
8000cc02:	e6 0e 01 0a 	sub	r10,r3,lr
8000cc06:	f6 0c 01 4c 	sbc	r12,r11,r12
8000cc0a:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000cc0e:	f8 09 0a 4b 	lsr	r11,r12,r9
8000cc12:	f4 09 0a 4a 	lsr	r10,r10,r9
8000cc16:	f8 01 09 4c 	lsl	r12,r12,r1
8000cc1a:	18 4a       	or	r10,r12
8000cc1c:	2f dd       	sub	sp,-12
8000cc1e:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000ce00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000ce00:	c0 08       	rjmp	8000ce00 <_evba>
	...

8000ce04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000ce04:	c0 08       	rjmp	8000ce04 <_handle_TLB_Multiple_Hit>
	...

8000ce08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000ce08:	c0 08       	rjmp	8000ce08 <_handle_Bus_Error_Data_Fetch>
	...

8000ce0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000ce0c:	c0 08       	rjmp	8000ce0c <_handle_Bus_Error_Instruction_Fetch>
	...

8000ce10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000ce10:	c0 08       	rjmp	8000ce10 <_handle_NMI>
	...

8000ce14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000ce14:	c0 08       	rjmp	8000ce14 <_handle_Instruction_Address>
	...

8000ce18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000ce18:	c0 08       	rjmp	8000ce18 <_handle_ITLB_Protection>
	...

8000ce1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000ce1c:	c0 08       	rjmp	8000ce1c <_handle_Breakpoint>
	...

8000ce20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000ce20:	c0 08       	rjmp	8000ce20 <_handle_Illegal_Opcode>
	...

8000ce24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000ce24:	c0 08       	rjmp	8000ce24 <_handle_Unimplemented_Instruction>
	...

8000ce28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000ce28:	c0 08       	rjmp	8000ce28 <_handle_Privilege_Violation>
	...

8000ce2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000ce2c:	c0 08       	rjmp	8000ce2c <_handle_Floating_Point>
	...

8000ce30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000ce30:	c0 08       	rjmp	8000ce30 <_handle_Coprocessor_Absent>
	...

8000ce34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000ce34:	c0 08       	rjmp	8000ce34 <_handle_Data_Address_Read>
	...

8000ce38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000ce38:	c0 08       	rjmp	8000ce38 <_handle_Data_Address_Write>
	...

8000ce3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000ce3c:	c0 08       	rjmp	8000ce3c <_handle_DTLB_Protection_Read>
	...

8000ce40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000ce40:	c0 08       	rjmp	8000ce40 <_handle_DTLB_Protection_Write>
	...

8000ce44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000ce44:	c0 08       	rjmp	8000ce44 <_handle_DTLB_Modified>
	...

8000ce50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000ce50:	c0 08       	rjmp	8000ce50 <_handle_ITLB_Miss>
	...

8000ce60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000ce60:	c0 08       	rjmp	8000ce60 <_handle_DTLB_Miss_Read>
	...

8000ce70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000ce70:	c0 08       	rjmp	8000ce70 <_handle_DTLB_Miss_Write>
	...

8000cf00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000cf00:	c0 08       	rjmp	8000cf00 <_handle_Supervisor_Call>
8000cf02:	d7 03       	nop

8000cf04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf04:	30 0c       	mov	r12,0
8000cf06:	fe b0 cf 5b 	rcall	80006dbc <_get_interrupt_handler>
8000cf0a:	58 0c       	cp.w	r12,0
8000cf0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf10:	d6 03       	rete

8000cf12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf12:	30 1c       	mov	r12,1
8000cf14:	fe b0 cf 54 	rcall	80006dbc <_get_interrupt_handler>
8000cf18:	58 0c       	cp.w	r12,0
8000cf1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf1e:	d6 03       	rete

8000cf20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf20:	30 2c       	mov	r12,2
8000cf22:	fe b0 cf 4d 	rcall	80006dbc <_get_interrupt_handler>
8000cf26:	58 0c       	cp.w	r12,0
8000cf28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf2c:	d6 03       	rete

8000cf2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf2e:	30 3c       	mov	r12,3
8000cf30:	fe b0 cf 46 	rcall	80006dbc <_get_interrupt_handler>
8000cf34:	58 0c       	cp.w	r12,0
8000cf36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf3a:	d6 03       	rete
8000cf3c:	d7 03       	nop
8000cf3e:	d7 03       	nop
8000cf40:	d7 03       	nop
8000cf42:	d7 03       	nop
8000cf44:	d7 03       	nop
8000cf46:	d7 03       	nop
8000cf48:	d7 03       	nop
8000cf4a:	d7 03       	nop
8000cf4c:	d7 03       	nop
8000cf4e:	d7 03       	nop
8000cf50:	d7 03       	nop
8000cf52:	d7 03       	nop
8000cf54:	d7 03       	nop
8000cf56:	d7 03       	nop
8000cf58:	d7 03       	nop
8000cf5a:	d7 03       	nop
8000cf5c:	d7 03       	nop
8000cf5e:	d7 03       	nop
8000cf60:	d7 03       	nop
8000cf62:	d7 03       	nop
8000cf64:	d7 03       	nop
8000cf66:	d7 03       	nop
8000cf68:	d7 03       	nop
8000cf6a:	d7 03       	nop
8000cf6c:	d7 03       	nop
8000cf6e:	d7 03       	nop
8000cf70:	d7 03       	nop
8000cf72:	d7 03       	nop
8000cf74:	d7 03       	nop
8000cf76:	d7 03       	nop
8000cf78:	d7 03       	nop
8000cf7a:	d7 03       	nop
8000cf7c:	d7 03       	nop
8000cf7e:	d7 03       	nop
8000cf80:	d7 03       	nop
8000cf82:	d7 03       	nop
8000cf84:	d7 03       	nop
8000cf86:	d7 03       	nop
8000cf88:	d7 03       	nop
8000cf8a:	d7 03       	nop
8000cf8c:	d7 03       	nop
8000cf8e:	d7 03       	nop
8000cf90:	d7 03       	nop
8000cf92:	d7 03       	nop
8000cf94:	d7 03       	nop
8000cf96:	d7 03       	nop
8000cf98:	d7 03       	nop
8000cf9a:	d7 03       	nop
8000cf9c:	d7 03       	nop
8000cf9e:	d7 03       	nop
8000cfa0:	d7 03       	nop
8000cfa2:	d7 03       	nop
8000cfa4:	d7 03       	nop
8000cfa6:	d7 03       	nop
8000cfa8:	d7 03       	nop
8000cfaa:	d7 03       	nop
8000cfac:	d7 03       	nop
8000cfae:	d7 03       	nop
8000cfb0:	d7 03       	nop
8000cfb2:	d7 03       	nop
8000cfb4:	d7 03       	nop
8000cfb6:	d7 03       	nop
8000cfb8:	d7 03       	nop
8000cfba:	d7 03       	nop
8000cfbc:	d7 03       	nop
8000cfbe:	d7 03       	nop
8000cfc0:	d7 03       	nop
8000cfc2:	d7 03       	nop
8000cfc4:	d7 03       	nop
8000cfc6:	d7 03       	nop
8000cfc8:	d7 03       	nop
8000cfca:	d7 03       	nop
8000cfcc:	d7 03       	nop
8000cfce:	d7 03       	nop
8000cfd0:	d7 03       	nop
8000cfd2:	d7 03       	nop
8000cfd4:	d7 03       	nop
8000cfd6:	d7 03       	nop
8000cfd8:	d7 03       	nop
8000cfda:	d7 03       	nop
8000cfdc:	d7 03       	nop
8000cfde:	d7 03       	nop
8000cfe0:	d7 03       	nop
8000cfe2:	d7 03       	nop
8000cfe4:	d7 03       	nop
8000cfe6:	d7 03       	nop
8000cfe8:	d7 03       	nop
8000cfea:	d7 03       	nop
8000cfec:	d7 03       	nop
8000cfee:	d7 03       	nop
8000cff0:	d7 03       	nop
8000cff2:	d7 03       	nop
8000cff4:	d7 03       	nop
8000cff6:	d7 03       	nop
8000cff8:	d7 03       	nop
8000cffa:	d7 03       	nop
8000cffc:	d7 03       	nop
8000cffe:	d7 03       	nop
