--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Gham/Desktop/Actual files/IDE/IDE3_final/IDE3_final/iseconfig/filter.filter
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml write_circuit.twx
write_circuit.ncd -o write_circuit.twr write_circuit.pcf

Design file:              write_circuit.ncd
Physical constraint file: write_circuit.pcf
Device,package,speed:     xc3s250e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock wr_clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
wr_cpu_wr    |    3.381(R)|    0.803(R)|wr_clk_BUFGP      |   0.000|
wr_cs        |    2.555(R)|    1.054(R)|wr_clk_BUFGP      |   0.000|
wr_data_in<0>|    1.420(R)|    0.052(R)|wr_clk_BUFGP      |   0.000|
wr_data_in<1>|    1.447(R)|    0.031(R)|wr_clk_BUFGP      |   0.000|
wr_data_in<2>|    0.820(R)|    0.531(R)|wr_clk_BUFGP      |   0.000|
wr_data_in<3>|    1.047(R)|    0.349(R)|wr_clk_BUFGP      |   0.000|
wr_pa        |    2.608(R)|    0.487(R)|wr_clk_BUFGP      |   0.000|
-------------+------------+------------+------------------+--------+

Clock wr_clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
IOW            |    7.643(R)|wr_clk_BUFGP      |   0.000|
address<0>     |    7.769(R)|wr_clk_BUFGP      |   0.000|
address<1>     |    7.880(R)|wr_clk_BUFGP      |   0.000|
address<2>     |    7.413(R)|wr_clk_BUFGP      |   0.000|
address<3>     |    7.341(R)|wr_clk_BUFGP      |   0.000|
address<4>     |    7.410(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<0> |    8.962(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<1> |    9.653(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<2> |    8.685(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<3> |    8.629(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<4> |    7.986(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<5> |    7.918(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<6> |    7.696(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<7> |    7.945(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<8> |    7.658(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<9> |    7.126(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<10>|    8.220(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<11>|    7.648(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<12>|    7.671(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<13>|    7.863(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<14>|    8.188(R)|wr_clk_BUFGP      |   0.000|
wr_data_out<15>|    8.128(R)|wr_clk_BUFGP      |   0.000|
wr_ready       |   10.151(R)|wr_clk_BUFGP      |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock wr_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
wr_clk         |    3.100|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
wr_cpu_wr      |wr_ready       |   10.055|
wr_cs          |wr_ready       |    9.229|
wr_pa          |wr_ready       |    9.282|
---------------+---------------+---------+


Analysis completed Fri Nov 13 13:43:58 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 114 MB



