MOV %RSX, #STDIN
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 102, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2, inst: 1
MOV %RSX, #STDIN
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 102, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 2, inst: 1
CMP %RSX, #NULL_TERM
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 102, 'RIP': 2, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 3, inst: 2
JE .exit
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 102, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 4, inst: 3
fMOV #STDOUT, %RSX
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 102, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 6, inst: 4
MOV #STDOUT, %RSX
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 102, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 6, inst: 4
JMP .read_char
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 102, 'RIP': 0, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 7, inst: 5
MOV %RSX, #STDIN
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 9, inst: 6
MOV %RSX, #STDIN
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 9, inst: 6
CMP %RSX, #NULL_TERM
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 2, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 10, inst: 7
JE .exit
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 11, inst: 8
oMOV #STDOUT, %RSX
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 13, inst: 9
MOV #STDOUT, %RSX
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 13, inst: 9
JMP .read_char
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 0, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 14, inst: 10
MOV %RSX, #STDIN
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 16, inst: 11
MOV %RSX, #STDIN
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 16, inst: 11
CMP %RSX, #NULL_TERM
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 2, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 17, inst: 12
JE .exit
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 18, inst: 13
oMOV #STDOUT, %RSX
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 20, inst: 14
MOV #STDOUT, %RSX
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 20, inst: 14
JMP .read_char
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 111, 'RIP': 0, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 21, inst: 15
MOV %RSX, #STDIN
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 10, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 23, inst: 16
MOV %RSX, #STDIN
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 10, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 23, inst: 16
CMP %RSX, #NULL_TERM
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 10, 'RIP': 2, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 24, inst: 17
JE .exit
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 10, 'RIP': 3, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 25, inst: 18

MOV #STDOUT, %RSX
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 10, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 27, inst: 19
MOV #STDOUT, %RSX
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 10, 'RIP': 4, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 27, inst: 19
JMP .read_char
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 10, 'RIP': 0, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 28, inst: 20
MOV %RSX, #STDIN
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 30, inst: 21
MOV %RSX, #STDIN
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 1, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': False, 'V': False, 'C': False}
Clock: tick: 30, inst: 21
CMP %RSX, #NULL_TERM
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 2, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 31, inst: 22
JE .exit
Registers: {'RAX': 0, 'RBX': 0, 'RDX': 0, 'RSX': 0, 'RIP': 5, 'RSI': 0, 'RDI': 0}
ALU {'N': False, 'Z': True, 'V': False, 'C': False}
Clock: tick: 32, inst: 23
