{"vcs1":{"timestamp_begin":1729333092.193462466, "rt":3.85, "ut":1.88, "st":0.51}}
{"vcselab":{"timestamp_begin":1729333096.131816145, "rt":1.40, "ut":0.34, "st":0.07}}
{"link":{"timestamp_begin":1729333097.624145654, "rt":0.57, "ut":0.35, "st":0.46}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729333091.417852128}
{"VCS_COMP_START_TIME": 1729333091.417852128}
{"VCS_COMP_END_TIME": 1729333107.942111322}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 366884}}
{"stitch_vcselab": {"peak_mem": 242248}}
