module pipelineReg()
endmodule

module DFF(d,q,rst,clk);
	input d, rst, clk;
	output q;
	reg q;
	
	always @(posedge clk or posedge rst)
		begin
		if (rst)
endmodule