#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 27 21:18:52 2022
# Process ID: 34664
# Current directory: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13784 C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.xpr
# Log file: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/vivado.log
# Journal file: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/Kristek_230278/Digital-Electronics-1/Labs/06-Counter/Classwork/counter' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'counter.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.047 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=5)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_cnt_up_down_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_cnt_up_down_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 27 21:19:59 2022. For additional details about this file, please refer to the WebTalk help file at C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 27 21:19:59 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 600 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.047 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.902 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 600 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.902 ; gain = 0.000
close [ open C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd w ]
add_files C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 27 22:47:41 2022] Launched synth_1...
Run output will be captured here: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.runs/synth_1/runme.log
[Wed Apr 27 22:47:41 2022] Launched impl_1...
Run output will be captured here: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 600 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=5)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 380 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd w ]
add_files -fileset sim_1 C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 380 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_PWM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_PWM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_PWM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 27 23:37:14 2022. For additional details about this file, please refer to the WebTalk help file at C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 27 23:37:14 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.902 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.902 ; gain = 0.000
add_bp {C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd} 79
remove_bps -file {C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd} -line 79
add_bp {C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd} 79
remove_bps -file {C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd} -line 79
add_bp {C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd} 79
remove_bps -file {C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd} -line 79
add_bp {C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd} 79
remove_bps -file {C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd} -line 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.902 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1500us} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\cnt_up_down.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sim_1\new\tb_PWM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\PWM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sim_1\new\tb_cnt_up_down.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\cnt_up_down.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sim_1\new\tb_PWM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\PWM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sim_1\new\tb_cnt_up_down.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\cnt_up_down.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sim_1\new\tb_PWM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\PWM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sim_1\new\tb_cnt_up_down.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\cnt_up_down.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sim_1\new\tb_PWM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\PWM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sim_1\new\tb_cnt_up_down.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\cnt_up_down.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\clock_enable.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sim_1\new\tb_PWM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sources_1\new\PWM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\PC\VUT\BPC-DE1\prtcnt\06-Counter\Classwork\counter\counter.srcs\sim_1\new\tb_cnt_up_down.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_PWM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_PWM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 27 23:58:32 2022. For additional details about this file, please refer to the WebTalk help file at C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 27 23:58:32 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.902 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_PWM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_PWM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 28 00:03:18 2022. For additional details about this file, please refer to the WebTalk help file at C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 28 00:03:18 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.902 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_PWM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_PWM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 28 00:06:24 2022. For additional details about this file, please refer to the WebTalk help file at C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 28 00:06:24 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.902 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sources_1/new/PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_PWM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim/xsim.dir/tb_PWM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 28 00:13:13 2022. For additional details about this file, please refer to the WebTalk help file at C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 28 00:13:13 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.902 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.902 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PWM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.srcs/sim_1/new/tb_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PWM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Garry/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 85c60f39dbc24e088c17e83df44f2263 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PWM_behav xil_defaultlib.tb_PWM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pwm
Built simulation snapshot tb_PWM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_behav -key {Behavioral:sim_1:Functional:tb_PWM} -tclbatch {tb_PWM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_PWM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500us
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.902 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500us
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1315.902 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 28 00:28:09 2022] Launched synth_1...
Run output will be captured here: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.runs/synth_1/runme.log
[Thu Apr 28 00:28:09 2022] Launched impl_1...
Run output will be captured here: C:/PC/VUT/BPC-DE1/prtcnt/06-Counter/Classwork/counter/counter.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 00:33:23 2022...
