<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14796' type='14781'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='22147'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='36597'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='1082' macro='1' c='_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='1230'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='186' c='_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='231068' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='231068' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2912'/>
