# C-to-Verilog

going to try my best to make a small version of high-level synthesis to understand and how to build similar tools
