
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version B-2008.09-SP3 for amd64 -- Jan 19, 2009
              Copyright (c) 1988-2008 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list ALU.v ALU_ANDN.v ALU_Bit4_CLA.v ALU_CLA.v ALU_CLA_FA.v ALU_Shifter.v ALU_Shifter_1.v ALU_Shifter_2.v ALU_Shifter_4.v ALU_Shifter_8.v ALU_XOR.v Bit1_Mux2_1.v Bit1_Mux4_1.v Bit4_CLA.v Bits8_SExt.v Bit16_Mux4_1.v Bit16_Mux8_1.v Bits5_SExt.v Bits5_ZExt.v Bits11_SExt.v Branch_Logic.v cache.v CLA.v CLA_FA.v Decode.v Decode_Execute_Blade.v dff.v dff_pipe.v dff_pipe_p.v Execute.v Execute_Memory_Blade.v Extender.v Extra_Logic2.v Fetch.v Fetch_Decode_Blade.v final_memory.syn.v four_bank_mem.v Forward_Logic.v Imm_Selecter.v imem_system.v Memory.v Memory_Writeback_Blade.v mem_system.v memory2c.syn.v memory2c_align.syn.v memc.syn.v memv.syn.v PC.v PC_inc.v PC_Logic.v proc.v Processor_Control.v Register.v Register_File.v Register_File_Bypass.v Register_File_Input.v stallmem.syn.v Write_Back.v  ]
ALU.v ALU_ANDN.v ALU_Bit4_CLA.v ALU_CLA.v ALU_CLA_FA.v ALU_Shifter.v ALU_Shifter_1.v ALU_Shifter_2.v ALU_Shifter_4.v ALU_Shifter_8.v ALU_XOR.v Bit1_Mux2_1.v Bit1_Mux4_1.v Bit4_CLA.v Bits8_SExt.v Bit16_Mux4_1.v Bit16_Mux8_1.v Bits5_SExt.v Bits5_ZExt.v Bits11_SExt.v Branch_Logic.v cache.v CLA.v CLA_FA.v Decode.v Decode_Execute_Blade.v dff.v dff_pipe.v dff_pipe_p.v Execute.v Execute_Memory_Blade.v Extender.v Extra_Logic2.v Fetch.v Fetch_Decode_Blade.v final_memory.syn.v four_bank_mem.v Forward_Logic.v Imm_Selecter.v imem_system.v Memory.v Memory_Writeback_Blade.v mem_system.v memory2c.syn.v memory2c_align.syn.v memc.syn.v memv.syn.v PC.v PC_inc.v PC_Logic.v proc.v Processor_Control.v Register.v Register_File.v Register_File_Bypass.v Register_File_Input.v stallmem.syn.v Write_Back.v
set my_toplevel proc
proc
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Searching for ./ALU.v
Searching for ./ALU_ANDN.v
Searching for ./ALU_Bit4_CLA.v
Searching for ./ALU_CLA.v
Searching for ./ALU_CLA_FA.v
Searching for ./ALU_Shifter.v
Searching for ./ALU_Shifter_1.v
Searching for ./ALU_Shifter_2.v
Searching for ./ALU_Shifter_4.v
Searching for ./ALU_Shifter_8.v
Searching for ./ALU_XOR.v
Searching for ./Bit1_Mux2_1.v
Searching for ./Bit1_Mux4_1.v
Searching for ./Bit4_CLA.v
Searching for ./Bits8_SExt.v
Searching for ./Bit16_Mux4_1.v
Searching for ./Bit16_Mux8_1.v
Searching for ./Bits5_SExt.v
Searching for ./Bits5_ZExt.v
Searching for ./Bits11_SExt.v
Searching for ./Branch_Logic.v
Searching for ./cache.v
Searching for ./CLA.v
Searching for ./CLA_FA.v
Searching for ./Decode.v
Searching for ./Decode_Execute_Blade.v
Searching for ./dff.v
Searching for ./dff_pipe.v
Searching for ./dff_pipe_p.v
Searching for ./Execute.v
Searching for ./Execute_Memory_Blade.v
Searching for ./Extender.v
Searching for ./Extra_Logic2.v
Searching for ./Fetch.v
Searching for ./Fetch_Decode_Blade.v
Searching for ./final_memory.syn.v
Searching for ./four_bank_mem.v
Searching for ./Forward_Logic.v
Searching for ./Imm_Selecter.v
Searching for ./imem_system.v
Searching for ./Memory.v
Searching for ./Memory_Writeback_Blade.v
Searching for ./mem_system.v
Searching for ./memory2c.syn.v
Searching for ./memory2c_align.syn.v
Searching for ./memc.syn.v
Searching for ./memv.syn.v
Searching for ./PC.v
Searching for ./PC_inc.v
Searching for ./PC_Logic.v
Searching for ./proc.v
Searching for ./Processor_Control.v
Searching for ./Register.v
Searching for ./Register_File.v
Searching for ./Register_File_Bypass.v
Searching for ./Register_File_Input.v
Searching for ./stallmem.syn.v
Searching for ./Write_Back.v
Compiling source file ./ALU.v
Compiling source file ./ALU_ANDN.v
Compiling source file ./ALU_Bit4_CLA.v
Compiling source file ./ALU_CLA.v
Compiling source file ./ALU_CLA_FA.v
Compiling source file ./ALU_Shifter.v
Compiling source file ./ALU_Shifter_1.v
Compiling source file ./ALU_Shifter_2.v
Compiling source file ./ALU_Shifter_4.v
Compiling source file ./ALU_Shifter_8.v
Compiling source file ./ALU_XOR.v
Compiling source file ./Bit1_Mux2_1.v
Compiling source file ./Bit1_Mux4_1.v
Compiling source file ./Bit4_CLA.v
Compiling source file ./Bits8_SExt.v
Compiling source file ./Bit16_Mux4_1.v
Compiling source file ./Bit16_Mux8_1.v
Compiling source file ./Bits5_SExt.v
Compiling source file ./Bits5_ZExt.v
Compiling source file ./Bits11_SExt.v
Compiling source file ./Branch_Logic.v
Compiling source file ./cache.v
Warning:  ./cache.v:47: the undeclared symbol 'go' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:48: the undeclared symbol 'match' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:52: the undeclared symbol 'wr_word0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:53: the undeclared symbol 'wr_word1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:54: the undeclared symbol 'wr_word2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:55: the undeclared symbol 'wr_word3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:57: the undeclared symbol 'wr_dirty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:58: the undeclared symbol 'wr_tag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:59: the undeclared symbol 'wr_valid' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:60: the undeclared symbol 'dirty_in' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:68: the undeclared symbol 'dirtybit' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cache.v:69: the undeclared symbol 'validbit' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./CLA.v
Warning:  ./CLA.v:23: the undeclared symbol 'c1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./CLA.v:24: the undeclared symbol 'c2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./CLA.v:25: the undeclared symbol 'c3' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./CLA_FA.v
Compiling source file ./Decode.v
Compiling source file ./Decode_Execute_Blade.v
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./dff_pipe.v
Compiling source file ./dff_pipe_p.v
Compiling source file ./Execute.v
Compiling source file ./Execute_Memory_Blade.v
Compiling source file ./Extender.v
Compiling source file ./Extra_Logic2.v
Compiling source file ./Fetch.v
Compiling source file ./Fetch_Decode_Blade.v
Compiling source file ./final_memory.syn.v
Warning:  ./final_memory.syn.v:80: the undeclared symbol 'rd0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:81: the undeclared symbol 'wr0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:86: the undeclared symbol 'rd1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:87: the undeclared symbol 'wr1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:96: the undeclared symbol 'rd2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:97: the undeclared symbol 'wr2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:98: the undeclared symbol 'rd3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:99: the undeclared symbol 'wr3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./final_memory.syn.v:101: the undeclared symbol 'busy' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./four_bank_mem.v
Warning:  ./final_memory.syn.v:110: The statements in initial blocks are ignored. (VER-281)
Warning:  ./four_bank_mem.v:81: the undeclared symbol 'sel0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:82: the undeclared symbol 'sel1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:83: the undeclared symbol 'sel2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:84: the undeclared symbol 'sel3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:98: the undeclared symbol 'err0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:100: the undeclared symbol 'err1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:102: the undeclared symbol 'err2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./four_bank_mem.v:104: the undeclared symbol 'err3' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./Forward_Logic.v
Compiling source file ./Imm_Selecter.v
Compiling source file ./imem_system.v
Warning:  ./imem_system.v:89: the undeclared symbol 'fullHit' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./Memory.v
Compiling source file ./Memory_Writeback_Blade.v
Compiling source file ./mem_system.v
Compiling source file ./memory2c.syn.v
Compiling source file ./memory2c_align.syn.v
Warning:  ./memory2c.syn.v:71: The statements in initial blocks are ignored. (VER-281)
Compiling source file ./memc.syn.v
Warning:  ./memory2c_align.syn.v:77: The statements in initial blocks are ignored. (VER-281)
Compiling source file ./memv.syn.v
Compiling source file ./PC.v
Compiling source file ./PC_inc.v
Compiling source file ./PC_Logic.v
Compiling source file ./proc.v
Compiling source file ./Processor_Control.v
Compiling source file ./Register.v
Compiling source file ./Register_File.v
Compiling source file ./Register_File_Bypass.v
Compiling source file ./Register_File_Input.v
Compiling source file ./stallmem.syn.v
Compiling source file ./Write_Back.v
Warning:  ./stallmem.syn.v:98: The statements in initial blocks are ignored. (VER-281)
Warning:  ./stallmem.syn.v:109: delay controls are ignored for synthesis. (VER-176)
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2009_03_09/@sys/B-2008.09-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2009_03_09/@sys/B-2008.09-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'proc'.
Information: Building the design 'Extra_Logic2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Fetch'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Fetch_Decode_Blade'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Decode'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Decode_Execute_Blade'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Execute'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Execute_Memory_Blade'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Memory'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Memory_Writeback_Blade'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Write_Back'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'imem_system'. (HDL-193)

Statistics for case statements in always block at line 130 in file
	'./imem_system.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           131            |      no/no       |
===============================================

Statistics for case statements in always block at line 218 in file
	'./imem_system.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           219            |      no/no       |
===============================================

Inferred memory devices in process
	in routine imem_system line 130 in file
		'./imem_system.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    victimnxt_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine imem_system line 218 in file
		'./imem_system.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      cdata_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    nxtstate_reg     | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
|      flip_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     cwrite_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    CacheHit_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     mwrite_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      Done_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    valid_in_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     coffset_reg     | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|      mover_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      error_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      ccomp_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      mread_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     moffset_reg     | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'PC_inc'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PC'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_pipe'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_pipe_p'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Processor_Control'. (HDL-193)

Statistics for case statements in always block at line 70 in file
	'./Processor_Control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           170            |    auto/auto     |
|           424            |    auto/auto     |
|           500            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Register_File_Input'. (HDL-193)

Statistics for case statements in always block at line 28 in file
	'./Register_File_Input.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Imm_Selecter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Register_File_Bypass'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PC_Logic'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)

Statistics for case statements in always block at line 65 in file
	'./ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'mem_system'. (HDL-193)

Statistics for case statements in always block at line 131 in file
	'./mem_system.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |      no/no       |
===============================================

Statistics for case statements in always block at line 219 in file
	'./mem_system.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           220            |      no/no       |
===============================================

Inferred memory devices in process
	in routine mem_system line 131 in file
		'./mem_system.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    victimnxt_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine mem_system line 219 in file
		'./mem_system.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      Done_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    CacheHit_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      flip_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     cwrite_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     mwrite_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    nxtstate_reg     | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
|      error_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     coffset_reg     | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|      mover_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      ccomp_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      cdata_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      mread_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     moffset_reg     | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|    valid_in_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cache' instantiated from design 'imem_system' with
	the parameters "0". (HDL-193)
Warning:  ./cache.v:39: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:42: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:43: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:44: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'cache' instantiated from design 'imem_system' with
	the parameters "2". (HDL-193)
Warning:  ./cache.v:39: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:42: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:43: signed to unsigned assignment occurs. (VER-318)
Warning:  ./cache.v:44: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'four_bank_mem'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CLA'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Bits5_SExt'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Bits5_ZExt'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Bits8_SExt'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Bits11_SExt'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Bit16_Mux4_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Register_File'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Branch_Logic'. (HDL-193)

Statistics for case statements in always block at line 40 in file
	'./Branch_Logic.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ALU_XOR'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU_ANDN'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU_Shifter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU_CLA'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "16". (HDL-193)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  ./memc.syn.v:23: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)
Warning:  ./memc.syn.v:35: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)

Inferred memory devices in process
	in routine memc_Size16 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  memc_Size16/23  |   32   |   16    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "5". (HDL-193)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  ./memc.syn.v:23: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)
Warning:  ./memc.syn.v:35: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)

Inferred memory devices in process
	in routine memc_Size5 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  memc_Size5/23   |   32   |    5    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'memc' instantiated from design 'cache_cache_id0' with
	the parameters "1". (HDL-193)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  ./memc.syn.v:23: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)
Warning:  ./memc.syn.v:35: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)

Inferred memory devices in process
	in routine memc_Size1 line 25 in file
		'./memc.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  memc_Size1/23   |   32   |    1    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'memv'. (HDL-193)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine memv line 24 in file
		'./memv.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  256  |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|     memv/22      |  256   |    1    |      8       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'final_memory'. (HDL-193)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  ./final_memory.syn.v:130: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)
Warning:  ./final_memory.syn.v:92: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)
Warning:  ./final_memory.syn.v:92: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)
Warning:  ./final_memory.syn.v:129: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)

Inferred memory devices in process
	in routine final_memory line 110 in file
		'./final_memory.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Bit4_CLA'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Register'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU_Shifter_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU_Shifter_2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU_Shifter_4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU_Shifter_8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU_Bit4_CLA'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CLA_FA'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Bit1_Mux4_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Bit1_Mux2_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU_CLA_FA'. (HDL-193)
Presto compilation completed successfully.
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
echo "********** CS552 Linking all modules begin ********************"
********** CS552 Linking all modules begin ********************
link

  Linking design 'proc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
echo "********** CS552 Linking all modules end **********************"
********** CS552 Linking all modules end **********************
echo "********** CS552 Checking design of all modules begin**********"
********** CS552 Checking design of all modules begin**********
check_design -summary
Warning: In design 'Extra_Logic2', there is 1 output port shorted to another output port. (LINT-30)
Warning: In design 'Extra_Logic2', there are 2 output ports connected directly to power or ground. (LINT-30)
Warning: In design 'Fetch', there is 1 net with no loads. (LINT-30)
Warning: In design 'Fetch', there is 1 submodule connected to power or ground. (LINT-30)
Warning: In design 'Fetch', there is 1 submodule with pins connected to the same net. (LINT-30)
Warning: In design 'Decode', there are 6 feedthroughs. (LINT-30)
Warning: In design 'Execute', there are 6 ports not connected to any nets. (LINT-30)
Warning: In design 'Memory', there is 1 net with no loads. (LINT-30)
Warning: In design 'imem_system', there are 3 submodules connected to power or ground. (LINT-30)
Warning: In design 'PC_inc', there is 1 submodule connected to power or ground. (LINT-30)
Warning: In design 'PC_inc', there is 1 submodule with pins connected to the same net. (LINT-30)
Warning: In design 'dff_pipe_p', there is 1 submodule connected to power or ground. (LINT-30)
Warning: In design 'Processor_Control', there are 2 output ports shorted to other output ports. (LINT-30)
Warning: In design 'Register_File_Bypass', there are 2 cells that don't drive any nets. (LINT-30)
Warning: In design 'PC_Logic', there is 1 submodule connected to power or ground. (LINT-30)
Warning: In design 'mem_system', there are 3 submodules connected to power or ground. (LINT-30)
Warning: In design 'cache_cache_id0', there is 1 feedthrough. (LINT-30)
Warning: In design 'cache_cache_id0', there are 7 submodules connected to power or ground. (LINT-30)
Warning: In design 'cache_cache_id0', there are 7 submodules with pins connected to the same net. (LINT-30)
Warning: In design 'cache_cache_id2', there is 1 feedthrough. (LINT-30)
Warning: In design 'cache_cache_id2', there are 7 submodules connected to power or ground. (LINT-30)
Warning: In design 'cache_cache_id2', there are 7 submodules with pins connected to the same net. (LINT-30)
Warning: In design 'four_bank_mem', there are 4 submodules connected to power or ground. (LINT-30)
Warning: In design 'four_bank_mem', there are 2 submodules with pins connected to the same net. (LINT-30)
Warning: In design 'Bits5_SExt', there are 16 feedthroughs. (LINT-30)
Warning: In design 'Bits5_SExt', there are 11 output ports shorted to other output ports. (LINT-30)
Warning: In design 'Bits5_ZExt', there are 5 feedthroughs. (LINT-30)
Warning: In design 'Bits5_ZExt', there are 10 output ports shorted to other output ports. (LINT-30)
Warning: In design 'Bits5_ZExt', there are 11 output ports connected directly to power or ground. (LINT-30)
Warning: In design 'Bits8_SExt', there are 16 feedthroughs. (LINT-30)
Warning: In design 'Bits8_SExt', there are 8 output ports shorted to other output ports. (LINT-30)
Warning: In design 'Bits11_SExt', there are 16 feedthroughs. (LINT-30)
Warning: In design 'Bits11_SExt', there are 5 output ports shorted to other output ports. (LINT-30)
Warning: In design 'Register_File', there is 1 port not connected to any nets. (LINT-30)
Warning: In design 'memc_Size16', there are 6 ports not connected to any nets. (LINT-30)
Warning: In design 'memc_Size5', there are 6 ports not connected to any nets. (LINT-30)
Warning: In design 'memc_Size1', there are 6 ports not connected to any nets. (LINT-30)
Warning: In design 'memv', there are 6 ports not connected to any nets. (LINT-30)
Warning: In design 'final_memory', there are 3 ports not connected to any nets. (LINT-30)
Warning: In design 'ALU_Shifter_1', there are 2 submodules connected to power or ground. (LINT-30)
Warning: In design 'ALU_Shifter_1', there are 16 submodules with pins connected to the same net. (LINT-30)
Warning: In design 'ALU_Shifter_2', there are 4 submodules connected to power or ground. (LINT-30)
Warning: In design 'ALU_Shifter_2', there are 16 submodules with pins connected to the same net. (LINT-30)
Warning: In design 'ALU_Shifter_4', there are 8 submodules connected to power or ground. (LINT-30)
Warning: In design 'ALU_Shifter_4', there are 16 submodules with pins connected to the same net. (LINT-30)
Warning: In design 'ALU_Shifter_8', there are 16 submodules connected to power or ground. (LINT-30)
Warning: In design 'ALU_Shifter_8', there are 16 submodules with pins connected to the same net. (LINT-30)
Information: Design 'proc' has multiply instantiated designs. Use the '-multiple_designs' switch for more information. (LINT-78)

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
echo "********** CS552 Checking design of all modules end************"
********** CS552 Checking design of all modules end************
report_hierarchy > synth/hierarchy.txt
set filename [format "%s%s"  $my_toplevel ".syn.v"]
proc.syn.v
write -f verilog $my_toplevel -output synth/$filename -hierarchy
Writing verilog file '/afs/cs.wisc.edu/u/b/a/bambrough/private/ECE_552/project/Demo3_test/verilog/synth/proc.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Module Bit1_Mux4_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module Bit1_Mux2_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module Register contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module memc_Size16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module memc_Size5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module memc_Size1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module memv contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module final_memory contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Module Bit16_Mux4_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module Register_File contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module Branch_Logic contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module cache_cache_id0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module cache_cache_id2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module dff contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module imem_system contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module PC contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module dff_pipe_p contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module Processor_Control contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module Register_File_Input contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module Register_File_Bypass contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module PC_Logic contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ALU contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module mem_system contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module dff_pipe contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module Extra_Logic2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module Execute contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module Write_Back contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1
quit
Information: Defining new variable 'filename'. (CMD-041)
Information: Defining new variable 'my_toplevel'. (CMD-041)
Information: Defining new variable 'my_verilog_files'. (CMD-041)

Thank you...
