Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri May 24 19:42:27 2024
| Host         : sebastian-MAX-L5 running 64-bit Linux Mint 20.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    117         
TIMING-16  Warning           Large setup violation          323         
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (117)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (237)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (117)
--------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (237)
--------------------------------------------------
 There are 237 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.013     -961.032                    765                 2996        0.128        0.000                      0                 2996        4.500        0.000                       0                  1702  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.013     -961.032                    765                 2996        0.128        0.000                      0                 2996        4.500        0.000                       0                  1702  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          765  Failing Endpoints,  Worst Slack       -3.013ns,  Total Violation     -961.032ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.013ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.448ns (19.509%)  route 5.974ns (80.491%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 10.644 - 5.000 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.285     3.744    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.149     3.893 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.452    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.756 r  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.567     6.324    ex/i_clk
    SLICE_X45Y44         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  ex/op_tmp_reg[4]/Q
                         net (fo=25, routed)          0.705     7.484    ex/alu/alu_tmp_reg[2][4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.608 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=26, routed)          0.705     8.313    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.437 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.869     9.306    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.430 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.640    10.070    ex/alu/o_ins_type_inferred_i_34_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.289    10.483    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.607 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=12, routed)          0.862    11.469    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.593 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.307    11.900    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.024 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.802    12.826    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.950 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=149, routed)         0.796    13.746    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X52Y40         FDRE                                         r  latch_idex/direccion_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.450    10.644    latch_idex/i_clk
    SLICE_X52Y40         FDRE                                         r  latch_idex/direccion_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.642    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X52Y40         FDRE (Setup_fdre_C_R)       -0.519    10.732    latch_idex/direccion_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -3.013    

Slack (VIOLATED) :        -3.013ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/funct_tmp_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.448ns (19.509%)  route 5.974ns (80.491%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 10.644 - 5.000 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.285     3.744    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.149     3.893 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.452    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.756 r  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.567     6.324    ex/i_clk
    SLICE_X45Y44         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  ex/op_tmp_reg[4]/Q
                         net (fo=25, routed)          0.705     7.484    ex/alu/alu_tmp_reg[2][4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.608 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=26, routed)          0.705     8.313    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.437 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.869     9.306    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.430 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.640    10.070    ex/alu/o_ins_type_inferred_i_34_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.289    10.483    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.607 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=12, routed)          0.862    11.469    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.593 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.307    11.900    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.024 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.802    12.826    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.950 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=149, routed)         0.796    13.746    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X52Y40         FDRE                                         r  latch_idex/funct_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.450    10.644    latch_idex/i_clk
    SLICE_X52Y40         FDRE                                         r  latch_idex/funct_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.642    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X52Y40         FDRE (Setup_fdre_C_R)       -0.519    10.732    latch_idex/funct_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -3.013    

Slack (VIOLATED) :        -3.013ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/pc_tmp_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.448ns (19.509%)  route 5.974ns (80.491%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 10.644 - 5.000 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.285     3.744    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.149     3.893 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.452    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.756 r  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.567     6.324    ex/i_clk
    SLICE_X45Y44         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  ex/op_tmp_reg[4]/Q
                         net (fo=25, routed)          0.705     7.484    ex/alu/alu_tmp_reg[2][4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.608 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=26, routed)          0.705     8.313    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.437 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.869     9.306    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.430 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.640    10.070    ex/alu/o_ins_type_inferred_i_34_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.289    10.483    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.607 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=12, routed)          0.862    11.469    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.593 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.307    11.900    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.024 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.802    12.826    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.950 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=149, routed)         0.796    13.746    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X52Y40         FDRE                                         r  latch_idex/pc_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.450    10.644    latch_idex/i_clk
    SLICE_X52Y40         FDRE                                         r  latch_idex/pc_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.642    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X52Y40         FDRE (Setup_fdre_C_R)       -0.519    10.732    latch_idex/pc_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -3.013    

Slack (VIOLATED) :        -3.013ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rd_dir_tmp_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.448ns (19.509%)  route 5.974ns (80.491%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 10.644 - 5.000 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.285     3.744    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.149     3.893 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.452    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.756 r  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.567     6.324    ex/i_clk
    SLICE_X45Y44         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  ex/op_tmp_reg[4]/Q
                         net (fo=25, routed)          0.705     7.484    ex/alu/alu_tmp_reg[2][4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.608 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=26, routed)          0.705     8.313    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.437 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.869     9.306    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.430 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.640    10.070    ex/alu/o_ins_type_inferred_i_34_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.289    10.483    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.607 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=12, routed)          0.862    11.469    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.593 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.307    11.900    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.024 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.802    12.826    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.950 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=149, routed)         0.796    13.746    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X52Y40         FDRE                                         r  latch_idex/rd_dir_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.450    10.644    latch_idex/i_clk
    SLICE_X52Y40         FDRE                                         r  latch_idex/rd_dir_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.642    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X52Y40         FDRE (Setup_fdre_C_R)       -0.519    10.732    latch_idex/rd_dir_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -3.013    

Slack (VIOLATED) :        -3.013ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_dir_tmp_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.448ns (19.509%)  route 5.974ns (80.491%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 10.644 - 5.000 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.285     3.744    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.149     3.893 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.452    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.756 r  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.567     6.324    ex/i_clk
    SLICE_X45Y44         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  ex/op_tmp_reg[4]/Q
                         net (fo=25, routed)          0.705     7.484    ex/alu/alu_tmp_reg[2][4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.608 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=26, routed)          0.705     8.313    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.437 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.869     9.306    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.430 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.640    10.070    ex/alu/o_ins_type_inferred_i_34_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.289    10.483    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.607 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=12, routed)          0.862    11.469    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.593 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.307    11.900    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.024 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.802    12.826    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.950 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=149, routed)         0.796    13.746    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X52Y40         FDRE                                         r  latch_idex/rs_dir_tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.450    10.644    latch_idex/i_clk
    SLICE_X52Y40         FDRE                                         r  latch_idex/rs_dir_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.642    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X52Y40         FDRE (Setup_fdre_C_R)       -0.519    10.732    latch_idex/rs_dir_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -3.013    

Slack (VIOLATED) :        -3.013ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.448ns (19.509%)  route 5.974ns (80.491%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 10.644 - 5.000 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.285     3.744    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.149     3.893 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.452    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.756 r  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.567     6.324    ex/i_clk
    SLICE_X45Y44         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  ex/op_tmp_reg[4]/Q
                         net (fo=25, routed)          0.705     7.484    ex/alu/alu_tmp_reg[2][4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.608 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=26, routed)          0.705     8.313    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.437 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.869     9.306    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.430 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.640    10.070    ex/alu/o_ins_type_inferred_i_34_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.289    10.483    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.607 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=12, routed)          0.862    11.469    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.593 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.307    11.900    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.024 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.802    12.826    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.950 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=149, routed)         0.796    13.746    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X52Y40         FDRE                                         r  latch_idex/rs_tmp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.450    10.644    latch_idex/i_clk
    SLICE_X52Y40         FDRE                                         r  latch_idex/rs_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.642    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X52Y40         FDRE (Setup_fdre_C_R)       -0.519    10.732    latch_idex/rs_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -3.013    

Slack (VIOLATED) :        -3.013ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.448ns (19.509%)  route 5.974ns (80.491%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 10.644 - 5.000 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.285     3.744    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.149     3.893 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.452    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.756 r  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.567     6.324    ex/i_clk
    SLICE_X45Y44         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  ex/op_tmp_reg[4]/Q
                         net (fo=25, routed)          0.705     7.484    ex/alu/alu_tmp_reg[2][4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.608 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=26, routed)          0.705     8.313    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.437 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.869     9.306    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.430 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.640    10.070    ex/alu/o_ins_type_inferred_i_34_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.289    10.483    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.607 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=12, routed)          0.862    11.469    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.593 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.307    11.900    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.024 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.802    12.826    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.950 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=149, routed)         0.796    13.746    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X52Y40         FDRE                                         r  latch_idex/rs_tmp_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.450    10.644    latch_idex/i_clk
    SLICE_X52Y40         FDRE                                         r  latch_idex/rs_tmp_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.642    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X52Y40         FDRE (Setup_fdre_C_R)       -0.519    10.732    latch_idex/rs_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -3.013    

Slack (VIOLATED) :        -3.013ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.448ns (19.509%)  route 5.974ns (80.491%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 10.644 - 5.000 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.285     3.744    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.149     3.893 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.452    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.756 r  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.567     6.324    ex/i_clk
    SLICE_X45Y44         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  ex/op_tmp_reg[4]/Q
                         net (fo=25, routed)          0.705     7.484    ex/alu/alu_tmp_reg[2][4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.608 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=26, routed)          0.705     8.313    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.437 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.869     9.306    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.430 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.640    10.070    ex/alu/o_ins_type_inferred_i_34_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.289    10.483    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.607 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=12, routed)          0.862    11.469    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.593 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.307    11.900    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.024 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.802    12.826    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.950 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=149, routed)         0.796    13.746    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X52Y40         FDRE                                         r  latch_idex/rs_tmp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.450    10.644    latch_idex/i_clk
    SLICE_X52Y40         FDRE                                         r  latch_idex/rs_tmp_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.642    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X52Y40         FDRE (Setup_fdre_C_R)       -0.519    10.732    latch_idex/rs_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -3.013    

Slack (VIOLATED) :        -3.007ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 1.448ns (19.281%)  route 6.062ns (80.719%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 10.645 - 5.000 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.285     3.744    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.149     3.893 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.452    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.756 r  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.567     6.324    ex/i_clk
    SLICE_X45Y44         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  ex/op_tmp_reg[4]/Q
                         net (fo=25, routed)          0.705     7.484    ex/alu/alu_tmp_reg[2][4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.608 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=26, routed)          0.705     8.313    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.437 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.869     9.306    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.430 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.640    10.070    ex/alu/o_ins_type_inferred_i_34_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.289    10.483    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.607 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=12, routed)          0.862    11.469    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.593 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.307    11.900    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.024 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.802    12.826    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.950 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=149, routed)         0.883    13.833    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X53Y42         FDRE                                         r  latch_idex/direccion_tmp_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.451    10.645    latch_idex/i_clk
    SLICE_X53Y42         FDRE                                         r  latch_idex/direccion_tmp_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.642    11.288    
                         clock uncertainty           -0.035    11.252    
    SLICE_X53Y42         FDRE (Setup_fdre_C_R)       -0.426    10.826    latch_idex/direccion_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                 -3.007    

Slack (VIOLATED) :        -3.007ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/pc_tmp_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 1.448ns (19.281%)  route 6.062ns (80.719%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 10.645 - 5.000 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.285     3.744    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.149     3.893 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.559     4.452    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304     4.756 r  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.567     6.324    ex/i_clk
    SLICE_X45Y44         FDRE                                         r  ex/op_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     6.780 r  ex/op_tmp_reg[4]/Q
                         net (fo=25, routed)          0.705     7.484    ex/alu/alu_tmp_reg[2][4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.608 r  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=26, routed)          0.705     8.313    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.437 r  ex/alu/o_ins_type_inferred_i_50/O
                         net (fo=2, routed)           0.869     9.306    ex/alu/o_ins_type_inferred_i_50_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.430 f  ex/alu/o_ins_type_inferred_i_34/O
                         net (fo=1, routed)           0.640    10.070    ex/alu/o_ins_type_inferred_i_34_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.194 f  ex/alu/o_ins_type_inferred_i_22/O
                         net (fo=2, routed)           0.289    10.483    ex/o_ins_type_inferred_i_22_n_0_alias
    SLICE_X49Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.607 r  ex/o_wb_reg_write_inferred_i_6_comp/O
                         net (fo=12, routed)          0.862    11.469    ex/o_wb_reg_write_inferred_i_6_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    11.593 r  ex/o_wb_reg_write_inferred_i_1_comp/O
                         net (fo=2, routed)           0.307    11.900    dtu/o_stall_inferred_i_1_0[4]
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.024 r  dtu/o_stall_inferred_i_4/O
                         net (fo=2, routed)           0.802    12.826    latch_idex/o_stall_inferred_i_4_n_0_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    12.950 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=149, routed)         0.883    13.833    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X53Y42         FDRE                                         r  latch_idex/pc_tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.451    10.645    latch_idex/i_clk
    SLICE_X53Y42         FDRE                                         r  latch_idex/pc_tmp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.642    11.288    
                         clock uncertainty           -0.035    11.252    
    SLICE_X53Y42         FDRE (Setup_fdre_C_R)       -0.426    10.826    latch_idex/pc_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.826    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                 -3.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.494ns  (logic 0.191ns (38.628%)  route 0.303ns (61.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.013ns = ( 7.013 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.883     6.110    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.042     6.152 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.361    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.454 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        0.559     7.013    exmem/i_clk
    SLICE_X35Y37         FDRE                                         r  exmem/res_tmp_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.146     7.159 r  exmem/res_tmp_reg[18]/Q
                         net (fo=3, routed)           0.303     7.462    mem/res_tmp_reg[31][18]
    SLICE_X41Y39         LUT4 (Prop_lut4_I1_O)        0.045     7.507 r  mem/o_res_inferred_i_14__0/O
                         net (fo=1, routed)           0.000     7.507    memwb/res_tmp_reg[31]_0[18]
    SLICE_X41Y39         FDRE                                         r  memwb/res_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.045     6.459    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.052     6.511 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.745    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.858 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        0.831     7.688    memwb/i_clk
    SLICE_X41Y39         FDRE                                         r  memwb/res_tmp_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.409     7.280    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.099     7.379    memwb/res_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         -7.379    
                         arrival time                           7.507    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.533ns  (logic 0.191ns (35.842%)  route 0.342ns (64.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 7.015 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.883     6.110    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.042     6.152 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.361    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.454 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        0.561     7.015    exmem/i_clk
    SLICE_X35Y40         FDRE                                         r  exmem/res_tmp_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.146     7.161 r  exmem/res_tmp_reg[5]/Q
                         net (fo=5, routed)           0.342     7.503    mem/res_tmp_reg[31][5]
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.045     7.548 r  mem/o_res_inferred_i_27__0/O
                         net (fo=1, routed)           0.000     7.548    memwb/res_tmp_reg[31]_0[5]
    SLICE_X46Y33         FDRE                                         r  memwb/res_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.045     6.459    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.052     6.511 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.745    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.858 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        0.827     7.684    memwb/i_clk
    SLICE_X46Y33         FDRE                                         r  memwb/res_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.409     7.276    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.125     7.401    memwb/res_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.401    
                         arrival time                           7.548    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.558     1.441    transmisor/CLK
    SLICE_X34Y60         FDRE                                         r  transmisor/reg_instruccion_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  transmisor/reg_instruccion_reg[2]/Q
                         net (fo=1, routed)           0.051     1.656    transmisor/reg_instruccion_reg_n_0_[2]
    SLICE_X35Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.701 r  transmisor/dato_transmicion[2]_i_1/O
                         net (fo=1, routed)           0.000     1.701    transmisor/dato_transmicion[2]_i_1_n_0
    SLICE_X35Y60         FDRE                                         r  transmisor/dato_transmicion_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.826     1.954    transmisor/CLK
    SLICE_X35Y60         FDRE                                         r  transmisor/dato_transmicion_reg[2]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X35Y60         FDRE (Hold_fdre_C_D)         0.091     1.545    transmisor/dato_transmicion_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.539ns  (logic 0.191ns (35.439%)  route 0.348ns (64.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 7.015 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.883     6.110    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.042     6.152 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.361    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.454 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        0.561     7.015    exmem/i_clk
    SLICE_X35Y42         FDRE                                         r  exmem/res_tmp_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.146     7.161 r  exmem/res_tmp_reg[17]/Q
                         net (fo=3, routed)           0.348     7.509    mem/res_tmp_reg[31][17]
    SLICE_X40Y40         LUT4 (Prop_lut4_I1_O)        0.045     7.554 r  mem/o_res_inferred_i_15__0/O
                         net (fo=1, routed)           0.000     7.554    memwb/res_tmp_reg[31]_0[17]
    SLICE_X40Y40         FDRE                                         r  memwb/res_tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.045     6.459    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.052     6.511 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.745    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.858 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        0.832     7.689    memwb/i_clk
    SLICE_X40Y40         FDRE                                         r  memwb/res_tmp_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.409     7.281    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.099     7.380    memwb/res_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.380    
                         arrival time                           7.554    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.570ns  (logic 0.191ns (33.485%)  route 0.379ns (66.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.016ns = ( 7.016 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.883     6.110    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.042     6.152 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.361    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.454 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        0.562     7.016    exmem/i_clk
    SLICE_X35Y43         FDRE                                         r  exmem/res_tmp_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.146     7.162 r  exmem/res_tmp_reg[19]/Q
                         net (fo=3, routed)           0.379     7.541    mem/res_tmp_reg[31][19]
    SLICE_X46Y40         LUT4 (Prop_lut4_I1_O)        0.045     7.586 r  mem/o_res_inferred_i_13__0/O
                         net (fo=1, routed)           0.000     7.586    memwb/res_tmp_reg[31]_0[19]
    SLICE_X46Y40         FDRE                                         r  memwb/res_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.045     6.459    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.052     6.511 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.745    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.858 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        0.833     7.690    memwb/i_clk
    SLICE_X46Y40         FDRE                                         r  memwb/res_tmp_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.409     7.282    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.125     7.407    memwb/res_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.407    
                         arrival time                           7.586    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    transmisor/CLK
    SLICE_X34Y59         FDRE                                         r  transmisor/reg_instruccion_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  transmisor/reg_instruccion_reg[13]/Q
                         net (fo=1, routed)           0.059     1.649    transmisor/reg_instruccion_reg_n_0_[13]
    SLICE_X34Y59         LUT6 (Prop_lut6_I3_O)        0.098     1.747 r  transmisor/dato_transmicion[5]_i_1/O
                         net (fo=1, routed)           0.000     1.747    transmisor/dato_transmicion[5]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  transmisor/dato_transmicion_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.827     1.955    transmisor/CLK
    SLICE_X34Y59         FDRE                                         r  transmisor/dato_transmicion_reg[5]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.120     1.562    transmisor/dato_transmicion_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    transmisor/CLK
    SLICE_X35Y59         FDRE                                         r  transmisor/reg_instruccion_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  transmisor/reg_instruccion_reg[16]/Q
                         net (fo=1, routed)           0.053     1.624    transmisor/reg_instruccion_reg_n_0_[16]
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.099     1.723 r  transmisor/dato_transmicion[0]_i_1/O
                         net (fo=1, routed)           0.000     1.723    transmisor/dato_transmicion[0]_i_1_n_0
    SLICE_X35Y59         FDRE                                         r  transmisor/dato_transmicion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.827     1.955    transmisor/CLK
    SLICE_X35Y59         FDRE                                         r  transmisor/dato_transmicion_reg[0]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.092     1.534    transmisor/dato_transmicion_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    transmisor/CLK
    SLICE_X33Y61         FDRE                                         r  transmisor/reg_instruccion_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  transmisor/reg_instruccion_reg[17]/Q
                         net (fo=1, routed)           0.054     1.625    transmisor/reg_instruccion_reg_n_0_[17]
    SLICE_X33Y61         LUT6 (Prop_lut6_I4_O)        0.099     1.724 r  transmisor/dato_transmicion[1]_i_1/O
                         net (fo=1, routed)           0.000     1.724    transmisor/dato_transmicion[1]_i_1_n_0
    SLICE_X33Y61         FDRE                                         r  transmisor/dato_transmicion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.827     1.955    transmisor/CLK
    SLICE_X33Y61         FDRE                                         r  transmisor/dato_transmicion_reg[1]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.091     1.533    transmisor/dato_transmicion_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 exmem/res_tmp_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memwb/res_tmp_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.326ns  (logic 0.191ns (58.551%)  route 0.135ns (41.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.015ns = ( 7.015 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.883     6.110    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.042     6.152 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.209     6.361    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.454 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        0.561     7.015    exmem/i_clk
    SLICE_X39Y39         FDRE                                         r  exmem/res_tmp_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.146     7.161 r  exmem/res_tmp_reg[14]/Q
                         net (fo=3, routed)           0.135     7.296    mem/res_tmp_reg[31][14]
    SLICE_X41Y39         LUT4 (Prop_lut4_I1_O)        0.045     7.341 r  mem/o_res_inferred_i_18__0/O
                         net (fo=1, routed)           0.000     7.341    memwb/res_tmp_reg[31]_0[14]
    SLICE_X41Y39         FDRE                                         r  memwb/res_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.045     6.459    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.052     6.511 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.233     6.745    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.858 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        0.831     7.688    memwb/i_clk
    SLICE_X41Y39         FDRE                                         r  memwb/res_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.638     7.051    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.099     7.150    memwb/res_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -7.150    
                         arrival time                           7.341    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    transmisor/CLK
    SLICE_X32Y61         FDRE                                         r  transmisor/reg_instruccion_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  transmisor/reg_instruccion_reg[23]/Q
                         net (fo=1, routed)           0.061     1.631    transmisor/reg_instruccion_reg_n_0_[23]
    SLICE_X32Y61         LUT6 (Prop_lut6_I4_O)        0.099     1.730 r  transmisor/dato_transmicion[7]_i_1/O
                         net (fo=1, routed)           0.000     1.730    transmisor/dato_transmicion[7]_i_1_n_0
    SLICE_X32Y61         FDRE                                         r  transmisor/dato_transmicion_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.827     1.955    transmisor/CLK
    SLICE_X32Y61         FDRE                                         r  transmisor/dato_transmicion_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.092     1.534    transmisor/dato_transmicion_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y61   FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y61   FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y61   FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y61   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y61   FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reception_end_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.607ns  (logic 3.960ns (46.009%)  route 4.647ns (53.991%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE                         0.000     0.000 r  reception_end_reg/C
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reception_end_reg/Q
                         net (fo=21, routed)          4.647     5.103    salida_operadores_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.607 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.607    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.763ns  (logic 3.974ns (51.186%)  route 3.790ns (48.814%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           3.790     4.246    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.763 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.763    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 4.038ns (56.849%)  route 3.065ns (43.151%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
    SLICE_X64Y55         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.065     3.583    lopt_4
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.103 r  display1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.103    display1[4]
    U5                                                                r  display1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 4.022ns (56.789%)  route 3.061ns (43.211%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/C
    SLICE_X64Y55         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]/Q
                         net (fo=1, routed)           3.061     3.579    display1_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.083 r  display1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.083    display1[5]
    V5                                                                r  display1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 4.165ns (59.507%)  route 2.834ns (40.493%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  basys3_7SegmentMultiplexing/an_reg_reg[3]/Q
                         net (fo=1, routed)           2.834     3.312    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.687     7.000 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.000    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/an_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 4.148ns (60.638%)  route 2.693ns (39.362%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  basys3_7SegmentMultiplexing/an_reg_reg[1]/Q
                         net (fo=1, routed)           2.693     3.171    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.670     6.841 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.841    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 4.054ns (59.425%)  route 2.768ns (40.575%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/C
    SLICE_X64Y55         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]/Q
                         net (fo=1, routed)           2.768     3.286    display1_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.821 r  display1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.821    display1[3]
    V8                                                                r  display1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.765ns  (logic 4.047ns (59.827%)  route 2.718ns (40.173%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/C
    SLICE_X64Y51         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.718     3.236    lopt_2
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.765 r  display1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.765    display1[1]
    W6                                                                r  display1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 4.053ns (59.981%)  route 2.704ns (40.019%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/C
    SLICE_X64Y51         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[2]/Q
                         net (fo=1, routed)           2.704     3.222    display1_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.757 r  display1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.757    display1[2]
    U8                                                                r  display1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.749ns  (logic 4.029ns (59.691%)  route 2.721ns (40.309%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/C
    SLICE_X64Y55         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.721     3.239    lopt
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.749 r  display1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.749    display1[0]
    W7                                                                r  display1[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.148ns (63.689%)  route 0.084ns (36.311%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[2]/C
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/rs_dir_reg[2]/Q
                         net (fo=5, routed)           0.084     0.232    transmisor/rs_dir_reg[2]
    SLICE_X34Y62         FDRE                                         r  transmisor/next_instruction_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[3]/C
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/rs_dir_reg[3]/Q
                         net (fo=4, routed)           0.138     0.302    transmisor/rs_dir_reg[3]
    SLICE_X34Y62         FDRE                                         r  transmisor/next_instruction_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.093%)  route 0.139ns (45.907%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.139     0.303    transmisor/rs_dir_reg[0]
    SLICE_X34Y62         FDRE                                         r  transmisor/next_instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/recibido_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/recibido_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE                         0.000     0.000 r  receptor/recibido_reg/C
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/recibido_reg/Q
                         net (fo=2, routed)           0.120     0.261    receptor/i_recibido
    SLICE_X33Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.306 r  receptor/recibido_i_1/O
                         net (fo=1, routed)           0.000     0.306    receptor/recibido_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  receptor/recibido_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.755%)  route 0.136ns (42.245%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE                         0.000     0.000 r  receptor/dato_reg[5]/C
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[5]/Q
                         net (fo=6, routed)           0.136     0.277    receptor/rec_data[5]
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.322 r  receptor/dato[5]_i_1/O
                         net (fo=1, routed)           0.000     0.322    receptor/dato[5]_i_1_n_0
    SLICE_X33Y66         FDRE                                         r  receptor/dato_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contadorTX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.209ns (60.543%)  route 0.136ns (39.457%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[0]/C
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/contador_ticks_reg[0]/Q
                         net (fo=7, routed)           0.136     0.300    transmisor/contador_ticks_reg_n_0_[0]
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.345 r  transmisor/contadorTX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.345    transmisor/contadorTX[0]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  transmisor/contadorTX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.148ns (42.280%)  route 0.202ns (57.720%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[1]/C
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/rs_dir_reg[1]/Q
                         net (fo=6, routed)           0.202     0.350    transmisor/rs_dir_reg[1]
    SLICE_X34Y62         FDRE                                         r  transmisor/next_instruction_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.688%)  route 0.167ns (47.312%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE                         0.000     0.000 r  receptor/dato_reg[3]/C
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[3]/Q
                         net (fo=6, routed)           0.167     0.308    receptor/rec_data[3]
    SLICE_X35Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  receptor/dato[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    receptor/dato[3]_i_1_n_0
    SLICE_X35Y66         FDRE                                         r  receptor/dato_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.148ns (41.499%)  route 0.209ns (58.501%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[4]/C
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/rs_dir_reg[4]/Q
                         net (fo=3, routed)           0.209     0.357    transmisor/rs_dir_reg[4]
    SLICE_X34Y63         FDRE                                         r  transmisor/next_instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruccion_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instruccion_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE                         0.000     0.000 r  instruccion_addr_reg[0]/C
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instruccion_addr_reg[0]/Q
                         net (fo=3, routed)           0.151     0.315    receptor/instruccion_addr_reg[4]
    SLICE_X54Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.360 r  receptor/instruccion_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    receptor_n_5
    SLICE_X54Y43         FDRE                                         r  instruccion_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.974ns (52.980%)  route 3.527ns (47.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.560     5.081    etapa_if/CLK
    SLICE_X53Y52         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          3.527     9.064    o_end_pipeline
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.582 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.582    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.047ns  (logic 1.114ns (27.526%)  route 2.933ns (72.474%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.543     5.064    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     5.483 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.878     6.361    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X34Y66         LUT5 (Prop_lut5_I1_O)        0.297     6.658 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.452     7.110    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.234 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.020     8.254    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  receptor/contador_ticks[3]_i_2/O
                         net (fo=3, routed)           0.583     8.961    receptor/contador_ticks[3]_i_2_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I0_O)        0.150     9.111 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     9.111    receptor/contador_ticks[3]
    SLICE_X32Y67         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.021ns  (logic 1.088ns (27.058%)  route 2.933ns (72.942%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.543     5.064    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     5.483 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.878     6.361    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X34Y66         LUT5 (Prop_lut5_I1_O)        0.297     6.658 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.452     7.110    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.234 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.020     8.254    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  receptor/contador_ticks[3]_i_2/O
                         net (fo=3, routed)           0.583     8.961    receptor/contador_ticks[3]_i_2_n_0
    SLICE_X32Y67         LUT4 (Prop_lut4_I0_O)        0.124     9.085 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     9.085    receptor/contador_ticks[2]
    SLICE_X32Y67         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.746ns  (logic 1.088ns (29.041%)  route 2.658ns (70.959%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.543     5.064    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     5.483 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.878     6.361    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X34Y66         LUT5 (Prop_lut5_I1_O)        0.297     6.658 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.452     7.110    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.234 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.020     8.254    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.378 r  receptor/contador_ticks[3]_i_2/O
                         net (fo=3, routed)           0.308     8.686    receptor/contador_ticks[3]_i_2_n_0
    SLICE_X32Y67         LUT3 (Prop_lut3_I0_O)        0.124     8.810 r  receptor/contador_ticks[1]_i_1/O
                         net (fo=1, routed)           0.000     8.810    receptor/contador_ticks[1]
    SLICE_X32Y67         FDRE                                         r  receptor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.685ns  (logic 0.964ns (26.160%)  route 2.721ns (73.840%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.543     5.064    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     5.483 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.878     6.361    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X34Y66         LUT5 (Prop_lut5_I1_O)        0.297     6.658 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.452     7.110    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.234 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.026     8.259    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.383 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.365     8.749    receptor/next_state__0
    SLICE_X34Y67         FDRE                                         r  receptor/FSM_onehot_next_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.685ns  (logic 0.964ns (26.160%)  route 2.721ns (73.840%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.543     5.064    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     5.483 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.878     6.361    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X34Y66         LUT5 (Prop_lut5_I1_O)        0.297     6.658 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.452     7.110    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.234 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.026     8.259    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.383 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.365     8.749    receptor/next_state__0
    SLICE_X34Y67         FDRE                                         r  receptor/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.685ns  (logic 0.964ns (26.160%)  route 2.721ns (73.840%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.543     5.064    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     5.483 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.878     6.361    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X34Y66         LUT5 (Prop_lut5_I1_O)        0.297     6.658 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.452     7.110    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.234 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.026     8.259    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.383 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.365     8.749    receptor/next_state__0
    SLICE_X34Y67         FDRE                                         r  receptor/FSM_onehot_next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.685ns  (logic 0.964ns (26.160%)  route 2.721ns (73.840%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.543     5.064    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     5.483 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.878     6.361    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X34Y66         LUT5 (Prop_lut5_I1_O)        0.297     6.658 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.452     7.110    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.234 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.026     8.259    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.383 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.365     8.749    receptor/next_state__0
    SLICE_X34Y67         FDRE                                         r  receptor/FSM_onehot_next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.685ns  (logic 0.964ns (26.160%)  route 2.721ns (73.840%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.543     5.064    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     5.483 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.878     6.361    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X34Y66         LUT5 (Prop_lut5_I1_O)        0.297     6.658 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.452     7.110    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.234 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.026     8.259    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.383 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.365     8.749    receptor/next_state__0
    SLICE_X34Y67         FDRE                                         r  receptor/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.685ns  (logic 0.964ns (26.160%)  route 2.721ns (73.840%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.543     5.064    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.419     5.483 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.878     6.361    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X34Y66         LUT5 (Prop_lut5_I1_O)        0.297     6.658 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.452     7.110    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.234 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.026     8.259    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X32Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.383 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.365     8.749    receptor/next_state__0
    SLICE_X34Y67         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.141ns (68.700%)  route 0.064ns (31.299%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.554     1.437    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  receptor/FSM_onehot_present_state_reg[3]/Q
                         net (fo=3, routed)           0.064     1.642    receptor/FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X34Y67         FDRE                                         r  receptor/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.128ns (58.415%)  route 0.091ns (41.585%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.554     1.437    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  receptor/FSM_onehot_present_state_reg[8]/Q
                         net (fo=3, routed)           0.091     1.656    receptor/FSM_onehot_present_state_reg_n_0_[8]
    SLICE_X34Y67         FDRE                                         r  receptor/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.164ns (68.742%)  route 0.075ns (31.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.558     1.441    i_clk_IBUF_BUFG
    SLICE_X34Y61         FDRE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=12, routed)          0.075     1.680    wea0
    SLICE_X35Y61         FDRE                                         r  FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.554     1.437    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  receptor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.122     1.700    receptor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X34Y67         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    transmisor/CLK
    SLICE_X31Y65         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  transmisor/FSM_onehot_present_state_reg[1]/Q
                         net (fo=2, routed)           0.123     1.704    transmisor/FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X30Y66         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.556     1.439    transmisor/CLK
    SLICE_X29Y66         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  transmisor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.129     1.709    transmisor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X30Y66         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.193%)  route 0.129ns (47.807%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    transmisor/CLK
    SLICE_X31Y65         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  transmisor/FSM_onehot_present_state_reg[3]/Q
                         net (fo=3, routed)           0.129     1.710    transmisor/FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X30Y64         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    transmisor/CLK
    SLICE_X31Y64         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDSE (Prop_fdse_C_Q)         0.141     1.581 r  transmisor/FSM_onehot_present_state_reg[0]/Q
                         net (fo=5, routed)           0.099     1.680    transmisor/FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.048     1.728 r  transmisor/FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.728    transmisor/FSM_onehot_next_state[1]_i_1_n_0
    SLICE_X30Y64         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.635%)  route 0.131ns (44.365%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    transmisor/CLK
    SLICE_X30Y65         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  transmisor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.131     1.735    transmisor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X30Y64         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.504%)  route 0.131ns (44.496%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.557     1.440    transmisor/CLK
    SLICE_X30Y65         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  transmisor/FSM_onehot_present_state_reg[4]/Q
                         net (fo=3, routed)           0.131     1.736    transmisor/FSM_onehot_present_state_reg_n_0_[4]
    SLICE_X30Y64         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1201 Endpoints
Min Delay          1201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[26][14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.637ns  (logic 1.441ns (14.956%)  route 8.196ns (85.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 10.629 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        8.196     9.637    etapa_id/gp/SS[0]
    SLICE_X39Y51         FDRE                                         r  etapa_id/gp/registros_reg[26][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.436    10.629    etapa_id/gp/i_clk
    SLICE_X39Y51         FDRE                                         r  etapa_id/gp/registros_reg[26][14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[26][15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.637ns  (logic 1.441ns (14.956%)  route 8.196ns (85.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 10.629 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        8.196     9.637    etapa_id/gp/SS[0]
    SLICE_X39Y51         FDRE                                         r  etapa_id/gp/registros_reg[26][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.436    10.629    etapa_id/gp/i_clk
    SLICE_X39Y51         FDRE                                         r  etapa_id/gp/registros_reg[26][15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[8][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.392ns  (logic 1.441ns (15.345%)  route 7.951ns (84.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 10.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.951     9.392    etapa_id/gp/SS[0]
    SLICE_X38Y44         FDRE                                         r  etapa_id/gp/registros_reg[8][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.445    10.639    etapa_id/gp/i_clk
    SLICE_X38Y44         FDRE                                         r  etapa_id/gp/registros_reg[8][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[8][14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.392ns  (logic 1.441ns (15.345%)  route 7.951ns (84.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 10.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.951     9.392    etapa_id/gp/SS[0]
    SLICE_X38Y44         FDRE                                         r  etapa_id/gp/registros_reg[8][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.445    10.639    etapa_id/gp/i_clk
    SLICE_X38Y44         FDRE                                         r  etapa_id/gp/registros_reg[8][14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[8][5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.392ns  (logic 1.441ns (15.345%)  route 7.951ns (84.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 10.639 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.951     9.392    etapa_id/gp/SS[0]
    SLICE_X38Y44         FDRE                                         r  etapa_id/gp/registros_reg[8][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.445    10.639    etapa_id/gp/i_clk
    SLICE_X38Y44         FDRE                                         r  etapa_id/gp/registros_reg[8][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[29][13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.869ns  (logic 1.441ns (16.252%)  route 7.427ns (83.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 10.640 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.427     8.869    etapa_id/gp/SS[0]
    SLICE_X39Y49         FDRE                                         r  etapa_id/gp/registros_reg[29][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.446    10.640    etapa_id/gp/i_clk
    SLICE_X39Y49         FDRE                                         r  etapa_id/gp/registros_reg[29][13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[29][8]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.869ns  (logic 1.441ns (16.252%)  route 7.427ns (83.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 10.640 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.427     8.869    etapa_id/gp/SS[0]
    SLICE_X39Y49         FDRE                                         r  etapa_id/gp/registros_reg[29][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.446    10.640    etapa_id/gp/i_clk
    SLICE_X39Y49         FDRE                                         r  etapa_id/gp/registros_reg[29][8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[4][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.869ns  (logic 1.441ns (16.252%)  route 7.427ns (83.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 10.640 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.427     8.869    etapa_id/gp/SS[0]
    SLICE_X38Y49         FDRE                                         r  etapa_id/gp/registros_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.446    10.640    etapa_id/gp/i_clk
    SLICE_X38Y49         FDRE                                         r  etapa_id/gp/registros_reg[4][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[4][18]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.869ns  (logic 1.441ns (16.252%)  route 7.427ns (83.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 10.640 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.427     8.869    etapa_id/gp/SS[0]
    SLICE_X38Y49         FDRE                                         r  etapa_id/gp/registros_reg[4][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.446    10.640    etapa_id/gp/i_clk
    SLICE_X38Y49         FDRE                                         r  etapa_id/gp/registros_reg[4][18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[12][16]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.688ns  (logic 1.441ns (16.590%)  route 7.247ns (83.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.632ns = ( 10.632 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.247     8.688    etapa_id/gp/SS[0]
    SLICE_X48Y60         FDRE                                         r  etapa_id/gp/registros_reg[12][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     8.311    i_clk_IBUF
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.120     8.431 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.503     8.935    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.194 f  p_2_out_BUFG_inst/O
                         net (fo=1602, routed)        1.439    10.632    etapa_id/gp/i_clk
    SLICE_X48Y60         FDRE                                         r  etapa_id/gp/registros_reg[12][16]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[4]/C
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.059     0.187    FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X34Y61         FDRE                                         r  FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.826     1.954    i_clk_IBUF_BUFG
    SLICE_X34Y61         FDRE                                         r  FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[3]/C
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.050     0.214    receptor/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.820     1.948    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[0]/C
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X34Y61         FDSE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.826     1.954    i_clk_IBUF_BUFG
    SLICE_X34Y61         FDSE                                         r  FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[9]/C
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.114     0.262    transmisor/FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X31Y64         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.824     1.952    transmisor/CLK
    SLICE_X31Y64         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[10]/C
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/FSM_onehot_next_state_reg[10]/Q
                         net (fo=1, routed)           0.105     0.269    receptor/FSM_onehot_next_state_reg_n_0_[10]
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.820     1.948    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[10]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.990%)  route 0.109ns (40.010%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[4]/C
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.109     0.273    receptor/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.820     1.948    receptor/CLK
    SLICE_X35Y67         FDRE                                         r  receptor/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[3]/C
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    transmisor/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X31Y65         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.823     1.951    transmisor/CLK
    SLICE_X31Y65         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[7]/C
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.110     0.274    transmisor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X30Y65         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.823     1.951    transmisor/CLK
    SLICE_X30Y65         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.720%)  route 0.165ns (56.280%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[2]/C
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.165     0.293    receptor/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X34Y66         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.822     1.949    receptor/CLK
    SLICE_X34Y66         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.121%)  route 0.165ns (53.879%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[0]/C
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.165     0.306    receptor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X34Y66         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.822     1.949    receptor/CLK
    SLICE_X34Y66         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/C





