C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_subtractor_4_bit_with_full_adder_1_bit/SRC/full_adder_bit.vhdl {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_subtractor_4_bit_with_full_adder_1_bit/SRC/full_adder_bit.vhdl
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity full_adder_bit
-- Compiling architecture struct of full_adder_bit

} {} {}} C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_subtractor_4_bit_with_full_adder_1_bit/SRC/full_subtractor_4_bit.vhdl {0 {vcom -work work -2002 -explicit -vopt -stats=none C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_subtractor_4_bit_with_full_adder_1_bit/SRC/full_subtractor_4_bit.vhdl
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity full_subtractor_4_bit
-- Compiling architecture struct of full_subtractor_4_bit
-- Loading entity full_adder_bit
** Error: C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_subtractor_4_bit_with_full_adder_1_bit/SRC/full_subtractor_4_bit.vhdl(32): (vcom-1022) Formal part (prefix expression) does not depict an interface object.
** Error: C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_subtractor_4_bit_with_full_adder_1_bit/SRC/full_subtractor_4_bit.vhdl(32): (vcom-1022) Formal part (prefix expression) does not depict an interface object.
** Error: C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_subtractor_4_bit_with_full_adder_1_bit/SRC/full_subtractor_4_bit.vhdl(36): (vcom-1035) Formal port "b" has OPEN or no actual associated with it.
** Note: C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_subtractor_4_bit_with_full_adder_1_bit/SRC/full_subtractor_4_bit.vhdl(60): VHDL Compiler exiting

} {9.0 12.0} {}} C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_subtractor_4_bit_with_full_adder_1_bit/SRC/tb_full_subtractor_4_bit.vhdl {1 {vcom -work work -2002 -explicit -vopt -stats=none C:/Users/priso/OneDrive/Desktop/vhdl_code/Structural/full_subtractor_4_bit_with_full_adder_1_bit/SRC/tb_full_subtractor_4_bit.vhdl
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity testbench_full_subtractor_4_bit
-- Compiling architecture testbench_full_subtractor_4_bit of testbench_full_subtractor_4_bit
-- Loading entity full_subtractor_4_bit

} {} {}}
