// Seed: 1188574906
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input wor id_4,
    output supply0 id_5,
    output wire id_6,
    input supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    input tri id_10,
    input tri id_11,
    input tri0 id_12,
    output tri1 id_13,
    output tri0 id_14
);
  if (id_3) wire id_16;
  module_0(
      id_16, id_16
  );
  tri0 id_17, id_18 = 1, id_19, id_20;
endmodule
