

================================================================
== Vitis HLS Report for 'Loop_realfft_be_descramble_proc2'
================================================================
* Date:           Sat Mar 26 21:16:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        be_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.912 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      277|      277|  1.108 us|  1.108 us|  277|  277|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                           |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                 |                              Module                             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60  |Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble  |      273|      273|  1.092 us|  1.092 us|  273|  273|       no|
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    1432|   1154|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|      40|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    1472|   1270|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |                                  Instance                                 |                              Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60  |Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble  |        0|   4|  1432|  1154|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                      |                                                                 |        0|   4|  1432|  1154|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  31|          6|    1|          6|
    |ap_done                             |   9|          2|    1|          2|
    |descramble_buf_M_imag_V_1_address0  |  14|          3|    8|         24|
    |descramble_buf_M_imag_V_1_ce0       |  14|          3|    1|          3|
    |descramble_buf_M_real_V_1_address0  |  14|          3|    8|         24|
    |descramble_buf_M_real_V_1_ce0       |  14|          3|    1|          3|
    |real_spectrum_lo_i_write            |   9|          2|    1|          2|
    |real_start                          |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 114|         24|   22|         66|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |   5|   0|    5|          0|
    |ap_done_reg                                                                             |   1|   0|    1|          0|
    |descramble_buf_M_imag_V_1_load_reg_99                                                   |  16|   0|   16|          0|
    |descramble_buf_M_real_V_1_load_reg_94                                                   |  16|   0|   16|          0|
    |grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                                          |   1|   0|    1|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   |  40|   0|   40|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2|  return value|
|start_full_n                            |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2|  return value|
|start_out                               |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2|  return value|
|start_write                             |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2|  return value|
|descramble_buf_M_real_V_1_address0      |  out|    8|   ap_memory|         descramble_buf_M_real_V_1|         array|
|descramble_buf_M_real_V_1_ce0           |  out|    1|   ap_memory|         descramble_buf_M_real_V_1|         array|
|descramble_buf_M_real_V_1_q0            |   in|   16|   ap_memory|         descramble_buf_M_real_V_1|         array|
|descramble_buf_M_imag_V_1_address0      |  out|    8|   ap_memory|         descramble_buf_M_imag_V_1|         array|
|descramble_buf_M_imag_V_1_ce0           |  out|    1|   ap_memory|         descramble_buf_M_imag_V_1|         array|
|descramble_buf_M_imag_V_1_q0            |   in|   16|   ap_memory|         descramble_buf_M_imag_V_1|         array|
|real_spectrum_lo_i_din                  |  out|   32|     ap_fifo|                real_spectrum_lo_i|       pointer|
|real_spectrum_lo_i_full_n               |   in|    1|     ap_fifo|                real_spectrum_lo_i|       pointer|
|real_spectrum_lo_i_write                |  out|    1|     ap_fifo|                real_spectrum_lo_i|       pointer|
|real_spectrum_hi_buf_M_real_V_address0  |  out|    8|   ap_memory|     real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_ce0       |  out|    1|   ap_memory|     real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_we0       |  out|    1|   ap_memory|     real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_d0        |  out|   16|   ap_memory|     real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_imag_V_address0  |  out|    8|   ap_memory|     real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_ce0       |  out|    1|   ap_memory|     real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_we0       |  out|    1|   ap_memory|     real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_d0        |  out|   16|   ap_memory|     real_spectrum_hi_buf_M_imag_V|         array|
|descramble_buf_M_real_V_address0        |  out|    8|   ap_memory|           descramble_buf_M_real_V|         array|
|descramble_buf_M_real_V_ce0             |  out|    1|   ap_memory|           descramble_buf_M_real_V|         array|
|descramble_buf_M_real_V_q0              |   in|   16|   ap_memory|           descramble_buf_M_real_V|         array|
|descramble_buf_M_imag_V_address0        |  out|    8|   ap_memory|           descramble_buf_M_imag_V|         array|
|descramble_buf_M_imag_V_ce0             |  out|    1|   ap_memory|           descramble_buf_M_imag_V|         array|
|descramble_buf_M_imag_V_q0              |   in|   16|   ap_memory|           descramble_buf_M_imag_V|         array|
|twid_rom_M_real_V_address0              |  out|    8|   ap_memory|                 twid_rom_M_real_V|         array|
|twid_rom_M_real_V_ce0                   |  out|    1|   ap_memory|                 twid_rom_M_real_V|         array|
|twid_rom_M_real_V_q0                    |   in|   15|   ap_memory|                 twid_rom_M_real_V|         array|
|twid_rom_M_imag_V_address0              |  out|    8|   ap_memory|                 twid_rom_M_imag_V|         array|
|twid_rom_M_imag_V_ce0                   |  out|    1|   ap_memory|                 twid_rom_M_imag_V|         array|
|twid_rom_M_imag_V_q0                    |   in|   16|   ap_memory|                 twid_rom_M_imag_V|         array|
+----------------------------------------+-----+-----+------------+----------------------------------+--------------+

