|finalProject
clk => clk.IN1
reset => reset.IN1
r0[0] <= dataPath:DP.port2
r0[1] <= dataPath:DP.port2
r0[2] <= dataPath:DP.port2
r0[3] <= dataPath:DP.port2
r0[4] <= dataPath:DP.port2
r0[5] <= dataPath:DP.port2
r0[6] <= dataPath:DP.port2
r0[7] <= dataPath:DP.port2
r0[8] <= dataPath:DP.port2
r0[9] <= dataPath:DP.port2
r0[10] <= dataPath:DP.port2
r0[11] <= dataPath:DP.port2
r0[12] <= dataPath:DP.port2
r0[13] <= dataPath:DP.port2
r0[14] <= dataPath:DP.port2
r0[15] <= dataPath:DP.port2
r1[0] <= dataPath:DP.port3
r1[1] <= dataPath:DP.port3
r1[2] <= dataPath:DP.port3
r1[3] <= dataPath:DP.port3
r1[4] <= dataPath:DP.port3
r1[5] <= dataPath:DP.port3
r1[6] <= dataPath:DP.port3
r1[7] <= dataPath:DP.port3
r1[8] <= dataPath:DP.port3
r1[9] <= dataPath:DP.port3
r1[10] <= dataPath:DP.port3
r1[11] <= dataPath:DP.port3
r1[12] <= dataPath:DP.port3
r1[13] <= dataPath:DP.port3
r1[14] <= dataPath:DP.port3
r1[15] <= dataPath:DP.port3
r2[0] <= dataPath:DP.port4
r2[1] <= dataPath:DP.port4
r2[2] <= dataPath:DP.port4
r2[3] <= dataPath:DP.port4
r2[4] <= dataPath:DP.port4
r2[5] <= dataPath:DP.port4
r2[6] <= dataPath:DP.port4
r2[7] <= dataPath:DP.port4
r2[8] <= dataPath:DP.port4
r2[9] <= dataPath:DP.port4
r2[10] <= dataPath:DP.port4
r2[11] <= dataPath:DP.port4
r2[12] <= dataPath:DP.port4
r2[13] <= dataPath:DP.port4
r2[14] <= dataPath:DP.port4
r2[15] <= dataPath:DP.port4
r3[0] <= dataPath:DP.port5
r3[1] <= dataPath:DP.port5
r3[2] <= dataPath:DP.port5
r3[3] <= dataPath:DP.port5
r3[4] <= dataPath:DP.port5
r3[5] <= dataPath:DP.port5
r3[6] <= dataPath:DP.port5
r3[7] <= dataPath:DP.port5
r3[8] <= dataPath:DP.port5
r3[9] <= dataPath:DP.port5
r3[10] <= dataPath:DP.port5
r3[11] <= dataPath:DP.port5
r3[12] <= dataPath:DP.port5
r3[13] <= dataPath:DP.port5
r3[14] <= dataPath:DP.port5
r3[15] <= dataPath:DP.port5
r4[0] <= dataPath:DP.port6
r4[1] <= dataPath:DP.port6
r4[2] <= dataPath:DP.port6
r4[3] <= dataPath:DP.port6
r4[4] <= dataPath:DP.port6
r4[5] <= dataPath:DP.port6
r4[6] <= dataPath:DP.port6
r4[7] <= dataPath:DP.port6
r4[8] <= dataPath:DP.port6
r4[9] <= dataPath:DP.port6
r4[10] <= dataPath:DP.port6
r4[11] <= dataPath:DP.port6
r4[12] <= dataPath:DP.port6
r4[13] <= dataPath:DP.port6
r4[14] <= dataPath:DP.port6
r4[15] <= dataPath:DP.port6
r5[0] <= dataPath:DP.port7
r5[1] <= dataPath:DP.port7
r5[2] <= dataPath:DP.port7
r5[3] <= dataPath:DP.port7
r5[4] <= dataPath:DP.port7
r5[5] <= dataPath:DP.port7
r5[6] <= dataPath:DP.port7
r5[7] <= dataPath:DP.port7
r5[8] <= dataPath:DP.port7
r5[9] <= dataPath:DP.port7
r5[10] <= dataPath:DP.port7
r5[11] <= dataPath:DP.port7
r5[12] <= dataPath:DP.port7
r5[13] <= dataPath:DP.port7
r5[14] <= dataPath:DP.port7
r5[15] <= dataPath:DP.port7
r6[0] <= dataPath:DP.port8
r6[1] <= dataPath:DP.port8
r6[2] <= dataPath:DP.port8
r6[3] <= dataPath:DP.port8
r6[4] <= dataPath:DP.port8
r6[5] <= dataPath:DP.port8
r6[6] <= dataPath:DP.port8
r6[7] <= dataPath:DP.port8
r6[8] <= dataPath:DP.port8
r6[9] <= dataPath:DP.port8
r6[10] <= dataPath:DP.port8
r6[11] <= dataPath:DP.port8
r6[12] <= dataPath:DP.port8
r6[13] <= dataPath:DP.port8
r6[14] <= dataPath:DP.port8
r6[15] <= dataPath:DP.port8
r7[0] <= dataPath:DP.port9
r7[1] <= dataPath:DP.port9
r7[2] <= dataPath:DP.port9
r7[3] <= dataPath:DP.port9
r7[4] <= dataPath:DP.port9
r7[5] <= dataPath:DP.port9
r7[6] <= dataPath:DP.port9
r7[7] <= dataPath:DP.port9
r7[8] <= dataPath:DP.port9
r7[9] <= dataPath:DP.port9
r7[10] <= dataPath:DP.port9
r7[11] <= dataPath:DP.port9
r7[12] <= dataPath:DP.port9
r7[13] <= dataPath:DP.port9
r7[14] <= dataPath:DP.port9
r7[15] <= dataPath:DP.port9
r8[0] <= dataPath:DP.port10
r8[1] <= dataPath:DP.port10
r8[2] <= dataPath:DP.port10
r8[3] <= dataPath:DP.port10
r8[4] <= dataPath:DP.port10
r8[5] <= dataPath:DP.port10
r8[6] <= dataPath:DP.port10
r8[7] <= dataPath:DP.port10
r8[8] <= dataPath:DP.port10
r8[9] <= dataPath:DP.port10
r8[10] <= dataPath:DP.port10
r8[11] <= dataPath:DP.port10
r8[12] <= dataPath:DP.port10
r8[13] <= dataPath:DP.port10
r8[14] <= dataPath:DP.port10
r8[15] <= dataPath:DP.port10
r9[0] <= dataPath:DP.port11
r9[1] <= dataPath:DP.port11
r9[2] <= dataPath:DP.port11
r9[3] <= dataPath:DP.port11
r9[4] <= dataPath:DP.port11
r9[5] <= dataPath:DP.port11
r9[6] <= dataPath:DP.port11
r9[7] <= dataPath:DP.port11
r9[8] <= dataPath:DP.port11
r9[9] <= dataPath:DP.port11
r9[10] <= dataPath:DP.port11
r9[11] <= dataPath:DP.port11
r9[12] <= dataPath:DP.port11
r9[13] <= dataPath:DP.port11
r9[14] <= dataPath:DP.port11
r9[15] <= dataPath:DP.port11
r10[0] <= dataPath:DP.port12
r10[1] <= dataPath:DP.port12
r10[2] <= dataPath:DP.port12
r10[3] <= dataPath:DP.port12
r10[4] <= dataPath:DP.port12
r10[5] <= dataPath:DP.port12
r10[6] <= dataPath:DP.port12
r10[7] <= dataPath:DP.port12
r10[8] <= dataPath:DP.port12
r10[9] <= dataPath:DP.port12
r10[10] <= dataPath:DP.port12
r10[11] <= dataPath:DP.port12
r10[12] <= dataPath:DP.port12
r10[13] <= dataPath:DP.port12
r10[14] <= dataPath:DP.port12
r10[15] <= dataPath:DP.port12
r11[0] <= dataPath:DP.port13
r11[1] <= dataPath:DP.port13
r11[2] <= dataPath:DP.port13
r11[3] <= dataPath:DP.port13
r11[4] <= dataPath:DP.port13
r11[5] <= dataPath:DP.port13
r11[6] <= dataPath:DP.port13
r11[7] <= dataPath:DP.port13
r11[8] <= dataPath:DP.port13
r11[9] <= dataPath:DP.port13
r11[10] <= dataPath:DP.port13
r11[11] <= dataPath:DP.port13
r11[12] <= dataPath:DP.port13
r11[13] <= dataPath:DP.port13
r11[14] <= dataPath:DP.port13
r11[15] <= dataPath:DP.port13
r12[0] <= dataPath:DP.port14
r12[1] <= dataPath:DP.port14
r12[2] <= dataPath:DP.port14
r12[3] <= dataPath:DP.port14
r12[4] <= dataPath:DP.port14
r12[5] <= dataPath:DP.port14
r12[6] <= dataPath:DP.port14
r12[7] <= dataPath:DP.port14
r12[8] <= dataPath:DP.port14
r12[9] <= dataPath:DP.port14
r12[10] <= dataPath:DP.port14
r12[11] <= dataPath:DP.port14
r12[12] <= dataPath:DP.port14
r12[13] <= dataPath:DP.port14
r12[14] <= dataPath:DP.port14
r12[15] <= dataPath:DP.port14
r13[0] <= dataPath:DP.port15
r13[1] <= dataPath:DP.port15
r13[2] <= dataPath:DP.port15
r13[3] <= dataPath:DP.port15
r13[4] <= dataPath:DP.port15
r13[5] <= dataPath:DP.port15
r13[6] <= dataPath:DP.port15
r13[7] <= dataPath:DP.port15
r13[8] <= dataPath:DP.port15
r13[9] <= dataPath:DP.port15
r13[10] <= dataPath:DP.port15
r13[11] <= dataPath:DP.port15
r13[12] <= dataPath:DP.port15
r13[13] <= dataPath:DP.port15
r13[14] <= dataPath:DP.port15
r13[15] <= dataPath:DP.port15
r14[0] <= dataPath:DP.port16
r14[1] <= dataPath:DP.port16
r14[2] <= dataPath:DP.port16
r14[3] <= dataPath:DP.port16
r14[4] <= dataPath:DP.port16
r14[5] <= dataPath:DP.port16
r14[6] <= dataPath:DP.port16
r14[7] <= dataPath:DP.port16
r14[8] <= dataPath:DP.port16
r14[9] <= dataPath:DP.port16
r14[10] <= dataPath:DP.port16
r14[11] <= dataPath:DP.port16
r14[12] <= dataPath:DP.port16
r14[13] <= dataPath:DP.port16
r14[14] <= dataPath:DP.port16
r14[15] <= dataPath:DP.port16
r15[0] <= dataPath:DP.port17
r15[1] <= dataPath:DP.port17
r15[2] <= dataPath:DP.port17
r15[3] <= dataPath:DP.port17
r15[4] <= dataPath:DP.port17
r15[5] <= dataPath:DP.port17
r15[6] <= dataPath:DP.port17
r15[7] <= dataPath:DP.port17
r15[8] <= dataPath:DP.port17
r15[9] <= dataPath:DP.port17
r15[10] <= dataPath:DP.port17
r15[11] <= dataPath:DP.port17
r15[12] <= dataPath:DP.port17
r15[13] <= dataPath:DP.port17
r15[14] <= dataPath:DP.port17
r15[15] <= dataPath:DP.port17


|finalProject|dataPath:DP
reset => reset.IN2
clk => clk.IN4
r0[0] <= regfile:Reg.r0
r0[1] <= regfile:Reg.r0
r0[2] <= regfile:Reg.r0
r0[3] <= regfile:Reg.r0
r0[4] <= regfile:Reg.r0
r0[5] <= regfile:Reg.r0
r0[6] <= regfile:Reg.r0
r0[7] <= regfile:Reg.r0
r0[8] <= regfile:Reg.r0
r0[9] <= regfile:Reg.r0
r0[10] <= regfile:Reg.r0
r0[11] <= regfile:Reg.r0
r0[12] <= regfile:Reg.r0
r0[13] <= regfile:Reg.r0
r0[14] <= regfile:Reg.r0
r0[15] <= regfile:Reg.r0
r1[0] <= regfile:Reg.r1
r1[1] <= regfile:Reg.r1
r1[2] <= regfile:Reg.r1
r1[3] <= regfile:Reg.r1
r1[4] <= regfile:Reg.r1
r1[5] <= regfile:Reg.r1
r1[6] <= regfile:Reg.r1
r1[7] <= regfile:Reg.r1
r1[8] <= regfile:Reg.r1
r1[9] <= regfile:Reg.r1
r1[10] <= regfile:Reg.r1
r1[11] <= regfile:Reg.r1
r1[12] <= regfile:Reg.r1
r1[13] <= regfile:Reg.r1
r1[14] <= regfile:Reg.r1
r1[15] <= regfile:Reg.r1
r2[0] <= regfile:Reg.r2
r2[1] <= regfile:Reg.r2
r2[2] <= regfile:Reg.r2
r2[3] <= regfile:Reg.r2
r2[4] <= regfile:Reg.r2
r2[5] <= regfile:Reg.r2
r2[6] <= regfile:Reg.r2
r2[7] <= regfile:Reg.r2
r2[8] <= regfile:Reg.r2
r2[9] <= regfile:Reg.r2
r2[10] <= regfile:Reg.r2
r2[11] <= regfile:Reg.r2
r2[12] <= regfile:Reg.r2
r2[13] <= regfile:Reg.r2
r2[14] <= regfile:Reg.r2
r2[15] <= regfile:Reg.r2
r3[0] <= regfile:Reg.r3
r3[1] <= regfile:Reg.r3
r3[2] <= regfile:Reg.r3
r3[3] <= regfile:Reg.r3
r3[4] <= regfile:Reg.r3
r3[5] <= regfile:Reg.r3
r3[6] <= regfile:Reg.r3
r3[7] <= regfile:Reg.r3
r3[8] <= regfile:Reg.r3
r3[9] <= regfile:Reg.r3
r3[10] <= regfile:Reg.r3
r3[11] <= regfile:Reg.r3
r3[12] <= regfile:Reg.r3
r3[13] <= regfile:Reg.r3
r3[14] <= regfile:Reg.r3
r3[15] <= regfile:Reg.r3
r4[0] <= regfile:Reg.r4
r4[1] <= regfile:Reg.r4
r4[2] <= regfile:Reg.r4
r4[3] <= regfile:Reg.r4
r4[4] <= regfile:Reg.r4
r4[5] <= regfile:Reg.r4
r4[6] <= regfile:Reg.r4
r4[7] <= regfile:Reg.r4
r4[8] <= regfile:Reg.r4
r4[9] <= regfile:Reg.r4
r4[10] <= regfile:Reg.r4
r4[11] <= regfile:Reg.r4
r4[12] <= regfile:Reg.r4
r4[13] <= regfile:Reg.r4
r4[14] <= regfile:Reg.r4
r4[15] <= regfile:Reg.r4
r5[0] <= regfile:Reg.r5
r5[1] <= regfile:Reg.r5
r5[2] <= regfile:Reg.r5
r5[3] <= regfile:Reg.r5
r5[4] <= regfile:Reg.r5
r5[5] <= regfile:Reg.r5
r5[6] <= regfile:Reg.r5
r5[7] <= regfile:Reg.r5
r5[8] <= regfile:Reg.r5
r5[9] <= regfile:Reg.r5
r5[10] <= regfile:Reg.r5
r5[11] <= regfile:Reg.r5
r5[12] <= regfile:Reg.r5
r5[13] <= regfile:Reg.r5
r5[14] <= regfile:Reg.r5
r5[15] <= regfile:Reg.r5
r6[0] <= regfile:Reg.r6
r6[1] <= regfile:Reg.r6
r6[2] <= regfile:Reg.r6
r6[3] <= regfile:Reg.r6
r6[4] <= regfile:Reg.r6
r6[5] <= regfile:Reg.r6
r6[6] <= regfile:Reg.r6
r6[7] <= regfile:Reg.r6
r6[8] <= regfile:Reg.r6
r6[9] <= regfile:Reg.r6
r6[10] <= regfile:Reg.r6
r6[11] <= regfile:Reg.r6
r6[12] <= regfile:Reg.r6
r6[13] <= regfile:Reg.r6
r6[14] <= regfile:Reg.r6
r6[15] <= regfile:Reg.r6
r7[0] <= regfile:Reg.r7
r7[1] <= regfile:Reg.r7
r7[2] <= regfile:Reg.r7
r7[3] <= regfile:Reg.r7
r7[4] <= regfile:Reg.r7
r7[5] <= regfile:Reg.r7
r7[6] <= regfile:Reg.r7
r7[7] <= regfile:Reg.r7
r7[8] <= regfile:Reg.r7
r7[9] <= regfile:Reg.r7
r7[10] <= regfile:Reg.r7
r7[11] <= regfile:Reg.r7
r7[12] <= regfile:Reg.r7
r7[13] <= regfile:Reg.r7
r7[14] <= regfile:Reg.r7
r7[15] <= regfile:Reg.r7
r8[0] <= regfile:Reg.r8
r8[1] <= regfile:Reg.r8
r8[2] <= regfile:Reg.r8
r8[3] <= regfile:Reg.r8
r8[4] <= regfile:Reg.r8
r8[5] <= regfile:Reg.r8
r8[6] <= regfile:Reg.r8
r8[7] <= regfile:Reg.r8
r8[8] <= regfile:Reg.r8
r8[9] <= regfile:Reg.r8
r8[10] <= regfile:Reg.r8
r8[11] <= regfile:Reg.r8
r8[12] <= regfile:Reg.r8
r8[13] <= regfile:Reg.r8
r8[14] <= regfile:Reg.r8
r8[15] <= regfile:Reg.r8
r9[0] <= regfile:Reg.r9
r9[1] <= regfile:Reg.r9
r9[2] <= regfile:Reg.r9
r9[3] <= regfile:Reg.r9
r9[4] <= regfile:Reg.r9
r9[5] <= regfile:Reg.r9
r9[6] <= regfile:Reg.r9
r9[7] <= regfile:Reg.r9
r9[8] <= regfile:Reg.r9
r9[9] <= regfile:Reg.r9
r9[10] <= regfile:Reg.r9
r9[11] <= regfile:Reg.r9
r9[12] <= regfile:Reg.r9
r9[13] <= regfile:Reg.r9
r9[14] <= regfile:Reg.r9
r9[15] <= regfile:Reg.r9
r10[0] <= regfile:Reg.r10
r10[1] <= regfile:Reg.r10
r10[2] <= regfile:Reg.r10
r10[3] <= regfile:Reg.r10
r10[4] <= regfile:Reg.r10
r10[5] <= regfile:Reg.r10
r10[6] <= regfile:Reg.r10
r10[7] <= regfile:Reg.r10
r10[8] <= regfile:Reg.r10
r10[9] <= regfile:Reg.r10
r10[10] <= regfile:Reg.r10
r10[11] <= regfile:Reg.r10
r10[12] <= regfile:Reg.r10
r10[13] <= regfile:Reg.r10
r10[14] <= regfile:Reg.r10
r10[15] <= regfile:Reg.r10
r11[0] <= regfile:Reg.r11
r11[1] <= regfile:Reg.r11
r11[2] <= regfile:Reg.r11
r11[3] <= regfile:Reg.r11
r11[4] <= regfile:Reg.r11
r11[5] <= regfile:Reg.r11
r11[6] <= regfile:Reg.r11
r11[7] <= regfile:Reg.r11
r11[8] <= regfile:Reg.r11
r11[9] <= regfile:Reg.r11
r11[10] <= regfile:Reg.r11
r11[11] <= regfile:Reg.r11
r11[12] <= regfile:Reg.r11
r11[13] <= regfile:Reg.r11
r11[14] <= regfile:Reg.r11
r11[15] <= regfile:Reg.r11
r12[0] <= regfile:Reg.r12
r12[1] <= regfile:Reg.r12
r12[2] <= regfile:Reg.r12
r12[3] <= regfile:Reg.r12
r12[4] <= regfile:Reg.r12
r12[5] <= regfile:Reg.r12
r12[6] <= regfile:Reg.r12
r12[7] <= regfile:Reg.r12
r12[8] <= regfile:Reg.r12
r12[9] <= regfile:Reg.r12
r12[10] <= regfile:Reg.r12
r12[11] <= regfile:Reg.r12
r12[12] <= regfile:Reg.r12
r12[13] <= regfile:Reg.r12
r12[14] <= regfile:Reg.r12
r12[15] <= regfile:Reg.r12
r13[0] <= regfile:Reg.r13
r13[1] <= regfile:Reg.r13
r13[2] <= regfile:Reg.r13
r13[3] <= regfile:Reg.r13
r13[4] <= regfile:Reg.r13
r13[5] <= regfile:Reg.r13
r13[6] <= regfile:Reg.r13
r13[7] <= regfile:Reg.r13
r13[8] <= regfile:Reg.r13
r13[9] <= regfile:Reg.r13
r13[10] <= regfile:Reg.r13
r13[11] <= regfile:Reg.r13
r13[12] <= regfile:Reg.r13
r13[13] <= regfile:Reg.r13
r13[14] <= regfile:Reg.r13
r13[15] <= regfile:Reg.r13
r14[0] <= regfile:Reg.r14
r14[1] <= regfile:Reg.r14
r14[2] <= regfile:Reg.r14
r14[3] <= regfile:Reg.r14
r14[4] <= regfile:Reg.r14
r14[5] <= regfile:Reg.r14
r14[6] <= regfile:Reg.r14
r14[7] <= regfile:Reg.r14
r14[8] <= regfile:Reg.r14
r14[9] <= regfile:Reg.r14
r14[10] <= regfile:Reg.r14
r14[11] <= regfile:Reg.r14
r14[12] <= regfile:Reg.r14
r14[13] <= regfile:Reg.r14
r14[14] <= regfile:Reg.r14
r14[15] <= regfile:Reg.r14
r15[0] <= regfile:Reg.r15
r15[1] <= regfile:Reg.r15
r15[2] <= regfile:Reg.r15
r15[3] <= regfile:Reg.r15
r15[4] <= regfile:Reg.r15
r15[5] <= regfile:Reg.r15
r15[6] <= regfile:Reg.r15
r15[7] <= regfile:Reg.r15
r15[8] <= regfile:Reg.r15
r15[9] <= regfile:Reg.r15
r15[10] <= regfile:Reg.r15
r15[11] <= regfile:Reg.r15
r15[12] <= regfile:Reg.r15
r15[13] <= regfile:Reg.r15
r15[14] <= regfile:Reg.r15
r15[15] <= regfile:Reg.r15


|finalProject|dataPath:DP|regfile:Reg
clk => RAM[0][0].CLK
clk => RAM[0][1].CLK
clk => RAM[0][2].CLK
clk => RAM[0][3].CLK
clk => RAM[0][4].CLK
clk => RAM[0][5].CLK
clk => RAM[0][6].CLK
clk => RAM[0][7].CLK
clk => RAM[0][8].CLK
clk => RAM[0][9].CLK
clk => RAM[0][10].CLK
clk => RAM[0][11].CLK
clk => RAM[0][12].CLK
clk => RAM[0][13].CLK
clk => RAM[0][14].CLK
clk => RAM[0][15].CLK
clk => RAM[1][0].CLK
clk => RAM[1][1].CLK
clk => RAM[1][2].CLK
clk => RAM[1][3].CLK
clk => RAM[1][4].CLK
clk => RAM[1][5].CLK
clk => RAM[1][6].CLK
clk => RAM[1][7].CLK
clk => RAM[1][8].CLK
clk => RAM[1][9].CLK
clk => RAM[1][10].CLK
clk => RAM[1][11].CLK
clk => RAM[1][12].CLK
clk => RAM[1][13].CLK
clk => RAM[1][14].CLK
clk => RAM[1][15].CLK
clk => RAM[2][0].CLK
clk => RAM[2][1].CLK
clk => RAM[2][2].CLK
clk => RAM[2][3].CLK
clk => RAM[2][4].CLK
clk => RAM[2][5].CLK
clk => RAM[2][6].CLK
clk => RAM[2][7].CLK
clk => RAM[2][8].CLK
clk => RAM[2][9].CLK
clk => RAM[2][10].CLK
clk => RAM[2][11].CLK
clk => RAM[2][12].CLK
clk => RAM[2][13].CLK
clk => RAM[2][14].CLK
clk => RAM[2][15].CLK
clk => RAM[3][0].CLK
clk => RAM[3][1].CLK
clk => RAM[3][2].CLK
clk => RAM[3][3].CLK
clk => RAM[3][4].CLK
clk => RAM[3][5].CLK
clk => RAM[3][6].CLK
clk => RAM[3][7].CLK
clk => RAM[3][8].CLK
clk => RAM[3][9].CLK
clk => RAM[3][10].CLK
clk => RAM[3][11].CLK
clk => RAM[3][12].CLK
clk => RAM[3][13].CLK
clk => RAM[3][14].CLK
clk => RAM[3][15].CLK
clk => RAM[4][0].CLK
clk => RAM[4][1].CLK
clk => RAM[4][2].CLK
clk => RAM[4][3].CLK
clk => RAM[4][4].CLK
clk => RAM[4][5].CLK
clk => RAM[4][6].CLK
clk => RAM[4][7].CLK
clk => RAM[4][8].CLK
clk => RAM[4][9].CLK
clk => RAM[4][10].CLK
clk => RAM[4][11].CLK
clk => RAM[4][12].CLK
clk => RAM[4][13].CLK
clk => RAM[4][14].CLK
clk => RAM[4][15].CLK
clk => RAM[5][0].CLK
clk => RAM[5][1].CLK
clk => RAM[5][2].CLK
clk => RAM[5][3].CLK
clk => RAM[5][4].CLK
clk => RAM[5][5].CLK
clk => RAM[5][6].CLK
clk => RAM[5][7].CLK
clk => RAM[5][8].CLK
clk => RAM[5][9].CLK
clk => RAM[5][10].CLK
clk => RAM[5][11].CLK
clk => RAM[5][12].CLK
clk => RAM[5][13].CLK
clk => RAM[5][14].CLK
clk => RAM[5][15].CLK
clk => RAM[6][0].CLK
clk => RAM[6][1].CLK
clk => RAM[6][2].CLK
clk => RAM[6][3].CLK
clk => RAM[6][4].CLK
clk => RAM[6][5].CLK
clk => RAM[6][6].CLK
clk => RAM[6][7].CLK
clk => RAM[6][8].CLK
clk => RAM[6][9].CLK
clk => RAM[6][10].CLK
clk => RAM[6][11].CLK
clk => RAM[6][12].CLK
clk => RAM[6][13].CLK
clk => RAM[6][14].CLK
clk => RAM[6][15].CLK
clk => RAM[7][0].CLK
clk => RAM[7][1].CLK
clk => RAM[7][2].CLK
clk => RAM[7][3].CLK
clk => RAM[7][4].CLK
clk => RAM[7][5].CLK
clk => RAM[7][6].CLK
clk => RAM[7][7].CLK
clk => RAM[7][8].CLK
clk => RAM[7][9].CLK
clk => RAM[7][10].CLK
clk => RAM[7][11].CLK
clk => RAM[7][12].CLK
clk => RAM[7][13].CLK
clk => RAM[7][14].CLK
clk => RAM[7][15].CLK
clk => RAM[8][0].CLK
clk => RAM[8][1].CLK
clk => RAM[8][2].CLK
clk => RAM[8][3].CLK
clk => RAM[8][4].CLK
clk => RAM[8][5].CLK
clk => RAM[8][6].CLK
clk => RAM[8][7].CLK
clk => RAM[8][8].CLK
clk => RAM[8][9].CLK
clk => RAM[8][10].CLK
clk => RAM[8][11].CLK
clk => RAM[8][12].CLK
clk => RAM[8][13].CLK
clk => RAM[8][14].CLK
clk => RAM[8][15].CLK
clk => RAM[9][0].CLK
clk => RAM[9][1].CLK
clk => RAM[9][2].CLK
clk => RAM[9][3].CLK
clk => RAM[9][4].CLK
clk => RAM[9][5].CLK
clk => RAM[9][6].CLK
clk => RAM[9][7].CLK
clk => RAM[9][8].CLK
clk => RAM[9][9].CLK
clk => RAM[9][10].CLK
clk => RAM[9][11].CLK
clk => RAM[9][12].CLK
clk => RAM[9][13].CLK
clk => RAM[9][14].CLK
clk => RAM[9][15].CLK
clk => RAM[10][0].CLK
clk => RAM[10][1].CLK
clk => RAM[10][2].CLK
clk => RAM[10][3].CLK
clk => RAM[10][4].CLK
clk => RAM[10][5].CLK
clk => RAM[10][6].CLK
clk => RAM[10][7].CLK
clk => RAM[10][8].CLK
clk => RAM[10][9].CLK
clk => RAM[10][10].CLK
clk => RAM[10][11].CLK
clk => RAM[10][12].CLK
clk => RAM[10][13].CLK
clk => RAM[10][14].CLK
clk => RAM[10][15].CLK
clk => RAM[11][0].CLK
clk => RAM[11][1].CLK
clk => RAM[11][2].CLK
clk => RAM[11][3].CLK
clk => RAM[11][4].CLK
clk => RAM[11][5].CLK
clk => RAM[11][6].CLK
clk => RAM[11][7].CLK
clk => RAM[11][8].CLK
clk => RAM[11][9].CLK
clk => RAM[11][10].CLK
clk => RAM[11][11].CLK
clk => RAM[11][12].CLK
clk => RAM[11][13].CLK
clk => RAM[11][14].CLK
clk => RAM[11][15].CLK
clk => RAM[12][0].CLK
clk => RAM[12][1].CLK
clk => RAM[12][2].CLK
clk => RAM[12][3].CLK
clk => RAM[12][4].CLK
clk => RAM[12][5].CLK
clk => RAM[12][6].CLK
clk => RAM[12][7].CLK
clk => RAM[12][8].CLK
clk => RAM[12][9].CLK
clk => RAM[12][10].CLK
clk => RAM[12][11].CLK
clk => RAM[12][12].CLK
clk => RAM[12][13].CLK
clk => RAM[12][14].CLK
clk => RAM[12][15].CLK
clk => RAM[13][0].CLK
clk => RAM[13][1].CLK
clk => RAM[13][2].CLK
clk => RAM[13][3].CLK
clk => RAM[13][4].CLK
clk => RAM[13][5].CLK
clk => RAM[13][6].CLK
clk => RAM[13][7].CLK
clk => RAM[13][8].CLK
clk => RAM[13][9].CLK
clk => RAM[13][10].CLK
clk => RAM[13][11].CLK
clk => RAM[13][12].CLK
clk => RAM[13][13].CLK
clk => RAM[13][14].CLK
clk => RAM[13][15].CLK
clk => RAM[14][0].CLK
clk => RAM[14][1].CLK
clk => RAM[14][2].CLK
clk => RAM[14][3].CLK
clk => RAM[14][4].CLK
clk => RAM[14][5].CLK
clk => RAM[14][6].CLK
clk => RAM[14][7].CLK
clk => RAM[14][8].CLK
clk => RAM[14][9].CLK
clk => RAM[14][10].CLK
clk => RAM[14][11].CLK
clk => RAM[14][12].CLK
clk => RAM[14][13].CLK
clk => RAM[14][14].CLK
clk => RAM[14][15].CLK
clk => RAM[15][0].CLK
clk => RAM[15][1].CLK
clk => RAM[15][2].CLK
clk => RAM[15][3].CLK
clk => RAM[15][4].CLK
clk => RAM[15][5].CLK
clk => RAM[15][6].CLK
clk => RAM[15][7].CLK
clk => RAM[15][8].CLK
clk => RAM[15][9].CLK
clk => RAM[15][10].CLK
clk => RAM[15][11].CLK
clk => RAM[15][12].CLK
clk => RAM[15][13].CLK
clk => RAM[15][14].CLK
clk => RAM[15][15].CLK
regwrite => RAM[0][0].ENA
regwrite => RAM[0][1].ENA
regwrite => RAM[0][2].ENA
regwrite => RAM[0][3].ENA
regwrite => RAM[0][4].ENA
regwrite => RAM[0][5].ENA
regwrite => RAM[0][6].ENA
regwrite => RAM[0][7].ENA
regwrite => RAM[0][8].ENA
regwrite => RAM[0][9].ENA
regwrite => RAM[0][10].ENA
regwrite => RAM[0][11].ENA
regwrite => RAM[0][12].ENA
regwrite => RAM[0][13].ENA
regwrite => RAM[0][14].ENA
regwrite => RAM[0][15].ENA
regwrite => RAM[1][0].ENA
regwrite => RAM[1][1].ENA
regwrite => RAM[1][2].ENA
regwrite => RAM[1][3].ENA
regwrite => RAM[1][4].ENA
regwrite => RAM[1][5].ENA
regwrite => RAM[1][6].ENA
regwrite => RAM[1][7].ENA
regwrite => RAM[1][8].ENA
regwrite => RAM[1][9].ENA
regwrite => RAM[1][10].ENA
regwrite => RAM[1][11].ENA
regwrite => RAM[1][12].ENA
regwrite => RAM[1][13].ENA
regwrite => RAM[1][14].ENA
regwrite => RAM[1][15].ENA
regwrite => RAM[2][0].ENA
regwrite => RAM[2][1].ENA
regwrite => RAM[2][2].ENA
regwrite => RAM[2][3].ENA
regwrite => RAM[2][4].ENA
regwrite => RAM[2][5].ENA
regwrite => RAM[2][6].ENA
regwrite => RAM[2][7].ENA
regwrite => RAM[2][8].ENA
regwrite => RAM[2][9].ENA
regwrite => RAM[2][10].ENA
regwrite => RAM[2][11].ENA
regwrite => RAM[2][12].ENA
regwrite => RAM[2][13].ENA
regwrite => RAM[2][14].ENA
regwrite => RAM[2][15].ENA
regwrite => RAM[3][0].ENA
regwrite => RAM[3][1].ENA
regwrite => RAM[3][2].ENA
regwrite => RAM[3][3].ENA
regwrite => RAM[3][4].ENA
regwrite => RAM[3][5].ENA
regwrite => RAM[3][6].ENA
regwrite => RAM[3][7].ENA
regwrite => RAM[3][8].ENA
regwrite => RAM[3][9].ENA
regwrite => RAM[3][10].ENA
regwrite => RAM[3][11].ENA
regwrite => RAM[3][12].ENA
regwrite => RAM[3][13].ENA
regwrite => RAM[3][14].ENA
regwrite => RAM[3][15].ENA
regwrite => RAM[4][0].ENA
regwrite => RAM[4][1].ENA
regwrite => RAM[4][2].ENA
regwrite => RAM[4][3].ENA
regwrite => RAM[4][4].ENA
regwrite => RAM[4][5].ENA
regwrite => RAM[4][6].ENA
regwrite => RAM[4][7].ENA
regwrite => RAM[4][8].ENA
regwrite => RAM[4][9].ENA
regwrite => RAM[4][10].ENA
regwrite => RAM[4][11].ENA
regwrite => RAM[4][12].ENA
regwrite => RAM[4][13].ENA
regwrite => RAM[4][14].ENA
regwrite => RAM[4][15].ENA
regwrite => RAM[5][0].ENA
regwrite => RAM[5][1].ENA
regwrite => RAM[5][2].ENA
regwrite => RAM[5][3].ENA
regwrite => RAM[5][4].ENA
regwrite => RAM[5][5].ENA
regwrite => RAM[5][6].ENA
regwrite => RAM[5][7].ENA
regwrite => RAM[5][8].ENA
regwrite => RAM[5][9].ENA
regwrite => RAM[5][10].ENA
regwrite => RAM[5][11].ENA
regwrite => RAM[5][12].ENA
regwrite => RAM[5][13].ENA
regwrite => RAM[5][14].ENA
regwrite => RAM[5][15].ENA
regwrite => RAM[6][0].ENA
regwrite => RAM[6][1].ENA
regwrite => RAM[6][2].ENA
regwrite => RAM[6][3].ENA
regwrite => RAM[6][4].ENA
regwrite => RAM[6][5].ENA
regwrite => RAM[6][6].ENA
regwrite => RAM[6][7].ENA
regwrite => RAM[6][8].ENA
regwrite => RAM[6][9].ENA
regwrite => RAM[6][10].ENA
regwrite => RAM[6][11].ENA
regwrite => RAM[6][12].ENA
regwrite => RAM[6][13].ENA
regwrite => RAM[6][14].ENA
regwrite => RAM[6][15].ENA
regwrite => RAM[7][0].ENA
regwrite => RAM[7][1].ENA
regwrite => RAM[7][2].ENA
regwrite => RAM[7][3].ENA
regwrite => RAM[7][4].ENA
regwrite => RAM[7][5].ENA
regwrite => RAM[7][6].ENA
regwrite => RAM[7][7].ENA
regwrite => RAM[7][8].ENA
regwrite => RAM[7][9].ENA
regwrite => RAM[7][10].ENA
regwrite => RAM[7][11].ENA
regwrite => RAM[7][12].ENA
regwrite => RAM[7][13].ENA
regwrite => RAM[7][14].ENA
regwrite => RAM[7][15].ENA
regwrite => RAM[8][0].ENA
regwrite => RAM[8][1].ENA
regwrite => RAM[8][2].ENA
regwrite => RAM[8][3].ENA
regwrite => RAM[8][4].ENA
regwrite => RAM[8][5].ENA
regwrite => RAM[8][6].ENA
regwrite => RAM[8][7].ENA
regwrite => RAM[8][8].ENA
regwrite => RAM[8][9].ENA
regwrite => RAM[8][10].ENA
regwrite => RAM[8][11].ENA
regwrite => RAM[8][12].ENA
regwrite => RAM[8][13].ENA
regwrite => RAM[8][14].ENA
regwrite => RAM[8][15].ENA
regwrite => RAM[9][0].ENA
regwrite => RAM[9][1].ENA
regwrite => RAM[9][2].ENA
regwrite => RAM[9][3].ENA
regwrite => RAM[9][4].ENA
regwrite => RAM[9][5].ENA
regwrite => RAM[9][6].ENA
regwrite => RAM[9][7].ENA
regwrite => RAM[9][8].ENA
regwrite => RAM[9][9].ENA
regwrite => RAM[9][10].ENA
regwrite => RAM[9][11].ENA
regwrite => RAM[9][12].ENA
regwrite => RAM[9][13].ENA
regwrite => RAM[9][14].ENA
regwrite => RAM[9][15].ENA
regwrite => RAM[10][0].ENA
regwrite => RAM[10][1].ENA
regwrite => RAM[10][2].ENA
regwrite => RAM[10][3].ENA
regwrite => RAM[10][4].ENA
regwrite => RAM[10][5].ENA
regwrite => RAM[10][6].ENA
regwrite => RAM[10][7].ENA
regwrite => RAM[10][8].ENA
regwrite => RAM[10][9].ENA
regwrite => RAM[10][10].ENA
regwrite => RAM[10][11].ENA
regwrite => RAM[10][12].ENA
regwrite => RAM[10][13].ENA
regwrite => RAM[10][14].ENA
regwrite => RAM[10][15].ENA
regwrite => RAM[11][0].ENA
regwrite => RAM[11][1].ENA
regwrite => RAM[11][2].ENA
regwrite => RAM[11][3].ENA
regwrite => RAM[11][4].ENA
regwrite => RAM[11][5].ENA
regwrite => RAM[11][6].ENA
regwrite => RAM[11][7].ENA
regwrite => RAM[11][8].ENA
regwrite => RAM[11][9].ENA
regwrite => RAM[11][10].ENA
regwrite => RAM[11][11].ENA
regwrite => RAM[11][12].ENA
regwrite => RAM[11][13].ENA
regwrite => RAM[11][14].ENA
regwrite => RAM[11][15].ENA
regwrite => RAM[12][0].ENA
regwrite => RAM[12][1].ENA
regwrite => RAM[12][2].ENA
regwrite => RAM[12][3].ENA
regwrite => RAM[12][4].ENA
regwrite => RAM[12][5].ENA
regwrite => RAM[12][6].ENA
regwrite => RAM[12][7].ENA
regwrite => RAM[12][8].ENA
regwrite => RAM[12][9].ENA
regwrite => RAM[12][10].ENA
regwrite => RAM[12][11].ENA
regwrite => RAM[12][12].ENA
regwrite => RAM[12][13].ENA
regwrite => RAM[12][14].ENA
regwrite => RAM[12][15].ENA
regwrite => RAM[13][0].ENA
regwrite => RAM[13][1].ENA
regwrite => RAM[13][2].ENA
regwrite => RAM[13][3].ENA
regwrite => RAM[13][4].ENA
regwrite => RAM[13][5].ENA
regwrite => RAM[13][6].ENA
regwrite => RAM[13][7].ENA
regwrite => RAM[13][8].ENA
regwrite => RAM[13][9].ENA
regwrite => RAM[13][10].ENA
regwrite => RAM[13][11].ENA
regwrite => RAM[13][12].ENA
regwrite => RAM[13][13].ENA
regwrite => RAM[13][14].ENA
regwrite => RAM[13][15].ENA
regwrite => RAM[14][0].ENA
regwrite => RAM[14][1].ENA
regwrite => RAM[14][2].ENA
regwrite => RAM[14][3].ENA
regwrite => RAM[14][4].ENA
regwrite => RAM[14][5].ENA
regwrite => RAM[14][6].ENA
regwrite => RAM[14][7].ENA
regwrite => RAM[14][8].ENA
regwrite => RAM[14][9].ENA
regwrite => RAM[14][10].ENA
regwrite => RAM[14][11].ENA
regwrite => RAM[14][12].ENA
regwrite => RAM[14][13].ENA
regwrite => RAM[14][14].ENA
regwrite => RAM[14][15].ENA
regwrite => RAM[15][0].ENA
regwrite => RAM[15][1].ENA
regwrite => RAM[15][2].ENA
regwrite => RAM[15][3].ENA
regwrite => RAM[15][4].ENA
regwrite => RAM[15][5].ENA
regwrite => RAM[15][6].ENA
regwrite => RAM[15][7].ENA
regwrite => RAM[15][8].ENA
regwrite => RAM[15][9].ENA
regwrite => RAM[15][10].ENA
regwrite => RAM[15][11].ENA
regwrite => RAM[15][12].ENA
regwrite => RAM[15][13].ENA
regwrite => RAM[15][14].ENA
regwrite => RAM[15][15].ENA
ra1[0] => WideOr0.IN0
ra1[0] => Mux0.IN3
ra1[0] => Mux1.IN3
ra1[0] => Mux2.IN3
ra1[0] => Mux3.IN3
ra1[0] => Mux4.IN3
ra1[0] => Mux5.IN3
ra1[0] => Mux6.IN3
ra1[0] => Mux7.IN3
ra1[0] => Mux8.IN3
ra1[0] => Mux9.IN3
ra1[0] => Mux10.IN3
ra1[0] => Mux11.IN3
ra1[0] => Mux12.IN3
ra1[0] => Mux13.IN3
ra1[0] => Mux14.IN3
ra1[0] => Mux15.IN3
ra1[1] => WideOr0.IN1
ra1[1] => Mux0.IN2
ra1[1] => Mux1.IN2
ra1[1] => Mux2.IN2
ra1[1] => Mux3.IN2
ra1[1] => Mux4.IN2
ra1[1] => Mux5.IN2
ra1[1] => Mux6.IN2
ra1[1] => Mux7.IN2
ra1[1] => Mux8.IN2
ra1[1] => Mux9.IN2
ra1[1] => Mux10.IN2
ra1[1] => Mux11.IN2
ra1[1] => Mux12.IN2
ra1[1] => Mux13.IN2
ra1[1] => Mux14.IN2
ra1[1] => Mux15.IN2
ra1[2] => WideOr0.IN2
ra1[2] => Mux0.IN1
ra1[2] => Mux1.IN1
ra1[2] => Mux2.IN1
ra1[2] => Mux3.IN1
ra1[2] => Mux4.IN1
ra1[2] => Mux5.IN1
ra1[2] => Mux6.IN1
ra1[2] => Mux7.IN1
ra1[2] => Mux8.IN1
ra1[2] => Mux9.IN1
ra1[2] => Mux10.IN1
ra1[2] => Mux11.IN1
ra1[2] => Mux12.IN1
ra1[2] => Mux13.IN1
ra1[2] => Mux14.IN1
ra1[2] => Mux15.IN1
ra1[3] => WideOr0.IN3
ra1[3] => Mux0.IN0
ra1[3] => Mux1.IN0
ra1[3] => Mux2.IN0
ra1[3] => Mux3.IN0
ra1[3] => Mux4.IN0
ra1[3] => Mux5.IN0
ra1[3] => Mux6.IN0
ra1[3] => Mux7.IN0
ra1[3] => Mux8.IN0
ra1[3] => Mux9.IN0
ra1[3] => Mux10.IN0
ra1[3] => Mux11.IN0
ra1[3] => Mux12.IN0
ra1[3] => Mux13.IN0
ra1[3] => Mux14.IN0
ra1[3] => Mux15.IN0
ra2[0] => WideOr1.IN0
ra2[0] => Mux16.IN3
ra2[0] => Mux17.IN3
ra2[0] => Mux18.IN3
ra2[0] => Mux19.IN3
ra2[0] => Mux20.IN3
ra2[0] => Mux21.IN3
ra2[0] => Mux22.IN3
ra2[0] => Mux23.IN3
ra2[0] => Mux24.IN3
ra2[0] => Mux25.IN3
ra2[0] => Mux26.IN3
ra2[0] => Mux27.IN3
ra2[0] => Mux28.IN3
ra2[0] => Mux29.IN3
ra2[0] => Mux30.IN3
ra2[0] => Mux31.IN3
ra2[1] => WideOr1.IN1
ra2[1] => Mux16.IN2
ra2[1] => Mux17.IN2
ra2[1] => Mux18.IN2
ra2[1] => Mux19.IN2
ra2[1] => Mux20.IN2
ra2[1] => Mux21.IN2
ra2[1] => Mux22.IN2
ra2[1] => Mux23.IN2
ra2[1] => Mux24.IN2
ra2[1] => Mux25.IN2
ra2[1] => Mux26.IN2
ra2[1] => Mux27.IN2
ra2[1] => Mux28.IN2
ra2[1] => Mux29.IN2
ra2[1] => Mux30.IN2
ra2[1] => Mux31.IN2
ra2[2] => WideOr1.IN2
ra2[2] => Mux16.IN1
ra2[2] => Mux17.IN1
ra2[2] => Mux18.IN1
ra2[2] => Mux19.IN1
ra2[2] => Mux20.IN1
ra2[2] => Mux21.IN1
ra2[2] => Mux22.IN1
ra2[2] => Mux23.IN1
ra2[2] => Mux24.IN1
ra2[2] => Mux25.IN1
ra2[2] => Mux26.IN1
ra2[2] => Mux27.IN1
ra2[2] => Mux28.IN1
ra2[2] => Mux29.IN1
ra2[2] => Mux30.IN1
ra2[2] => Mux31.IN1
ra2[3] => WideOr1.IN3
ra2[3] => Mux16.IN0
ra2[3] => Mux17.IN0
ra2[3] => Mux18.IN0
ra2[3] => Mux19.IN0
ra2[3] => Mux20.IN0
ra2[3] => Mux21.IN0
ra2[3] => Mux22.IN0
ra2[3] => Mux23.IN0
ra2[3] => Mux24.IN0
ra2[3] => Mux25.IN0
ra2[3] => Mux26.IN0
ra2[3] => Mux27.IN0
ra2[3] => Mux28.IN0
ra2[3] => Mux29.IN0
ra2[3] => Mux30.IN0
ra2[3] => Mux31.IN0
wa[0] => Decoder0.IN3
wa[1] => Decoder0.IN2
wa[2] => Decoder0.IN1
wa[3] => Decoder0.IN0
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[0] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[1] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[2] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[3] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[4] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[5] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[6] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[7] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[8] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[9] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[10] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[11] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[12] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[13] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[14] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
wd[15] => RAM.DATAB
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
r0[0] <= RAM[0][0].DB_MAX_OUTPUT_PORT_TYPE
r0[1] <= RAM[0][1].DB_MAX_OUTPUT_PORT_TYPE
r0[2] <= RAM[0][2].DB_MAX_OUTPUT_PORT_TYPE
r0[3] <= RAM[0][3].DB_MAX_OUTPUT_PORT_TYPE
r0[4] <= RAM[0][4].DB_MAX_OUTPUT_PORT_TYPE
r0[5] <= RAM[0][5].DB_MAX_OUTPUT_PORT_TYPE
r0[6] <= RAM[0][6].DB_MAX_OUTPUT_PORT_TYPE
r0[7] <= RAM[0][7].DB_MAX_OUTPUT_PORT_TYPE
r0[8] <= RAM[0][8].DB_MAX_OUTPUT_PORT_TYPE
r0[9] <= RAM[0][9].DB_MAX_OUTPUT_PORT_TYPE
r0[10] <= RAM[0][10].DB_MAX_OUTPUT_PORT_TYPE
r0[11] <= RAM[0][11].DB_MAX_OUTPUT_PORT_TYPE
r0[12] <= RAM[0][12].DB_MAX_OUTPUT_PORT_TYPE
r0[13] <= RAM[0][13].DB_MAX_OUTPUT_PORT_TYPE
r0[14] <= RAM[0][14].DB_MAX_OUTPUT_PORT_TYPE
r0[15] <= RAM[0][15].DB_MAX_OUTPUT_PORT_TYPE
r1[0] <= RAM[1][0].DB_MAX_OUTPUT_PORT_TYPE
r1[1] <= RAM[1][1].DB_MAX_OUTPUT_PORT_TYPE
r1[2] <= RAM[1][2].DB_MAX_OUTPUT_PORT_TYPE
r1[3] <= RAM[1][3].DB_MAX_OUTPUT_PORT_TYPE
r1[4] <= RAM[1][4].DB_MAX_OUTPUT_PORT_TYPE
r1[5] <= RAM[1][5].DB_MAX_OUTPUT_PORT_TYPE
r1[6] <= RAM[1][6].DB_MAX_OUTPUT_PORT_TYPE
r1[7] <= RAM[1][7].DB_MAX_OUTPUT_PORT_TYPE
r1[8] <= RAM[1][8].DB_MAX_OUTPUT_PORT_TYPE
r1[9] <= RAM[1][9].DB_MAX_OUTPUT_PORT_TYPE
r1[10] <= RAM[1][10].DB_MAX_OUTPUT_PORT_TYPE
r1[11] <= RAM[1][11].DB_MAX_OUTPUT_PORT_TYPE
r1[12] <= RAM[1][12].DB_MAX_OUTPUT_PORT_TYPE
r1[13] <= RAM[1][13].DB_MAX_OUTPUT_PORT_TYPE
r1[14] <= RAM[1][14].DB_MAX_OUTPUT_PORT_TYPE
r1[15] <= RAM[1][15].DB_MAX_OUTPUT_PORT_TYPE
r2[0] <= RAM[2][0].DB_MAX_OUTPUT_PORT_TYPE
r2[1] <= RAM[2][1].DB_MAX_OUTPUT_PORT_TYPE
r2[2] <= RAM[2][2].DB_MAX_OUTPUT_PORT_TYPE
r2[3] <= RAM[2][3].DB_MAX_OUTPUT_PORT_TYPE
r2[4] <= RAM[2][4].DB_MAX_OUTPUT_PORT_TYPE
r2[5] <= RAM[2][5].DB_MAX_OUTPUT_PORT_TYPE
r2[6] <= RAM[2][6].DB_MAX_OUTPUT_PORT_TYPE
r2[7] <= RAM[2][7].DB_MAX_OUTPUT_PORT_TYPE
r2[8] <= RAM[2][8].DB_MAX_OUTPUT_PORT_TYPE
r2[9] <= RAM[2][9].DB_MAX_OUTPUT_PORT_TYPE
r2[10] <= RAM[2][10].DB_MAX_OUTPUT_PORT_TYPE
r2[11] <= RAM[2][11].DB_MAX_OUTPUT_PORT_TYPE
r2[12] <= RAM[2][12].DB_MAX_OUTPUT_PORT_TYPE
r2[13] <= RAM[2][13].DB_MAX_OUTPUT_PORT_TYPE
r2[14] <= RAM[2][14].DB_MAX_OUTPUT_PORT_TYPE
r2[15] <= RAM[2][15].DB_MAX_OUTPUT_PORT_TYPE
r3[0] <= RAM[3][0].DB_MAX_OUTPUT_PORT_TYPE
r3[1] <= RAM[3][1].DB_MAX_OUTPUT_PORT_TYPE
r3[2] <= RAM[3][2].DB_MAX_OUTPUT_PORT_TYPE
r3[3] <= RAM[3][3].DB_MAX_OUTPUT_PORT_TYPE
r3[4] <= RAM[3][4].DB_MAX_OUTPUT_PORT_TYPE
r3[5] <= RAM[3][5].DB_MAX_OUTPUT_PORT_TYPE
r3[6] <= RAM[3][6].DB_MAX_OUTPUT_PORT_TYPE
r3[7] <= RAM[3][7].DB_MAX_OUTPUT_PORT_TYPE
r3[8] <= RAM[3][8].DB_MAX_OUTPUT_PORT_TYPE
r3[9] <= RAM[3][9].DB_MAX_OUTPUT_PORT_TYPE
r3[10] <= RAM[3][10].DB_MAX_OUTPUT_PORT_TYPE
r3[11] <= RAM[3][11].DB_MAX_OUTPUT_PORT_TYPE
r3[12] <= RAM[3][12].DB_MAX_OUTPUT_PORT_TYPE
r3[13] <= RAM[3][13].DB_MAX_OUTPUT_PORT_TYPE
r3[14] <= RAM[3][14].DB_MAX_OUTPUT_PORT_TYPE
r3[15] <= RAM[3][15].DB_MAX_OUTPUT_PORT_TYPE
r4[0] <= RAM[4][0].DB_MAX_OUTPUT_PORT_TYPE
r4[1] <= RAM[4][1].DB_MAX_OUTPUT_PORT_TYPE
r4[2] <= RAM[4][2].DB_MAX_OUTPUT_PORT_TYPE
r4[3] <= RAM[4][3].DB_MAX_OUTPUT_PORT_TYPE
r4[4] <= RAM[4][4].DB_MAX_OUTPUT_PORT_TYPE
r4[5] <= RAM[4][5].DB_MAX_OUTPUT_PORT_TYPE
r4[6] <= RAM[4][6].DB_MAX_OUTPUT_PORT_TYPE
r4[7] <= RAM[4][7].DB_MAX_OUTPUT_PORT_TYPE
r4[8] <= RAM[4][8].DB_MAX_OUTPUT_PORT_TYPE
r4[9] <= RAM[4][9].DB_MAX_OUTPUT_PORT_TYPE
r4[10] <= RAM[4][10].DB_MAX_OUTPUT_PORT_TYPE
r4[11] <= RAM[4][11].DB_MAX_OUTPUT_PORT_TYPE
r4[12] <= RAM[4][12].DB_MAX_OUTPUT_PORT_TYPE
r4[13] <= RAM[4][13].DB_MAX_OUTPUT_PORT_TYPE
r4[14] <= RAM[4][14].DB_MAX_OUTPUT_PORT_TYPE
r4[15] <= RAM[4][15].DB_MAX_OUTPUT_PORT_TYPE
r5[0] <= RAM[5][0].DB_MAX_OUTPUT_PORT_TYPE
r5[1] <= RAM[5][1].DB_MAX_OUTPUT_PORT_TYPE
r5[2] <= RAM[5][2].DB_MAX_OUTPUT_PORT_TYPE
r5[3] <= RAM[5][3].DB_MAX_OUTPUT_PORT_TYPE
r5[4] <= RAM[5][4].DB_MAX_OUTPUT_PORT_TYPE
r5[5] <= RAM[5][5].DB_MAX_OUTPUT_PORT_TYPE
r5[6] <= RAM[5][6].DB_MAX_OUTPUT_PORT_TYPE
r5[7] <= RAM[5][7].DB_MAX_OUTPUT_PORT_TYPE
r5[8] <= RAM[5][8].DB_MAX_OUTPUT_PORT_TYPE
r5[9] <= RAM[5][9].DB_MAX_OUTPUT_PORT_TYPE
r5[10] <= RAM[5][10].DB_MAX_OUTPUT_PORT_TYPE
r5[11] <= RAM[5][11].DB_MAX_OUTPUT_PORT_TYPE
r5[12] <= RAM[5][12].DB_MAX_OUTPUT_PORT_TYPE
r5[13] <= RAM[5][13].DB_MAX_OUTPUT_PORT_TYPE
r5[14] <= RAM[5][14].DB_MAX_OUTPUT_PORT_TYPE
r5[15] <= RAM[5][15].DB_MAX_OUTPUT_PORT_TYPE
r6[0] <= RAM[6][0].DB_MAX_OUTPUT_PORT_TYPE
r6[1] <= RAM[6][1].DB_MAX_OUTPUT_PORT_TYPE
r6[2] <= RAM[6][2].DB_MAX_OUTPUT_PORT_TYPE
r6[3] <= RAM[6][3].DB_MAX_OUTPUT_PORT_TYPE
r6[4] <= RAM[6][4].DB_MAX_OUTPUT_PORT_TYPE
r6[5] <= RAM[6][5].DB_MAX_OUTPUT_PORT_TYPE
r6[6] <= RAM[6][6].DB_MAX_OUTPUT_PORT_TYPE
r6[7] <= RAM[6][7].DB_MAX_OUTPUT_PORT_TYPE
r6[8] <= RAM[6][8].DB_MAX_OUTPUT_PORT_TYPE
r6[9] <= RAM[6][9].DB_MAX_OUTPUT_PORT_TYPE
r6[10] <= RAM[6][10].DB_MAX_OUTPUT_PORT_TYPE
r6[11] <= RAM[6][11].DB_MAX_OUTPUT_PORT_TYPE
r6[12] <= RAM[6][12].DB_MAX_OUTPUT_PORT_TYPE
r6[13] <= RAM[6][13].DB_MAX_OUTPUT_PORT_TYPE
r6[14] <= RAM[6][14].DB_MAX_OUTPUT_PORT_TYPE
r6[15] <= RAM[6][15].DB_MAX_OUTPUT_PORT_TYPE
r7[0] <= RAM[7][0].DB_MAX_OUTPUT_PORT_TYPE
r7[1] <= RAM[7][1].DB_MAX_OUTPUT_PORT_TYPE
r7[2] <= RAM[7][2].DB_MAX_OUTPUT_PORT_TYPE
r7[3] <= RAM[7][3].DB_MAX_OUTPUT_PORT_TYPE
r7[4] <= RAM[7][4].DB_MAX_OUTPUT_PORT_TYPE
r7[5] <= RAM[7][5].DB_MAX_OUTPUT_PORT_TYPE
r7[6] <= RAM[7][6].DB_MAX_OUTPUT_PORT_TYPE
r7[7] <= RAM[7][7].DB_MAX_OUTPUT_PORT_TYPE
r7[8] <= RAM[7][8].DB_MAX_OUTPUT_PORT_TYPE
r7[9] <= RAM[7][9].DB_MAX_OUTPUT_PORT_TYPE
r7[10] <= RAM[7][10].DB_MAX_OUTPUT_PORT_TYPE
r7[11] <= RAM[7][11].DB_MAX_OUTPUT_PORT_TYPE
r7[12] <= RAM[7][12].DB_MAX_OUTPUT_PORT_TYPE
r7[13] <= RAM[7][13].DB_MAX_OUTPUT_PORT_TYPE
r7[14] <= RAM[7][14].DB_MAX_OUTPUT_PORT_TYPE
r7[15] <= RAM[7][15].DB_MAX_OUTPUT_PORT_TYPE
r8[0] <= RAM[8][0].DB_MAX_OUTPUT_PORT_TYPE
r8[1] <= RAM[8][1].DB_MAX_OUTPUT_PORT_TYPE
r8[2] <= RAM[8][2].DB_MAX_OUTPUT_PORT_TYPE
r8[3] <= RAM[8][3].DB_MAX_OUTPUT_PORT_TYPE
r8[4] <= RAM[8][4].DB_MAX_OUTPUT_PORT_TYPE
r8[5] <= RAM[8][5].DB_MAX_OUTPUT_PORT_TYPE
r8[6] <= RAM[8][6].DB_MAX_OUTPUT_PORT_TYPE
r8[7] <= RAM[8][7].DB_MAX_OUTPUT_PORT_TYPE
r8[8] <= RAM[8][8].DB_MAX_OUTPUT_PORT_TYPE
r8[9] <= RAM[8][9].DB_MAX_OUTPUT_PORT_TYPE
r8[10] <= RAM[8][10].DB_MAX_OUTPUT_PORT_TYPE
r8[11] <= RAM[8][11].DB_MAX_OUTPUT_PORT_TYPE
r8[12] <= RAM[8][12].DB_MAX_OUTPUT_PORT_TYPE
r8[13] <= RAM[8][13].DB_MAX_OUTPUT_PORT_TYPE
r8[14] <= RAM[8][14].DB_MAX_OUTPUT_PORT_TYPE
r8[15] <= RAM[8][15].DB_MAX_OUTPUT_PORT_TYPE
r9[0] <= RAM[9][0].DB_MAX_OUTPUT_PORT_TYPE
r9[1] <= RAM[9][1].DB_MAX_OUTPUT_PORT_TYPE
r9[2] <= RAM[9][2].DB_MAX_OUTPUT_PORT_TYPE
r9[3] <= RAM[9][3].DB_MAX_OUTPUT_PORT_TYPE
r9[4] <= RAM[9][4].DB_MAX_OUTPUT_PORT_TYPE
r9[5] <= RAM[9][5].DB_MAX_OUTPUT_PORT_TYPE
r9[6] <= RAM[9][6].DB_MAX_OUTPUT_PORT_TYPE
r9[7] <= RAM[9][7].DB_MAX_OUTPUT_PORT_TYPE
r9[8] <= RAM[9][8].DB_MAX_OUTPUT_PORT_TYPE
r9[9] <= RAM[9][9].DB_MAX_OUTPUT_PORT_TYPE
r9[10] <= RAM[9][10].DB_MAX_OUTPUT_PORT_TYPE
r9[11] <= RAM[9][11].DB_MAX_OUTPUT_PORT_TYPE
r9[12] <= RAM[9][12].DB_MAX_OUTPUT_PORT_TYPE
r9[13] <= RAM[9][13].DB_MAX_OUTPUT_PORT_TYPE
r9[14] <= RAM[9][14].DB_MAX_OUTPUT_PORT_TYPE
r9[15] <= RAM[9][15].DB_MAX_OUTPUT_PORT_TYPE
r10[0] <= RAM[10][0].DB_MAX_OUTPUT_PORT_TYPE
r10[1] <= RAM[10][1].DB_MAX_OUTPUT_PORT_TYPE
r10[2] <= RAM[10][2].DB_MAX_OUTPUT_PORT_TYPE
r10[3] <= RAM[10][3].DB_MAX_OUTPUT_PORT_TYPE
r10[4] <= RAM[10][4].DB_MAX_OUTPUT_PORT_TYPE
r10[5] <= RAM[10][5].DB_MAX_OUTPUT_PORT_TYPE
r10[6] <= RAM[10][6].DB_MAX_OUTPUT_PORT_TYPE
r10[7] <= RAM[10][7].DB_MAX_OUTPUT_PORT_TYPE
r10[8] <= RAM[10][8].DB_MAX_OUTPUT_PORT_TYPE
r10[9] <= RAM[10][9].DB_MAX_OUTPUT_PORT_TYPE
r10[10] <= RAM[10][10].DB_MAX_OUTPUT_PORT_TYPE
r10[11] <= RAM[10][11].DB_MAX_OUTPUT_PORT_TYPE
r10[12] <= RAM[10][12].DB_MAX_OUTPUT_PORT_TYPE
r10[13] <= RAM[10][13].DB_MAX_OUTPUT_PORT_TYPE
r10[14] <= RAM[10][14].DB_MAX_OUTPUT_PORT_TYPE
r10[15] <= RAM[10][15].DB_MAX_OUTPUT_PORT_TYPE
r11[0] <= RAM[11][0].DB_MAX_OUTPUT_PORT_TYPE
r11[1] <= RAM[11][1].DB_MAX_OUTPUT_PORT_TYPE
r11[2] <= RAM[11][2].DB_MAX_OUTPUT_PORT_TYPE
r11[3] <= RAM[11][3].DB_MAX_OUTPUT_PORT_TYPE
r11[4] <= RAM[11][4].DB_MAX_OUTPUT_PORT_TYPE
r11[5] <= RAM[11][5].DB_MAX_OUTPUT_PORT_TYPE
r11[6] <= RAM[11][6].DB_MAX_OUTPUT_PORT_TYPE
r11[7] <= RAM[11][7].DB_MAX_OUTPUT_PORT_TYPE
r11[8] <= RAM[11][8].DB_MAX_OUTPUT_PORT_TYPE
r11[9] <= RAM[11][9].DB_MAX_OUTPUT_PORT_TYPE
r11[10] <= RAM[11][10].DB_MAX_OUTPUT_PORT_TYPE
r11[11] <= RAM[11][11].DB_MAX_OUTPUT_PORT_TYPE
r11[12] <= RAM[11][12].DB_MAX_OUTPUT_PORT_TYPE
r11[13] <= RAM[11][13].DB_MAX_OUTPUT_PORT_TYPE
r11[14] <= RAM[11][14].DB_MAX_OUTPUT_PORT_TYPE
r11[15] <= RAM[11][15].DB_MAX_OUTPUT_PORT_TYPE
r12[0] <= RAM[12][0].DB_MAX_OUTPUT_PORT_TYPE
r12[1] <= RAM[12][1].DB_MAX_OUTPUT_PORT_TYPE
r12[2] <= RAM[12][2].DB_MAX_OUTPUT_PORT_TYPE
r12[3] <= RAM[12][3].DB_MAX_OUTPUT_PORT_TYPE
r12[4] <= RAM[12][4].DB_MAX_OUTPUT_PORT_TYPE
r12[5] <= RAM[12][5].DB_MAX_OUTPUT_PORT_TYPE
r12[6] <= RAM[12][6].DB_MAX_OUTPUT_PORT_TYPE
r12[7] <= RAM[12][7].DB_MAX_OUTPUT_PORT_TYPE
r12[8] <= RAM[12][8].DB_MAX_OUTPUT_PORT_TYPE
r12[9] <= RAM[12][9].DB_MAX_OUTPUT_PORT_TYPE
r12[10] <= RAM[12][10].DB_MAX_OUTPUT_PORT_TYPE
r12[11] <= RAM[12][11].DB_MAX_OUTPUT_PORT_TYPE
r12[12] <= RAM[12][12].DB_MAX_OUTPUT_PORT_TYPE
r12[13] <= RAM[12][13].DB_MAX_OUTPUT_PORT_TYPE
r12[14] <= RAM[12][14].DB_MAX_OUTPUT_PORT_TYPE
r12[15] <= RAM[12][15].DB_MAX_OUTPUT_PORT_TYPE
r13[0] <= RAM[13][0].DB_MAX_OUTPUT_PORT_TYPE
r13[1] <= RAM[13][1].DB_MAX_OUTPUT_PORT_TYPE
r13[2] <= RAM[13][2].DB_MAX_OUTPUT_PORT_TYPE
r13[3] <= RAM[13][3].DB_MAX_OUTPUT_PORT_TYPE
r13[4] <= RAM[13][4].DB_MAX_OUTPUT_PORT_TYPE
r13[5] <= RAM[13][5].DB_MAX_OUTPUT_PORT_TYPE
r13[6] <= RAM[13][6].DB_MAX_OUTPUT_PORT_TYPE
r13[7] <= RAM[13][7].DB_MAX_OUTPUT_PORT_TYPE
r13[8] <= RAM[13][8].DB_MAX_OUTPUT_PORT_TYPE
r13[9] <= RAM[13][9].DB_MAX_OUTPUT_PORT_TYPE
r13[10] <= RAM[13][10].DB_MAX_OUTPUT_PORT_TYPE
r13[11] <= RAM[13][11].DB_MAX_OUTPUT_PORT_TYPE
r13[12] <= RAM[13][12].DB_MAX_OUTPUT_PORT_TYPE
r13[13] <= RAM[13][13].DB_MAX_OUTPUT_PORT_TYPE
r13[14] <= RAM[13][14].DB_MAX_OUTPUT_PORT_TYPE
r13[15] <= RAM[13][15].DB_MAX_OUTPUT_PORT_TYPE
r14[0] <= RAM[14][0].DB_MAX_OUTPUT_PORT_TYPE
r14[1] <= RAM[14][1].DB_MAX_OUTPUT_PORT_TYPE
r14[2] <= RAM[14][2].DB_MAX_OUTPUT_PORT_TYPE
r14[3] <= RAM[14][3].DB_MAX_OUTPUT_PORT_TYPE
r14[4] <= RAM[14][4].DB_MAX_OUTPUT_PORT_TYPE
r14[5] <= RAM[14][5].DB_MAX_OUTPUT_PORT_TYPE
r14[6] <= RAM[14][6].DB_MAX_OUTPUT_PORT_TYPE
r14[7] <= RAM[14][7].DB_MAX_OUTPUT_PORT_TYPE
r14[8] <= RAM[14][8].DB_MAX_OUTPUT_PORT_TYPE
r14[9] <= RAM[14][9].DB_MAX_OUTPUT_PORT_TYPE
r14[10] <= RAM[14][10].DB_MAX_OUTPUT_PORT_TYPE
r14[11] <= RAM[14][11].DB_MAX_OUTPUT_PORT_TYPE
r14[12] <= RAM[14][12].DB_MAX_OUTPUT_PORT_TYPE
r14[13] <= RAM[14][13].DB_MAX_OUTPUT_PORT_TYPE
r14[14] <= RAM[14][14].DB_MAX_OUTPUT_PORT_TYPE
r14[15] <= RAM[14][15].DB_MAX_OUTPUT_PORT_TYPE
r15[0] <= RAM[15][0].DB_MAX_OUTPUT_PORT_TYPE
r15[1] <= RAM[15][1].DB_MAX_OUTPUT_PORT_TYPE
r15[2] <= RAM[15][2].DB_MAX_OUTPUT_PORT_TYPE
r15[3] <= RAM[15][3].DB_MAX_OUTPUT_PORT_TYPE
r15[4] <= RAM[15][4].DB_MAX_OUTPUT_PORT_TYPE
r15[5] <= RAM[15][5].DB_MAX_OUTPUT_PORT_TYPE
r15[6] <= RAM[15][6].DB_MAX_OUTPUT_PORT_TYPE
r15[7] <= RAM[15][7].DB_MAX_OUTPUT_PORT_TYPE
r15[8] <= RAM[15][8].DB_MAX_OUTPUT_PORT_TYPE
r15[9] <= RAM[15][9].DB_MAX_OUTPUT_PORT_TYPE
r15[10] <= RAM[15][10].DB_MAX_OUTPUT_PORT_TYPE
r15[11] <= RAM[15][11].DB_MAX_OUTPUT_PORT_TYPE
r15[12] <= RAM[15][12].DB_MAX_OUTPUT_PORT_TYPE
r15[13] <= RAM[15][13].DB_MAX_OUTPUT_PORT_TYPE
r15[14] <= RAM[15][14].DB_MAX_OUTPUT_PORT_TYPE
r15[15] <= RAM[15][15].DB_MAX_OUTPUT_PORT_TYPE


|finalProject|dataPath:DP|Memory:Mem
data_a[0] => q_a.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => q_a.DATAB
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => q_a.DATAB
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => q_a.DATAB
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => q_a.DATAB
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => q_a.DATAB
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => q_a.DATAB
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => q_a.DATAB
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => q_a.DATAB
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => q_a.DATAB
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => q_a.DATAB
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => q_a.DATAB
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => q_a.DATAB
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => q_a.DATAB
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => q_a.DATAB
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => q_a.DATAB
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
addr_a[12] => ram.waddr_a[12].DATAIN
addr_a[12] => ram.WADDR12
addr_a[12] => ram.RADDR12
addr_a[13] => ram.waddr_a[13].DATAIN
addr_a[13] => ram.WADDR13
addr_a[13] => ram.RADDR13
addr_a[14] => ram.waddr_a[14].DATAIN
addr_a[14] => ram.WADDR14
addr_a[14] => ram.RADDR14
addr_a[15] => ram.waddr_a[15].DATAIN
addr_a[15] => ram.WADDR15
addr_a[15] => ram.RADDR15
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => ram.we_a.DATAIN
we_a => ram.WE
clk => ram.we_a.CLK
clk => ram.waddr_a[15].CLK
clk => ram.waddr_a[14].CLK
clk => ram.waddr_a[13].CLK
clk => ram.waddr_a[12].CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => q_a[8]~reg0.CLK
clk => q_a[9]~reg0.CLK
clk => q_a[10]~reg0.CLK
clk => q_a[11]~reg0.CLK
clk => q_a[12]~reg0.CLK
clk => q_a[13]~reg0.CLK
clk => q_a[14]~reg0.CLK
clk => q_a[15]~reg0.CLK
clk => ram.CLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject|dataPath:DP|alu:Alu
a[0] => Add0.IN16
a[0] => LessThan0.IN16
a[0] => Add2.IN32
a[0] => Mult0.IN15
a[0] => Div0.IN15
a[0] => Add1.IN16
a[0] => Equal1.IN31
a[1] => Add0.IN15
a[1] => LessThan0.IN15
a[1] => Add2.IN31
a[1] => Mult0.IN14
a[1] => Div0.IN14
a[1] => Add1.IN15
a[1] => Equal1.IN30
a[2] => Add0.IN14
a[2] => LessThan0.IN14
a[2] => Add2.IN30
a[2] => Mult0.IN13
a[2] => Div0.IN13
a[2] => Add1.IN14
a[2] => Equal1.IN29
a[3] => Add0.IN13
a[3] => LessThan0.IN13
a[3] => Add2.IN29
a[3] => Mult0.IN12
a[3] => Div0.IN12
a[3] => Add1.IN13
a[3] => Equal1.IN28
a[4] => Add0.IN12
a[4] => LessThan0.IN12
a[4] => Add2.IN28
a[4] => Mult0.IN11
a[4] => Div0.IN11
a[4] => Add1.IN12
a[4] => Equal1.IN27
a[5] => Add0.IN11
a[5] => LessThan0.IN11
a[5] => Add2.IN27
a[5] => Mult0.IN10
a[5] => Div0.IN10
a[5] => Add1.IN11
a[5] => Equal1.IN26
a[6] => Add0.IN10
a[6] => LessThan0.IN10
a[6] => Add2.IN26
a[6] => Mult0.IN9
a[6] => Div0.IN9
a[6] => Add1.IN10
a[6] => Equal1.IN25
a[7] => Add0.IN9
a[7] => LessThan0.IN9
a[7] => Add2.IN25
a[7] => Mult0.IN8
a[7] => Div0.IN8
a[7] => Add1.IN9
a[7] => Equal1.IN24
a[8] => Add0.IN8
a[8] => LessThan0.IN8
a[8] => Add2.IN24
a[8] => Mult0.IN7
a[8] => Div0.IN7
a[8] => Add1.IN8
a[8] => Equal1.IN23
a[9] => Add0.IN7
a[9] => LessThan0.IN7
a[9] => Add2.IN23
a[9] => Mult0.IN6
a[9] => Div0.IN6
a[9] => Add1.IN7
a[9] => Equal1.IN22
a[10] => Add0.IN6
a[10] => LessThan0.IN6
a[10] => Add2.IN22
a[10] => Mult0.IN5
a[10] => Div0.IN5
a[10] => Add1.IN6
a[10] => Equal1.IN21
a[11] => Add0.IN5
a[11] => LessThan0.IN5
a[11] => Add2.IN21
a[11] => Mult0.IN4
a[11] => Div0.IN4
a[11] => Add1.IN5
a[11] => Equal1.IN20
a[12] => Add0.IN4
a[12] => LessThan0.IN4
a[12] => Add2.IN20
a[12] => Mult0.IN3
a[12] => Div0.IN3
a[12] => Add1.IN4
a[12] => Equal1.IN19
a[13] => Add0.IN3
a[13] => LessThan0.IN3
a[13] => Add2.IN19
a[13] => Mult0.IN2
a[13] => Div0.IN2
a[13] => Add1.IN3
a[13] => Equal1.IN18
a[14] => Add0.IN2
a[14] => LessThan0.IN2
a[14] => Add2.IN18
a[14] => Mult0.IN1
a[14] => Div0.IN1
a[14] => Add1.IN2
a[14] => Equal1.IN17
a[15] => Add0.IN1
a[15] => LessThan0.IN1
a[15] => Add2.IN17
a[15] => Mult0.IN0
a[15] => Div0.IN0
a[15] => Add1.IN1
a[15] => Equal1.IN16
b[0] => Add0.IN32
b[0] => LessThan0.IN32
b[0] => Add1.IN32
b[0] => Mult0.IN31
b[0] => Div0.IN31
b[0] => Add2.IN16
b[0] => Equal0.IN31
b[1] => Add0.IN31
b[1] => LessThan0.IN31
b[1] => Add1.IN31
b[1] => Mult0.IN30
b[1] => Div0.IN30
b[1] => Add2.IN15
b[1] => Equal0.IN30
b[2] => Add0.IN30
b[2] => LessThan0.IN30
b[2] => Add1.IN30
b[2] => Mult0.IN29
b[2] => Div0.IN29
b[2] => Add2.IN14
b[2] => Equal0.IN29
b[3] => Add0.IN29
b[3] => LessThan0.IN29
b[3] => Add1.IN29
b[3] => Mult0.IN28
b[3] => Div0.IN28
b[3] => Add2.IN13
b[3] => Equal0.IN28
b[4] => Add0.IN28
b[4] => LessThan0.IN28
b[4] => Add1.IN28
b[4] => Mult0.IN27
b[4] => Div0.IN27
b[4] => Add2.IN12
b[4] => Equal0.IN27
b[5] => Add0.IN27
b[5] => LessThan0.IN27
b[5] => Add1.IN27
b[5] => Mult0.IN26
b[5] => Div0.IN26
b[5] => Add2.IN11
b[5] => Equal0.IN26
b[6] => Add0.IN26
b[6] => LessThan0.IN26
b[6] => Add1.IN26
b[6] => Mult0.IN25
b[6] => Div0.IN25
b[6] => Add2.IN10
b[6] => Equal0.IN25
b[7] => Add0.IN25
b[7] => LessThan0.IN25
b[7] => Add1.IN25
b[7] => Mult0.IN24
b[7] => Div0.IN24
b[7] => Add2.IN9
b[7] => Equal0.IN24
b[8] => Add0.IN24
b[8] => LessThan0.IN24
b[8] => Add1.IN24
b[8] => Mult0.IN23
b[8] => Div0.IN23
b[8] => Add2.IN8
b[8] => Equal0.IN23
b[9] => Add0.IN23
b[9] => LessThan0.IN23
b[9] => Add1.IN23
b[9] => Mult0.IN22
b[9] => Div0.IN22
b[9] => Add2.IN7
b[9] => Equal0.IN22
b[10] => Add0.IN22
b[10] => LessThan0.IN22
b[10] => Add1.IN22
b[10] => Mult0.IN21
b[10] => Div0.IN21
b[10] => Add2.IN6
b[10] => Equal0.IN21
b[11] => Add0.IN21
b[11] => LessThan0.IN21
b[11] => Add1.IN21
b[11] => Mult0.IN20
b[11] => Div0.IN20
b[11] => Add2.IN5
b[11] => Equal0.IN20
b[12] => Add0.IN20
b[12] => LessThan0.IN20
b[12] => Add1.IN20
b[12] => Mult0.IN19
b[12] => Div0.IN19
b[12] => Add2.IN4
b[12] => Equal0.IN19
b[13] => Add0.IN19
b[13] => LessThan0.IN19
b[13] => Add1.IN19
b[13] => Mult0.IN18
b[13] => Div0.IN18
b[13] => Add2.IN3
b[13] => Equal0.IN18
b[14] => Add0.IN18
b[14] => LessThan0.IN18
b[14] => Add1.IN18
b[14] => Mult0.IN17
b[14] => Div0.IN17
b[14] => Add2.IN2
b[14] => Equal0.IN17
b[15] => Add0.IN17
b[15] => LessThan0.IN17
b[15] => Add1.IN17
b[15] => Mult0.IN16
b[15] => Div0.IN16
b[15] => Add2.IN1
b[15] => Equal0.IN16
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
mode[0] => Mux0.IN10
mode[0] => Mux1.IN10
mode[0] => Mux2.IN10
mode[0] => Mux3.IN10
mode[0] => Mux4.IN10
mode[0] => Mux5.IN10
mode[0] => Mux6.IN10
mode[0] => Mux7.IN10
mode[0] => Mux8.IN10
mode[0] => Mux9.IN10
mode[0] => Mux10.IN10
mode[0] => Mux11.IN10
mode[0] => Mux12.IN10
mode[0] => Mux13.IN10
mode[0] => Mux14.IN10
mode[0] => Mux15.IN10
mode[0] => Mux16.IN10
mode[0] => Mux17.IN10
mode[1] => Mux0.IN9
mode[1] => Mux1.IN9
mode[1] => Mux2.IN9
mode[1] => Mux3.IN9
mode[1] => Mux4.IN9
mode[1] => Mux5.IN9
mode[1] => Mux6.IN9
mode[1] => Mux7.IN9
mode[1] => Mux8.IN9
mode[1] => Mux9.IN9
mode[1] => Mux10.IN9
mode[1] => Mux11.IN9
mode[1] => Mux12.IN9
mode[1] => Mux13.IN9
mode[1] => Mux14.IN9
mode[1] => Mux15.IN9
mode[1] => Mux16.IN9
mode[1] => Mux17.IN9
mode[2] => Mux0.IN8
mode[2] => Mux1.IN8
mode[2] => Mux2.IN8
mode[2] => Mux3.IN8
mode[2] => Mux4.IN8
mode[2] => Mux5.IN8
mode[2] => Mux6.IN8
mode[2] => Mux7.IN8
mode[2] => Mux8.IN8
mode[2] => Mux9.IN8
mode[2] => Mux10.IN8
mode[2] => Mux11.IN8
mode[2] => Mux12.IN8
mode[2] => Mux13.IN8
mode[2] => Mux14.IN8
mode[2] => Mux15.IN8
mode[2] => Mux16.IN8
mode[2] => Mux17.IN8
neg <= neg$latch.DB_MAX_OUTPUT_PORT_TYPE


|finalProject|dataPath:DP|mux:mux1
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
A[4] => Y.DATAB
A[5] => Y.DATAB
A[6] => Y.DATAB
A[7] => Y.DATAB
A[8] => Y.DATAB
A[9] => Y.DATAB
A[10] => Y.DATAB
A[11] => Y.DATAB
A[12] => Y.DATAB
A[13] => Y.DATAB
A[14] => Y.DATAB
A[15] => Y.DATAB
B[0] => Y.DATAA
B[1] => Y.DATAA
B[2] => Y.DATAA
B[3] => Y.DATAA
B[4] => Y.DATAA
B[5] => Y.DATAA
B[6] => Y.DATAA
B[7] => Y.DATAA
B[8] => Y.DATAA
B[9] => Y.DATAA
B[10] => Y.DATAA
B[11] => Y.DATAA
B[12] => Y.DATAA
B[13] => Y.DATAA
B[14] => Y.DATAA
B[15] => Y.DATAA
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|finalProject|dataPath:DP|mux:mux2
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
A[4] => Y.DATAB
A[5] => Y.DATAB
A[6] => Y.DATAB
A[7] => Y.DATAB
A[8] => Y.DATAB
A[9] => Y.DATAB
A[10] => Y.DATAB
A[11] => Y.DATAB
A[12] => Y.DATAB
A[13] => Y.DATAB
A[14] => Y.DATAB
A[15] => Y.DATAB
B[0] => Y.DATAA
B[1] => Y.DATAA
B[2] => Y.DATAA
B[3] => Y.DATAA
B[4] => Y.DATAA
B[5] => Y.DATAA
B[6] => Y.DATAA
B[7] => Y.DATAA
B[8] => Y.DATAA
B[9] => Y.DATAA
B[10] => Y.DATAA
B[11] => Y.DATAA
B[12] => Y.DATAA
B[13] => Y.DATAA
B[14] => Y.DATAA
B[15] => Y.DATAA
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|finalProject|dataPath:DP|pc:pc1
clk => pc[0]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[8]~reg0.CLK
clk => pc[9]~reg0.CLK
clk => pc[10]~reg0.CLK
clk => pc[11]~reg0.CLK
clk => pc[12]~reg0.CLK
clk => pc[13]~reg0.CLK
clk => pc[14]~reg0.CLK
clk => pc[15]~reg0.CLK
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
ld_pc[0] => pc.DATAB
ld_pc[1] => pc.DATAB
ld_pc[2] => pc.DATAB
ld_pc[3] => pc.DATAB
ld_pc[4] => pc.DATAB
ld_pc[5] => pc.DATAB
ld_pc[6] => pc.DATAB
ld_pc[7] => pc.DATAB
ld_pc[8] => pc.DATAB
ld_pc[9] => pc.DATAB
ld_pc[10] => pc.DATAB
ld_pc[11] => pc.DATAB
ld_pc[12] => pc.DATAB
ld_pc[13] => pc.DATAB
ld_pc[14] => pc.DATAB
ld_pc[15] => pc.DATAB
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
wr_pc => pc.OUTPUTSELECT
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalProject|dataPath:DP|FSM:myfsm
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => next_state[0].CLK
clk => next_state[1].CLK
clk => next_state[2].CLK
clk => next_state[3].CLK
clk => LD_mux_en_a~reg0.CLK
clk => aluop[0]~reg0.CLK
clk => aluop[1]~reg0.CLK
clk => aluop[2]~reg0.CLK
clk => ra2[0]~reg0.CLK
clk => ra2[1]~reg0.CLK
clk => ra2[2]~reg0.CLK
clk => ra2[3]~reg0.CLK
clk => ra1[0]~reg0.CLK
clk => ra1[1]~reg0.CLK
clk => ra1[2]~reg0.CLK
clk => ra1[3]~reg0.CLK
clk => pc_mux~reg0.CLK
clk => ld_pc_en~reg0.CLK
clk => pc_en~reg0.CLK
clk => we_a~reg0.CLK
clk => wa[0]~reg0.CLK
clk => wa[1]~reg0.CLK
clk => wa[2]~reg0.CLK
clk => wa[3]~reg0.CLK
clk => wr_pc~reg0.CLK
clk => regwrite~reg0.CLK
clk => inst[0].CLK
clk => inst[1].CLK
clk => inst[2].CLK
clk => inst[3].CLK
clk => inst[8].CLK
clk => inst[9].CLK
clk => inst[10].CLK
clk => inst[11].CLK
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
instr[0] => Selector7.IN4
instr[1] => Selector6.IN4
instr[2] => Selector5.IN4
instr[3] => Selector4.IN4
instr[4] => ~NO_FANOUT~
instr[5] => ~NO_FANOUT~
instr[6] => ~NO_FANOUT~
instr[7] => ~NO_FANOUT~
instr[8] => Selector3.IN4
instr[9] => Selector2.IN4
instr[10] => Selector1.IN4
instr[11] => Selector0.IN4
instr[12] => ~NO_FANOUT~
instr[13] => next_state.DATAA
instr[13] => Equal0.IN3
instr[13] => Equal1.IN0
instr[13] => Equal2.IN3
instr[13] => Equal3.IN1
instr[14] => next_state.DATAA
instr[14] => Equal0.IN2
instr[14] => Equal1.IN3
instr[14] => Equal2.IN0
instr[14] => Equal3.IN0
instr[15] => next_state.DATAA
instr[15] => Equal0.IN1
instr[15] => Equal1.IN2
instr[15] => Equal2.IN2
instr[15] => Equal3.IN3
regwrite <= regwrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
wa[0] <= wa[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wa[1] <= wa[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wa[2] <= wa[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wa[3] <= wa[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluop[0] <= aluop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluop[1] <= aluop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluop[2] <= aluop[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we_a <= we_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
LD_mux_en_a <= LD_mux_en_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_en <= pc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ld_pc_en <= ld_pc_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mux <= pc_mux~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra1[0] <= ra1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra1[1] <= ra1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra1[2] <= ra1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra1[3] <= ra1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra2[0] <= ra2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra2[1] <= ra2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra2[2] <= ra2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ra2[3] <= ra2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_pc <= wr_pc~reg0.DB_MAX_OUTPUT_PORT_TYPE


