// Seed: 4116860765
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.type_1 = 0;
  wire id_4;
  assign id_1 = id_2;
endmodule
module module_1 (
    input  logic id_0,
    id_7,
    output tri1  id_1,
    input  logic id_2,
    input  tri1  id_3,
    output wand  id_4,
    output tri   id_5
);
  wire id_8;
  id_9 :
  assert property (@(negedge id_0.id_2 or posedge ~id_2) id_2) id_7 <= #1 id_0;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
