  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
WARNING: [HLS 200-2001] file not found 'C:/Users/Lenovo/Vivado/HLS5/processor_hls.c' see [hls] from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(10)
WARNING: [HLS 200-2001] file not found 'C:/Users/Lenovo/Vivado/HLS5/processor_tb.c' see [hls] from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Lenovo/Vivado/HLS5/processor_hls.c' from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(10)
WARNING: [HLS 200-40] Cannot find design file 'C:/Users/Lenovo/Vivado/HLS5/processor_hls.c'
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\Saroj\Vivado\HLS5\processor_hls.c' from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/Saroj/Vivado/HLS5/processor_hls.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Lenovo/Vivado/HLS5/processor_tb.c' from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(12)
WARNING: [HLS 200-40] Cannot find test bench file 'C:/Users/Lenovo/Vivado/HLS5/processor_tb.c'
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Saroj\Vivado\HLS5\processor_tb.c' from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Saroj/Vivado/HLS5/processor_tb.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=processor' from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7a35tcpg236-1' from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [HLS 211-200] Compiling source code C:/Users/Lenovo/Vivado/HLS5/processor_hls.c as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code ../processor_hls.c as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code C:/Users/Lenovo/Vivado/HLS5/processor_tb.c as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code C:/Users/Saroj/Vivado/HLS5/processor_tb.c as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code ../processor_hls.c as test bench code with instrumentation
slxcmd:0:0: error: No such file 'C:\\Users\\Lenovo\\Vivado\\HLS5\\processor_hls.c'. Required to run 'INFO: [HLS 211-200] Compiling source code C:/Users/Lenovo/Vivado/HLS5/processor_hls.c as test bench code with instrumentation'
ERROR: [SIM 211-200] Code Analyzer execution failed. Consider running the classic C simulation instead by disabling the hls.csim.code_analyzer option in the config file.
ERROR: Problem running csim: child process exited abnormally
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.115 seconds; peak allocated memory: 273.488 MB.
