<pre>
<h3>
<a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v</a>


Deprecation warning: -i has been renamed to -I
module clk_div_45 (
	clk_in,
	enable,
	clk_out
);
	input clk_in;
	input enable;
	output clk_out;
	wire clk_in;
	wire enable;
	wire clk_out;
	reg [3:0] counter1;
	reg [3:0] counter2;
	reg toggle1;
	reg toggle2;
	always @(posedge clk_in) if ((enable == 1&#39;b0)) begin
		counter1 &lt;= 4&#39;b0;
		toggle1 &lt;= 0;
	end
	else if ((((counter1 == 3) &amp;&amp; toggle2) || ((~ toggle1) &amp;&amp; (counter1 == 4)))) begin
		counter1 &lt;= 4&#39;b0;
		toggle1 &lt;= (~ toggle1);
	end
	else begin
		counter1 &lt;= (counter1 + 1);
	end
	always @(negedge clk_in) if ((enable == 1&#39;b0)) begin
		counter2 &lt;= 4&#39;b0;
		toggle2 &lt;= 0;
	end
	else if ((((counter2 == 3) &amp;&amp; (~ toggle2)) || (toggle2 &amp;&amp; (counter2 == 4)))) begin
		counter2 &lt;= 4&#39;b0;
		toggle2 &lt;= (~ toggle2);
	end
	else begin
		counter2 &lt;= (counter2 + 1);
	end
	assign clk_out = (((counter1 &lt; 3) &amp;&amp; (counter2 &lt; 3)) &amp; enable);
endmodule


</pre>