Analysis & Synthesis report for FinalProject_Trivia
Thu Nov 10 08:27:47 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FinalProject_Trivia_DE10|FinalProject_Trivia_FSM:FSM|state
 11. State Machine - |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. State Machine - |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_next
 13. State Machine - |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_state
 14. State Machine - |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_next
 15. State Machine - |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0
 23. Source assignments for finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|finalproject_trivia_altpll_0_stdsync_sv6:stdsync2|finalproject_trivia_altpll_0_dffpipe_l2c:dffpipe3
 24. Source assignments for finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 25. Source assignments for finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 26. Source assignments for finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0
 27. Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 28. Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 29. Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 30. Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 31. Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 32. Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 33. Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 34. Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 35. Source assignments for finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqh1:auto_generated
 36. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated
 37. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_mkh1:auto_generated
 38. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO
 39. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated
 40. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p
 41. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p
 42. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram
 43. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
 44. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12
 45. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp
 46. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp
 47. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
 48. Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
 49. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux:cmd_demux
 50. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 51. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux
 52. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_001
 53. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_002
 54. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_003
 55. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 56. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_005
 57. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:rsp_demux_006
 58. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_007
 59. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_008
 60. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_009
 61. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_010
 62. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_011
 63. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_012
 64. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 67. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 68. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 69. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 70. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 71. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 72. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 73. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 74. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 75. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 76. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 77. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 78. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 79. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 80. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 81. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 82. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 83. Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 84. Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
 87. Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 88. Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 89. Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 90. Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 91. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo
 92. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo
 93. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a
 94. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 95. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b
 96. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 97. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 98. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram
 99. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
100. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
101. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
102. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
103. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
104. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy
105. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0
106. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
107. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0
108. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory
109. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom
110. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0
111. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO
112. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0
113. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
114. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
115. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
116. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator
117. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator
118. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
119. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
120. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
121. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
122. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
123. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
124. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
125. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator
126. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator
127. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator
128. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator
129. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
130. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
131. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent
132. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent
135. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
138. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
141. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
144. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
147. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
150. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
151. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
154. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
157. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
158. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
159. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
160. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent
161. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo
164. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent
165. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
166. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo
167. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo
168. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent
169. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
170. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo
171. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo
172. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent
173. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo
176. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router:router|finalproject_trivia_mm_interconnect_0_router_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_001:router_001|finalproject_trivia_mm_interconnect_0_router_001_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_002:router_002|finalproject_trivia_mm_interconnect_0_router_002_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_003|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_004|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_005|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_006:router_006|finalproject_trivia_mm_interconnect_0_router_006_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_007|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_006:router_008|finalproject_trivia_mm_interconnect_0_router_006_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_009|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_010:router_010|finalproject_trivia_mm_interconnect_0_router_010_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_011|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_012|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_013|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_014|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter
192. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
193. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
194. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
195. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter
204. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
205. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter
206. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
207. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter
208. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter
209. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
210. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
211. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
212. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
213. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
214. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
215. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
216. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
217. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
218. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
219. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
220. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
221. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
222. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
223. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
224. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
225. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
226. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
227. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
228. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
229. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
230. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
231. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
232. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
233. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
234. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
235. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
236. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
237. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
238. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
239. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
240. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
241. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008
242. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
243. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
244. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
245. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009
246. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
247. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
248. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
249. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
250. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
251. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
252. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
253. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
254. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005
255. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006
256. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007
257. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008
258. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009
259. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010
260. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011
261. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012
262. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller
263. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller
264. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
265. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
266. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001
267. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
268. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
269. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
270. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002
271. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller
272. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
273. Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
274. scfifo Parameter Settings by Entity Instance
275. dcfifo Parameter Settings by Entity Instance
276. altsyncram Parameter Settings by Entity Instance
277. Port Connectivity Checks: "clock_divider:CLKDIV"
278. Port Connectivity Checks: "FinalProject_Trivia_FSM:FSM"
279. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002"
280. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
281. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
282. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001"
283. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
284. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller"
285. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller"
286. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
287. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
288. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
289. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
290. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
291. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
292. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
293. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
294. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
295. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
296. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter"
297. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter"
298. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
299. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"
300. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
301. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter"
302. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
303. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
304. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
305. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_010:router_010|finalproject_trivia_mm_interconnect_0_router_010_default_decode:the_default_decode"
306. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_006:router_006|finalproject_trivia_mm_interconnect_0_router_006_default_decode:the_default_decode"
307. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_003|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode"
308. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_002:router_002|finalproject_trivia_mm_interconnect_0_router_002_default_decode:the_default_decode"
309. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_001:router_001|finalproject_trivia_mm_interconnect_0_router_001_default_decode:the_default_decode"
310. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router:router|finalproject_trivia_mm_interconnect_0_router_default_decode:the_default_decode"
311. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo"
312. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo"
313. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent"
314. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo"
315. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo"
316. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent"
317. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo"
318. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo"
319. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent"
320. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo"
321. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo"
322. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent"
323. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
324. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
325. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
326. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
327. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
328. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
329. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
330. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
331. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
332. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
333. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
334. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
335. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
336. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
337. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
338. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
339. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo"
340. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent"
341. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo"
342. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent"
343. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
344. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
345. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator"
346. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator"
347. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator"
348. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator"
349. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
350. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
351. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
352. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
353. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
354. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
355. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
356. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator"
357. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator"
358. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
359. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
360. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
361. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0"
362. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0"
363. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0"
364. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0"
365. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy"
366. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
367. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
368. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib"
369. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
370. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
371. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace"
372. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk"
373. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk"
374. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug"
375. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci"
376. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_test_bench:the_finalproject_trivia_nios2_gen2_0_cpu_test_bench"
377. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0"
378. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|finalproject_trivia_new_sdram_controller_0_input_efifo_module:the_finalproject_trivia_new_sdram_controller_0_input_efifo_module"
379. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic"
380. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0"
381. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|finalproject_trivia_altpll_0_altpll_62g2:sd1"
382. Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0"
383. Port Connectivity Checks: "finalproject_trivia:u0"
384. Post-Synthesis Netlist Statistics for Top Partition
385. Elapsed Time Per Partition
386. Analysis & Synthesis Messages
387. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 10 08:27:47 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; FinalProject_Trivia                         ;
; Top-level Entity Name              ; FinalProject_Trivia_DE10                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,985                                       ;
;     Total combinational functions  ; 3,184                                       ;
;     Dedicated logic registers      ; 2,354                                       ;
; Total registers                    ; 2354                                        ;
; Total pins                         ; 79                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 878,464                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                     ;
+------------------------------------------------------------------+--------------------------+---------------------+
; Option                                                           ; Setting                  ; Default Value       ;
+------------------------------------------------------------------+--------------------------+---------------------+
; Device                                                           ; 10M50DAF484C7G           ;                     ;
; Top-level entity name                                            ; FinalProject_Trivia_DE10 ; FinalProject_Trivia ;
; Family name                                                      ; MAX 10                   ; Cyclone V           ;
; VHDL Show LMF Mapping Messages                                   ; Off                      ;                     ;
; VHDL Version                                                     ; VHDL_2008                ; VHDL_1993           ;
; Use smart compilation                                            ; Off                      ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                       ; On                  ;
; Enable compact report table                                      ; Off                      ; Off                 ;
; Restructure Multiplexers                                         ; Auto                     ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                      ; Off                 ;
; Preserve fewer node names                                        ; On                       ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                   ; Enable              ;
; Verilog Version                                                  ; Verilog_2001             ; Verilog_2001        ;
; State Machine Processing                                         ; Auto                     ; Auto                ;
; Safe State Machine                                               ; Off                      ; Off                 ;
; Extract Verilog State Machines                                   ; On                       ; On                  ;
; Extract VHDL State Machines                                      ; On                       ; On                  ;
; Ignore Verilog initial constructs                                ; Off                      ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                     ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                      ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                       ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                       ; On                  ;
; Parallel Synthesis                                               ; On                       ; On                  ;
; DSP Block Balancing                                              ; Auto                     ; Auto                ;
; NOT Gate Push-Back                                               ; On                       ; On                  ;
; Power-Up Don't Care                                              ; On                       ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                      ; Off                 ;
; Remove Duplicate Registers                                       ; On                       ; On                  ;
; Ignore CARRY Buffers                                             ; Off                      ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                      ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                      ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                      ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                      ; Off                 ;
; Ignore SOFT Buffers                                              ; On                       ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                      ; Off                 ;
; Optimization Technique                                           ; Balanced                 ; Balanced            ;
; Carry Chain Length                                               ; 70                       ; 70                  ;
; Auto Carry Chains                                                ; On                       ; On                  ;
; Auto Open-Drain Pins                                             ; On                       ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                      ; Off                 ;
; Auto ROM Replacement                                             ; On                       ; On                  ;
; Auto RAM Replacement                                             ; On                       ; On                  ;
; Auto DSP Block Replacement                                       ; On                       ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                     ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                     ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                       ; On                  ;
; Strict RAM Replacement                                           ; Off                      ; Off                 ;
; Allow Synchronous Control Signals                                ; On                       ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                      ; Off                 ;
; Auto RAM Block Balancing                                         ; On                       ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                      ; Off                 ;
; Auto Resource Sharing                                            ; Off                      ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                      ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                      ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                      ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                       ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                      ; Off                 ;
; Timing-Driven Synthesis                                          ; On                       ; On                  ;
; Report Parameter Settings                                        ; On                       ; On                  ;
; Report Source Assignments                                        ; On                       ; On                  ;
; Report Connectivity Checks                                       ; On                       ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                      ; Off                 ;
; Synchronization Register Chain Length                            ; 2                        ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation       ; Normal compilation  ;
; HDL message level                                                ; Level2                   ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                      ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                     ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                     ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                      ; 100                 ;
; Clock MUX Protection                                             ; On                       ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                      ; Off                 ;
; Block Design Naming                                              ; Auto                     ; Auto                ;
; SDC constraint protection                                        ; Off                      ; Off                 ;
; Synthesis Effort                                                 ; Auto                     ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                       ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                      ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium                   ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                     ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                       ; On                  ;
+------------------------------------------------------------------+--------------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                       ; Library             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; synthesis/finalproject_trivia.vhd                                                                   ; yes             ; User VHDL File                               ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd                                                                   ; finalproject_trivia ;
; synthesis/finalproject_trivia_rst_controller.vhd                                                    ; yes             ; User VHDL File                               ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd                                                    ; finalproject_trivia ;
; synthesis/finalproject_trivia_rst_controller_001.vhd                                                ; yes             ; User VHDL File                               ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd                                                ; finalproject_trivia ;
; synthesis/submodules/altera_reset_controller.v                                                      ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v                                                      ; finalproject_trivia ;
; synthesis/submodules/altera_reset_synchronizer.v                                                    ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_synchronizer.v                                                    ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_irq_mapper.sv                                              ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v                                        ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v                  ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v                  ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v                  ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v                      ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; finalproject_trivia ;
; synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                     ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                                     ; finalproject_trivia ;
; synthesis/submodules/altera_avalon_st_clock_crosser.v                                               ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v                                               ; finalproject_trivia ;
; synthesis/submodules/altera_std_synchronizer_nocut.v                                                ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_std_synchronizer_nocut.v                                                ; finalproject_trivia ;
; synthesis/submodules/altera_merlin_width_adapter.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv                                                 ; finalproject_trivia ;
; synthesis/submodules/altera_merlin_burst_uncompressor.sv                                            ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                            ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv                           ; finalproject_trivia ;
; synthesis/submodules/altera_merlin_arbitrator.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv                                                    ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv                               ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv                             ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv                           ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv                               ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv                         ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv                             ; finalproject_trivia ;
; synthesis/submodules/altera_merlin_burst_adapter.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv                                                 ; finalproject_trivia ;
; synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                          ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                          ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv                            ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv                            ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv                            ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv                            ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv                            ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv                            ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv                                ; finalproject_trivia ;
; synthesis/submodules/altera_avalon_sc_fifo.v                                                        ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v                                                        ; finalproject_trivia ;
; synthesis/submodules/altera_merlin_slave_agent.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv                                                   ; finalproject_trivia ;
; synthesis/submodules/altera_merlin_master_agent.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_agent.sv                                                  ; finalproject_trivia ;
; synthesis/submodules/altera_merlin_slave_translator.sv                                              ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_translator.sv                                              ; finalproject_trivia ;
; synthesis/submodules/altera_merlin_master_translator.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_translator.sv                                             ; finalproject_trivia ;
; synthesis/submodules/altera_up_avalon_video_vga_timing.v                                            ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v                                            ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_video_vga_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v                                   ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v                                ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v                                ; finalproject_trivia ;
; synthesis/submodules/altera_up_video_128_character_rom.v                                            ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v                                            ; finalproject_trivia ;
; synthesis/submodules/altera_up_video_char_mode_rom_128.mif                                          ; yes             ; User Memory Initialization File              ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_char_mode_rom_128.mif                                          ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v                        ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v                        ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_timer_0.v                                                  ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_sysid_qsys_0.v                                             ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_pio_sseg.v                                                 ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_sseg.v                                                 ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_pio_output_answer.v                                        ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_output_answer.v                                        ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_pio_input_key.v                                            ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_input_key.v                                            ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.hex                                       ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v                                         ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v                                             ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v                                         ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v                         ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v                              ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v                                   ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v                                   ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v                                              ; finalproject_trivia ;
; synthesis/submodules/finalproject_trivia_altpll_0.v                                                 ; yes             ; User Verilog HDL File                        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v                                                 ; finalproject_trivia ;
; FinalProject_Trivia_FSM.vhd                                                                         ; yes             ; User VHDL File                               ; Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM.vhd                                                                         ;                     ;
; FinalProject_Trivia_DE10.vhd                                                                        ; yes             ; User VHDL File                               ; Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd                                                                        ;                     ;
; clock_divider.vhd                                                                                   ; yes             ; User VHDL File                               ; Z:/Documents/HDL/Quartus_Projects/FinalProject/clock_divider.vhd                                                                                   ;                     ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                  ;                     ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                               ;                     ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                ;                     ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                ;                     ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                ;                     ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                ;                     ;
; aglobal181.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                              ;                     ;
; db/scfifo_9621.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/scfifo_9621.tdf                                                                                  ;                     ;
; db/a_dpfifo_bb01.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_dpfifo_bb01.tdf                                                                                ;                     ;
; db/a_fefifo_7cf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_fefifo_7cf.tdf                                                                                 ;                     ;
; db/cntr_337.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cntr_337.tdf                                                                                     ;                     ;
; db/altsyncram_dtn1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_dtn1.tdf                                                                              ;                     ;
; db/cntr_n2b.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cntr_n2b.tdf                                                                                     ;                     ;
; alt_jtag_atlantic.v                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                         ;                     ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                               ;                     ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                           ;                     ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;                     ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;                     ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;                     ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;                     ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;                     ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                  ;                     ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                  ;                     ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                ;                     ;
; db/altsyncram_s0c1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_s0c1.tdf                                                                              ;                     ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                   ;                     ;
; db/altsyncram_0n61.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_0n61.tdf                                                                              ;                     ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                    ;                     ;
; db/altsyncram_gqh1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_gqh1.tdf                                                                              ;                     ;
; db/decode_c7a.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/decode_c7a.tdf                                                                                   ;                     ;
; db/mux_93b.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/mux_93b.tdf                                                                                      ;                     ;
; db/altsyncram_ch62.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_ch62.tdf                                                                              ;                     ;
; db/altsyncram_mkh1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_mkh1.tdf                                                                              ;                     ;
; dcfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                  ;                     ;
; lpm_counter.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                             ;                     ;
; lpm_add_sub.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                             ;                     ;
; a_graycounter.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                           ;                     ;
; a_fefifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                ;                     ;
; a_gray2bin.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                              ;                     ;
; dffpipe.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                 ;                     ;
; alt_sync_fifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                           ;                     ;
; lpm_compare.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                             ;                     ;
; altsyncram_fifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                         ;                     ;
; db/dcfifo_d7j1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf                                                                                  ;                     ;
; db/a_gray2bin_jra.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_gray2bin_jra.tdf                                                                               ;                     ;
; db/a_graycounter_g26.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_graycounter_g26.tdf                                                                            ;                     ;
; db/a_graycounter_cgb.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_graycounter_cgb.tdf                                                                            ;                     ;
; db/altsyncram_9f11.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf                                                                              ;                     ;
; db/alt_synch_pipe_g9l.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_g9l.tdf                                                                           ;                     ;
; db/dffpipe_1v8.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_1v8.tdf                                                                                  ;                     ;
; db/dffpipe_0v8.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_0v8.tdf                                                                                  ;                     ;
; db/alt_synch_pipe_h9l.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_h9l.tdf                                                                           ;                     ;
; db/dffpipe_2v8.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_2v8.tdf                                                                                  ;                     ;
; db/cmpr_0h5.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cmpr_0h5.tdf                                                                                     ;                     ;
; db/mux_9d7.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/mux_9d7.tdf                                                                                      ;                     ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                 ; altera_sld          ;
; db/ip/sld87612b33/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/alt_sld_fab.v                                                                     ; alt_sld_fab         ;
; db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab         ;
; db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab         ;
; db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab         ;
; db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab         ;
; db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab         ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                            ;                     ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                              ;                     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,985                                                                                                                      ;
;                                             ;                                                                                                                            ;
; Total combinational functions               ; 3184                                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                                            ;
;     -- 4 input functions                    ; 1629                                                                                                                       ;
;     -- 3 input functions                    ; 861                                                                                                                        ;
;     -- <=2 input functions                  ; 694                                                                                                                        ;
;                                             ;                                                                                                                            ;
; Logic elements by mode                      ;                                                                                                                            ;
;     -- normal mode                          ; 2924                                                                                                                       ;
;     -- arithmetic mode                      ; 260                                                                                                                        ;
;                                             ;                                                                                                                            ;
; Total registers                             ; 2354                                                                                                                       ;
;     -- Dedicated logic registers            ; 2354                                                                                                                       ;
;     -- I/O registers                        ; 0                                                                                                                          ;
;                                             ;                                                                                                                            ;
; I/O pins                                    ; 79                                                                                                                         ;
; Total memory bits                           ; 878464                                                                                                                     ;
;                                             ;                                                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                          ;
;                                             ;                                                                                                                            ;
; Total PLLs                                  ; 1                                                                                                                          ;
;     -- PLLs                                 ; 1                                                                                                                          ;
;                                             ;                                                                                                                            ;
; Maximum fan-out node                        ; finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|finalproject_trivia_altpll_0_altpll_62g2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2114                                                                                                                       ;
; Total fan-out                               ; 22788                                                                                                                      ;
; Average fan-out                             ; 3.81                                                                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------+
; Compilation Hierarchy Node                                                                                                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                                   ; Library Name        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------+
; |FinalProject_Trivia_DE10                                                                                                                  ; 3184 (1)            ; 2354 (0)                  ; 878464      ; 0          ; 0            ; 0       ; 0         ; 79   ; 0            ; 0          ; |FinalProject_Trivia_DE10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FinalProject_Trivia_DE10                                      ; work                ;
;    |FinalProject_Trivia_FSM:FSM|                                                                                                           ; 81 (81)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|FinalProject_Trivia_FSM:FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FinalProject_Trivia_FSM                                       ; work                ;
;    |clock_divider:CLKDIV|                                                                                                                  ; 27 (27)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|clock_divider:CLKDIV                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; clock_divider                                                 ; work                ;
;    |finalproject_trivia:u0|                                                                                                                ; 2923 (0)            ; 2206 (0)                  ; 878464      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; finalproject_trivia                                           ; finalproject_trivia ;
;       |finalproject_trivia_altpll_0:altpll_0|                                                                                              ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; finalproject_trivia_altpll_0                                  ; finalproject_trivia ;
;          |finalproject_trivia_altpll_0_altpll_62g2:sd1|                                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|finalproject_trivia_altpll_0_altpll_62g2:sd1                                                                                                                                                                                                                                                                                                                                                                                                      ; finalproject_trivia_altpll_0_altpll_62g2                      ; finalproject_trivia ;
;          |finalproject_trivia_altpll_0_stdsync_sv6:stdsync2|                                                                               ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|finalproject_trivia_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                                                 ; finalproject_trivia_altpll_0_stdsync_sv6                      ; finalproject_trivia ;
;             |finalproject_trivia_altpll_0_dffpipe_l2c:dffpipe3|                                                                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|finalproject_trivia_altpll_0_stdsync_sv6:stdsync2|finalproject_trivia_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                                               ; finalproject_trivia_altpll_0_dffpipe_l2c                      ; finalproject_trivia ;
;       |finalproject_trivia_jtag_uart_0:jtag_uart_0|                                                                                        ; 139 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; finalproject_trivia_jtag_uart_0                               ; finalproject_trivia ;
;          |alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|                                                             ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                             ; work                ;
;          |finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|                                           ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                                       ; finalproject_trivia_jtag_uart_0_scfifo_r                      ; finalproject_trivia ;
;             |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                        ; work                ;
;                |scfifo_9621:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                               ; scfifo_9621                                                   ; work                ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                          ; a_dpfifo_bb01                                                 ; work                ;
;                      |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                  ; a_fefifo_7cf                                                  ; work                ;
;                         |cntr_337:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                             ; cntr_337                                                      ; work                ;
;                      |altsyncram_dtn1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                  ; altsyncram_dtn1                                               ; work                ;
;                      |cntr_n2b:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                    ; cntr_n2b                                                      ; work                ;
;                      |cntr_n2b:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                          ; cntr_n2b                                                      ; work                ;
;          |finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|                                           ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                                       ; finalproject_trivia_jtag_uart_0_scfifo_w                      ; finalproject_trivia ;
;             |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                        ; work                ;
;                |scfifo_9621:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                                                               ; scfifo_9621                                                   ; work                ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                                                          ; a_dpfifo_bb01                                                 ; work                ;
;                      |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                  ; a_fefifo_7cf                                                  ; work                ;
;                         |cntr_337:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                                                             ; cntr_337                                                      ; work                ;
;                      |altsyncram_dtn1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                                                  ; altsyncram_dtn1                                               ; work                ;
;                      |cntr_n2b:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                                                    ; cntr_n2b                                                      ; work                ;
;                      |cntr_n2b:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                                                          ; cntr_n2b                                                      ; work                ;
;       |finalproject_trivia_mm_interconnect_0:mm_interconnect_0|                                                                            ; 1000 (0)            ; 813 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; finalproject_trivia_mm_interconnect_0                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                       ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                                ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                                  ; 47 (47)             ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|                                                                         ; 12 (12)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|                                                                           ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|                                                                       ; 12 (12)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|                                                                       ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|                                                                              ; 36 (36)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|                                                                                ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                 ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|                                 ; 14 (14)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                         ; finalproject_trivia ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                            ; 6 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser                      ; finalproject_trivia ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 6 (6)               ; 18 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                                ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                            ; 4 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser                      ; finalproject_trivia ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 22 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                                ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                            ; 6 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser                      ; finalproject_trivia ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 6 (6)               ; 18 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                                ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                            ; 4 (0)               ; 50 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser                      ; finalproject_trivia ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 50 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                                ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                            ; 4 (0)               ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser                      ; finalproject_trivia ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 10 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                                ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                            ; 4 (0)               ; 14 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser                      ; finalproject_trivia ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 14 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                                ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                            ; 4 (0)               ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser                      ; finalproject_trivia ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 10 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                                ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                            ; 4 (0)               ; 14 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser                      ; finalproject_trivia ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 14 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                                ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                            ; 4 (0)               ; 38 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser                      ; finalproject_trivia ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 38 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                                ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                ; 4 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser                      ; finalproject_trivia ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 22 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser                                ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                 ; finalproject_trivia ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                                    ; finalproject_trivia ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                    ; finalproject_trivia ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 10 (10)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_translator                               ; finalproject_trivia ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_translator                               ; finalproject_trivia ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                              ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                     ; finalproject_trivia ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                              ; finalproject_trivia ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                       ; 17 (11)             ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                                     ; finalproject_trivia ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                              ; finalproject_trivia ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                     ; finalproject_trivia ;
;          |altera_merlin_slave_agent:pio_input_key_s1_agent|                                                                                ; 5 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                     ; finalproject_trivia ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                              ; finalproject_trivia ;
;          |altera_merlin_slave_agent:pio_input_level_s1_agent|                                                                              ; 4 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent                                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                     ; finalproject_trivia ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor                              ; finalproject_trivia ;
;          |altera_merlin_slave_agent:pio_output_answer_s1_agent|                                                                            ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                     ; finalproject_trivia ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                              ; finalproject_trivia ;
;          |altera_merlin_slave_agent:pio_sseg_s1_agent|                                                                                     ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent                                                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                                     ; finalproject_trivia ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                              ; finalproject_trivia ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                     ; finalproject_trivia ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                     ; finalproject_trivia ;
;          |altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|                                      ; 11 (3)              ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                     ; finalproject_trivia ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                              ; finalproject_trivia ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                    ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 11 (11)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_slave_translator:pio_input_key_s1_translator|                                                                      ; 6 (6)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_slave_translator:pio_input_level_s1_translator|                                                                    ; 6 (6)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_slave_translator:pio_output_answer_s1_translator|                                                                  ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_slave_translator:pio_sseg_s1_translator|                                                                           ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                            ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                            ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|                            ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator|                           ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                ; finalproject_trivia ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|                                                         ; 65 (65)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; finalproject_trivia ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|                                                         ; 18 (18)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                                   ; finalproject_trivia ;
;          |altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|                        ; 54 (54)             ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter                                                                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                                   ; finalproject_trivia ;
;          |altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|                        ; 24 (24)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter                                                                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                                   ; finalproject_trivia ;
;          |finalproject_trivia_mm_interconnect_0_cmd_demux:cmd_demux|                                                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                       ; finalproject_trivia_mm_interconnect_0_cmd_demux               ; finalproject_trivia ;
;          |finalproject_trivia_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                               ; finalproject_trivia_mm_interconnect_0_cmd_demux_001           ; finalproject_trivia ;
;          |finalproject_trivia_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                               ; finalproject_trivia_mm_interconnect_0_cmd_demux_001           ; finalproject_trivia ;
;          |finalproject_trivia_mm_interconnect_0_cmd_demux_001:rsp_demux_006|                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                                                                                                               ; finalproject_trivia_mm_interconnect_0_cmd_demux_001           ; finalproject_trivia ;
;          |finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                   ; 56 (52)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                   ; finalproject_trivia_mm_interconnect_0_cmd_mux_004             ; finalproject_trivia ;
;             |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                      ; finalproject_trivia ;
;          |finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|                                                                   ; 60 (56)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006                                                                                                                                                                                                                                                                                                                                                                   ; finalproject_trivia_mm_interconnect_0_cmd_mux_004             ; finalproject_trivia ;
;             |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                      ; finalproject_trivia ;
;          |finalproject_trivia_mm_interconnect_0_router:router|                                                                             ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                             ; finalproject_trivia_mm_interconnect_0_router                  ; finalproject_trivia ;
;          |finalproject_trivia_mm_interconnect_0_router_001:router_001|                                                                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                     ; finalproject_trivia_mm_interconnect_0_router_001              ; finalproject_trivia ;
;          |finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux|                                                                           ; 177 (177)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                           ; finalproject_trivia_mm_interconnect_0_rsp_mux                 ; finalproject_trivia ;
;          |finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                   ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                   ; finalproject_trivia_mm_interconnect_0_rsp_mux_001             ; finalproject_trivia ;
;       |finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|                                                                  ; 268 (214)           ; 248 (156)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; finalproject_trivia_new_sdram_controller_0                    ; finalproject_trivia ;
;          |finalproject_trivia_new_sdram_controller_0_input_efifo_module:the_finalproject_trivia_new_sdram_controller_0_input_efifo_module| ; 54 (54)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|finalproject_trivia_new_sdram_controller_0_input_efifo_module:the_finalproject_trivia_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                                                                                       ; finalproject_trivia_new_sdram_controller_0_input_efifo_module ; finalproject_trivia ;
;       |finalproject_trivia_nios2_gen2_0:nios2_gen2_0|                                                                                      ; 1001 (0)            ; 588 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; finalproject_trivia_nios2_gen2_0                              ; finalproject_trivia ;
;          |finalproject_trivia_nios2_gen2_0_cpu:cpu|                                                                                        ; 1001 (711)          ; 588 (319)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                  ; finalproject_trivia_nios2_gen2_0_cpu                          ; finalproject_trivia ;
;             |finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|                            ; 290 (33)            ; 269 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                                ; finalproject_trivia_nios2_gen2_0_cpu_nios2_oci                ; finalproject_trivia ;
;                |finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|     ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                          ; finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper      ; finalproject_trivia ;
;                   |finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|    ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk       ; finalproject_trivia ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                       ; work                ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                       ; work                ;
;                   |finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|          ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck                                                            ; finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck          ; finalproject_trivia ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                       ; work                ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                       ; work                ;
;                   |sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy                                                                                              ; sld_virtual_jtag_basic                                        ; work                ;
;                |finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|           ; 11 (11)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                                ; finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg         ; finalproject_trivia ;
;                |finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|             ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                  ; finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break          ; finalproject_trivia ;
;                |finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|             ; 8 (8)               ; 8 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                  ; finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug          ; finalproject_trivia ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; altera_std_synchronizer                                       ; work                ;
;                |finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|                   ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                        ; finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem             ; finalproject_trivia ;
;                   |finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module     ; finalproject_trivia ;
;                      |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                    ; work                ;
;                         |altsyncram_0n61:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                               ; work                ;
;             |finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                                 ; finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module   ; finalproject_trivia ;
;                |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; altsyncram                                                    ; work                ;
;                   |altsyncram_s0c1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                        ; altsyncram_s0c1                                               ; work                ;
;             |finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b|             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                                 ; finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module   ; finalproject_trivia ;
;                |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; altsyncram                                                    ; work                ;
;                   |altsyncram_s0c1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                                                        ; altsyncram_s0c1                                               ; work                ;
;       |finalproject_trivia_onchip_memory2_0:onchip_memory2_0|                                                                              ; 69 (1)              ; 2 (0)                     ; 800000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; finalproject_trivia_onchip_memory2_0                          ; finalproject_trivia ;
;          |altsyncram:the_altsyncram|                                                                                                       ; 68 (0)              ; 2 (0)                     ; 800000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                                    ; work                ;
;             |altsyncram_gqh1:auto_generated|                                                                                               ; 68 (0)              ; 2 (2)                     ; 800000      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqh1:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_gqh1                                               ; work                ;
;                |decode_c7a:decode3|                                                                                                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqh1:auto_generated|decode_c7a:decode3                                                                                                                                                                                                                                                                                                                                                       ; decode_c7a                                                    ; work                ;
;                |mux_93b:mux2|                                                                                                              ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqh1:auto_generated|mux_93b:mux2                                                                                                                                                                                                                                                                                                                                                             ; mux_93b                                                       ; work                ;
;       |finalproject_trivia_pio_input_key:pio_input_key|                                                                                    ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key                                                                                                                                                                                                                                                                                                                                                                                                                                         ; finalproject_trivia_pio_input_key                             ; finalproject_trivia ;
;       |finalproject_trivia_pio_input_key:pio_input_level|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level                                                                                                                                                                                                                                                                                                                                                                                                                                       ; finalproject_trivia_pio_input_key                             ; finalproject_trivia ;
;       |finalproject_trivia_pio_output_answer:pio_output_answer|                                                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_pio_output_answer:pio_output_answer                                                                                                                                                                                                                                                                                                                                                                                                                                 ; finalproject_trivia_pio_output_answer                         ; finalproject_trivia ;
;       |finalproject_trivia_pio_sseg:pio_sseg|                                                                                              ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_pio_sseg:pio_sseg                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; finalproject_trivia_pio_sseg                                  ; finalproject_trivia ;
;       |finalproject_trivia_rst_controller:rst_controller_002|                                                                              ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                   ; finalproject_trivia_rst_controller                            ; finalproject_trivia ;
;          |altera_reset_controller:rst_controller|                                                                                          ; 1 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                                       ; finalproject_trivia ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                     ; finalproject_trivia ;
;       |finalproject_trivia_rst_controller:rst_controller|                                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                       ; finalproject_trivia_rst_controller                            ; finalproject_trivia ;
;          |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                                       ; finalproject_trivia ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                     ; finalproject_trivia ;
;       |finalproject_trivia_rst_controller_001:rst_controller_001|                                                                          ; 6 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                               ; finalproject_trivia_rst_controller_001                        ; finalproject_trivia ;
;          |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                                       ; finalproject_trivia ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                                     ; finalproject_trivia ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                     ; finalproject_trivia ;
;       |finalproject_trivia_timer_0:timer_0|                                                                                                ; 129 (129)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; finalproject_trivia_timer_0                                   ; finalproject_trivia ;
;       |finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|                                            ; 138 (138)           ; 109 (109)                 ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0                                                                                                                                                                                                                                                                                                                                                                                                 ; finalproject_trivia_video_character_buffer_with_dma_0         ; finalproject_trivia ;
;          |altera_up_video_128_character_rom:Character_Rom|                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom                                                                                                                                                                                                                                                                                                                                                 ; altera_up_video_128_character_rom                             ; finalproject_trivia ;
;             |altsyncram:character_data_rom|                                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                    ; work                ;
;                |altsyncram_mkh1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_mkh1:auto_generated                                                                                                                                                                                                                                                                                    ; altsyncram_mkh1                                               ; work                ;
;          |altsyncram:Char_Buffer_Memory|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 57344       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                    ; work                ;
;             |altsyncram_ch62:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 57344       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated                                                                                                                                                                                                                                                                                                                                    ; altsyncram_ch62                                               ; work                ;
;       |finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|                                                            ; 72 (2)              ; 102 (0)                   ; 1664        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0                                                                                                                                                                                                                                                                                                                                                                                                                 ; finalproject_trivia_video_dual_clock_buffer_0                 ; finalproject_trivia ;
;          |dcfifo:Data_FIFO|                                                                                                                ; 70 (0)              ; 102 (0)                   ; 1664        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO                                                                                                                                                                                                                                                                                                                                                                                                ; dcfifo                                                        ; work                ;
;             |dcfifo_d7j1:auto_generated|                                                                                                   ; 70 (11)             ; 102 (34)                  ; 1664        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo_d7j1                                                   ; work                ;
;                |a_gray2bin_jra:wrptr_g_gray2bin|                                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_gray2bin_jra:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_jra                                                ; work                ;
;                |a_gray2bin_jra:ws_dgrp_gray2bin|                                                                                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_gray2bin_jra:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_jra                                                ; work                ;
;                |a_graycounter_cgb:wrptr_g1p|                                                                                               ; 17 (17)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_cgb                                             ; work                ;
;                |a_graycounter_g26:rdptr_g1p|                                                                                               ; 17 (17)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_g26                                             ; work                ;
;                |alt_synch_pipe_g9l:rs_dgwp|                                                                                                ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_g9l                                            ; work                ;
;                   |dffpipe_1v8:dffpipe12|                                                                                                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                                                                                                                                                                                                                                                                                                                    ; dffpipe_1v8                                                   ; work                ;
;                |alt_synch_pipe_h9l:ws_dgrp|                                                                                                ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_h9l                                            ; work                ;
;                   |dffpipe_2v8:dffpipe16|                                                                                                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                                                                                                                                                                                                                                                                                                                    ; dffpipe_2v8                                                   ; work                ;
;                |altsyncram_9f11:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 1664        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram                                                                                                                                                                                                                                                                                                                                            ; altsyncram_9f11                                               ; work                ;
;                |cmpr_0h5:rdempty_eq_comp1_msb|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|cmpr_0h5:rdempty_eq_comp1_msb                                                                                                                                                                                                                                                                                                                                       ; cmpr_0h5                                                      ; work                ;
;                |cmpr_0h5:rdempty_eq_comp_lsb|                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|cmpr_0h5:rdempty_eq_comp_lsb                                                                                                                                                                                                                                                                                                                                        ; cmpr_0h5                                                      ; work                ;
;                |dffpipe_0v8:ws_brp|                                                                                                        ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_0v8                                                   ; work                ;
;                |dffpipe_0v8:ws_bwp|                                                                                                        ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_0v8                                                   ; work                ;
;                |mux_9d7:rdemp_eq_comp_lsb_mux|                                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                       ; mux_9d7                                                       ; work                ;
;                |mux_9d7:rdemp_eq_comp_msb_mux|                                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                       ; mux_9d7                                                       ; work                ;
;       |finalproject_trivia_video_vga_controller_0:video_vga_controller_0|                                                                  ; 60 (1)              ; 57 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0                                                                                                                                                                                                                                                                                                                                                                                                                       ; finalproject_trivia_video_vga_controller_0                    ; finalproject_trivia ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                    ; 59 (59)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                                                                                                                                                                          ; altera_up_avalon_video_vga_timing                             ; finalproject_trivia ;
;    |sld_hub:auto_hub|                                                                                                                      ; 152 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                                       ; altera_sld          ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|    ; 151 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                                   ; altera_sld          ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                              ; 151 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                            ; alt_sld_fab                                                   ; alt_sld_fab         ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                          ; 151 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                                       ; alt_sld_fab         ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                               ; 150 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                             ; alt_sld_fab         ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                           ; 150 (108)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                               ; sld_jtag_hub                                                  ; work                ;
;                      |sld_rom_sr:hub_info_reg|                                                                                             ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                       ; sld_rom_sr                                                    ; work                ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                           ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                     ; sld_shadow_jsm                                                ; altera_sld          ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                     ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                     ;
; finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 25000        ; 32           ; --           ; --           ; 800000 ; finalproject_trivia_onchip_memory2_0.hex ;
; finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_mkh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                   ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; altera_up_video_char_mode_rom_128.mif    ;
; finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                   ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                     ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                               ; IP Include File          ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                          ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                          ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                          ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                          ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |FinalProject_Trivia_DE10|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                          ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0                                                                                                                                                                                                                                              ; finalproject_trivia.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0                                                                                                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_irq_mapper:irq_mapper                                                                                                                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                  ; finalproject_trivia.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                      ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                   ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                              ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                         ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                    ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                     ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                   ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                              ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                     ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                       ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                  ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                              ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                              ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                  ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                  ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                         ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                               ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                     ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                           ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                  ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                             ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent                                                                                                                                     ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo                                                                                                                              ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo                                                                                                                                ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator                                                                                                                           ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent                                                                                                                                   ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo                                                                                                                              ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator                                                                                                                         ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator                                                                                                                       ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent                                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo                                                                                                                                   ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo                                                                                                                                     ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator                                                                                                                                ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router:router                                                                                                                                  ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_001:router_001                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_002:router_002                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_003                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_004                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_005                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_006:router_006                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_007                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_006:router_008                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_009                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_010:router_010                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_011                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_012                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_013                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_014                                                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                    ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                           ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                      ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                           ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                      ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent                                                                                           ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo                                                                                      ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter                                                                             ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter                                                                             ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent                                                                                          ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo                                                                                     ; finalproject_trivia.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator                                                                                ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                ; finalproject_trivia.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu                                                                                                                                                       ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key                                                                                                                                                                                              ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level                                                                                                                                                                                            ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_pio_output_answer:pio_output_answer                                                                                                                                                                                      ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_pio_sseg:pio_sseg                                                                                                                                                                                                        ; finalproject_trivia.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                     ; finalproject_trivia.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                         ; finalproject_trivia.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller                                                                                                                                                 ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                ; finalproject_trivia.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0                                                                                                                                                                                                          ; finalproject_trivia.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |FinalProject_Trivia_DE10|FinalProject_Trivia_FSM:FSM|state                         ;
+----------------------+-----------------+------------------+----------------------+------------------+
; Name                 ; state.state_win ; state.state_wait ; state.state_question ; state.state_idle ;
+----------------------+-----------------+------------------+----------------------+------------------+
; state.state_idle     ; 0               ; 0                ; 0                    ; 0                ;
; state.state_question ; 0               ; 0                ; 1                    ; 1                ;
; state.state_wait     ; 0               ; 1                ; 0                    ; 1                ;
; state.state_win      ; 1               ; 0                ; 0                    ; 1                ;
+----------------------+-----------------+------------------+----------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+---------------------------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                                              ;
+------------------+------------------+------------------+------------------+---------------------------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                                             ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                                             ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                                             ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                                             ;
+------------------+------------------+------------------+------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_state                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+---------------------------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                                            ;
+------------+------------+------------+------------+---------------------------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                                     ;
+------------+------------+------------+------------+---------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                                      ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                                      ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                                      ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                                      ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                                      ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 130                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,2,4,6,8,10..14,17,18,20,23,26..28,31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[4..31]                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[4..31]                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,2..15,17..31]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,2..15,17..31]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[2..15,17..31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_endofpacket[0..3]                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7]                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                 ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                 ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                 ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                 ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                 ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                 ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                 ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                 ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                 ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                                                           ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                                     ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                                     ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                             ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                             ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                             ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                             ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                    ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                    ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                    ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                    ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                    ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                     ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                     ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,3,5,7,9,15,16,19,21,22,24,25,29]                                                                                                                                                                                                                                                         ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                        ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                                    ; Merged with finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                             ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                        ; Merged with finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                 ; Merged with finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                         ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                         ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                         ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                         ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                         ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                                     ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                     ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                    ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                    ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                    ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                    ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                    ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                             ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                             ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                             ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                             ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                             ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                     ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                      ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                                                                            ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                                                                             ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                                                                          ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                                                                           ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                                                                              ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                                                                               ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                                                                                   ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|buf_readdata[7]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4..31]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4..31]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[7,15,23]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                                       ; Merged with finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][11]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][12]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][13]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][14]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][15]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][16]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][17]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][11]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][12]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][13]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][14]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][15]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][16]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][17]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[13]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[14]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[15]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[16]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[17]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[18]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[19]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[20]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[21]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[22]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[23]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[24]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 1808                                                                                                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[15],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[7],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][11],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][12],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][13],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][14],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][15],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][16],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][17],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][19],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][11],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][12],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][13],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][14],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][15],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][16],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][17],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][19],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[13],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[14],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[15],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[16],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[17],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[18],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[19],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[20],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[21],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[22],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[23],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[24],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[25],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                        ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                           ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[23],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][67],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][67],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][67],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][67],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][67],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][67],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][69],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][69],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][69],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][69],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][69],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][66],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][66],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][66],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][66],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][66],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][66],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                             ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                 ;
; finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_endofpacket[3]                                                                                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_endofpacket[2],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_endofpacket[1],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_endofpacket[0],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7],                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7]                                                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                    ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[31]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[31],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[10]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[10]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[31]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[31],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[23]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[23],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[22]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[22],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[21]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[21],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[20]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[20],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[19]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[19],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[18]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[18],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[17]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[17],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[16]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[16],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[13]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[12]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[11]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[9]                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[9],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[8]                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[8],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[7]                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[7],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[6]                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[6],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[5]                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[5],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[4]                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[4],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[9]                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[9],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                   ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                          ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[29]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[29],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[28]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[28],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[27]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[27],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[26]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[26],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[25]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[25],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[24]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[24],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[23]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[23],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[22]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[22],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[21]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[21],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[20]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[20],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[19]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[19],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[18]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[18],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[17]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[17],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[16]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[16],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[15]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[14]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                         ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[12]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[11]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[8]                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[8],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[7]                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[7],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[6]                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[6],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[5]                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[5],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[4]                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[4],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[13]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[15]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[30]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[30],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[29]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[29],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[28]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[28],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[27]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[27],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[26]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[26],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[14]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[25]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[25],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_level|readdata[24]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|av_readdata_pre[24],                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key|readdata[30]                                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|av_readdata_pre[30],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[3],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|buf_readdata[7]                                                                                                                                                                                                                                                                                                                                 ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                 ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                               ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                       ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                              ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                              ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                              ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                              ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                            ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                              ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                   ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                     ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                      ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2354  ;
; Number of registers using Synchronous Clear  ; 92    ;
; Number of registers using Synchronous Load   ; 270   ;
; Number of registers using Asynchronous Clear ; 1401  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1219  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                  ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                  ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                  ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                  ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                  ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                  ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                  ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                 ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                 ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                               ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                               ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                               ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                               ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                             ; 11      ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                               ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                               ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                               ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                               ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                              ; 267     ;
; FinalProject_Trivia_FSM:FSM|s_cnt[31]                                                                                                                                                                                                                                                                                                           ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ; 27      ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                 ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                                    ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                     ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                     ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                                     ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                                     ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                          ; 26      ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                               ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                          ; 16      ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                 ; 11      ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                               ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                              ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                              ; 4       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                 ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p|counter5a0                                                                                                                                                               ; 8       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                               ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                        ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                    ; 9       ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                            ; 6       ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                          ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                          ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                   ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                   ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                 ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p|counter8a0                                                                                                                                                               ; 7       ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p|parity6                                                                                                                                                                  ; 4       ;
; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                     ; 3       ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]  ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                           ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p|parity9                                                                                                                                                                  ; 5       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                  ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                 ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                 ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                 ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                 ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                                 ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                 ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                 ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                                ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                ; 2       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; 1       ;
; finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                 ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                 ; 3       ;
; Total number of inverted registers = 73                                                                                                                                                                                                                                                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |FinalProject_Trivia_DE10|FinalProject_Trivia_FSM:FSM|s_cnt[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|buf_readdata[6]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[19]                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[14]                                                                                                                                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[6]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[15]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[22]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|control_reg[24]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_startofpacket[2]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_alu_result[31]                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|x_position[5]                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|y_position[2]                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|ctrl_readdata[3]                                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|finalproject_trivia_new_sdram_controller_0_input_efifo_module:the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|E_logic_result[3]                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; No         ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router:router|src_channel[8]                                                                                                                                                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|Selector35                                                                                                                                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |FinalProject_Trivia_DE10|finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------------------------------------+
; Assignment     ; Value ; From ; To                                                  ;
+----------------+-------+------+-----------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                          ;
+----------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|finalproject_trivia_altpll_0_stdsync_sv6:stdsync2|finalproject_trivia_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                 ;
+-----------------------------+-------+------+--------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                                    ;
+-----------------------------+-------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_mkh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                        ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                                ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                               ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------------------+---------------------------------------------------------------+
; Parameter Name ; Value                                    ; Type                                                          ;
+----------------+------------------------------------------+---------------------------------------------------------------+
; INIT_FILE      ; finalproject_trivia_onchip_memory2_0.hex ; String                                                        ;
+----------------+------------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT                              ; Untyped                                                             ;
; WIDTH_A                            ; 32                                       ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 15                                       ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 25000                                    ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                             ;
; WIDTH_B                            ; 1                                        ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 4                                        ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                             ;
; INIT_FILE                          ; finalproject_trivia_onchip_memory2_0.hex ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 25000                                    ; Signed Integer                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                             ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_gqh1                          ; Untyped                                                             ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                                                                     ;
; ENLARGE_CHAR   ; 0     ; Signed Integer                                                                                                                     ;
; AW             ; 13    ; Signed Integer                                                                                                                     ;
; BUFFER_SIZE    ; 8192  ; Signed Integer                                                                                                                     ;
; PIXELS         ; 640   ; Signed Integer                                                                                                                     ;
; LINES          ; 480   ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                                                                ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ch62      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                         ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                      ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                                                                                                                      ;
; WIDTH_A                            ; 1                                     ; Signed Integer                                                                                                                                               ;
; WIDTHAD_A                          ; 13                                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_A                         ; 8192                                  ; Signed Integer                                                                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                      ;
; WIDTH_B                            ; 1                                     ; Untyped                                                                                                                                                      ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                                                                                                                      ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                      ;
; INIT_FILE                          ; altera_up_video_char_mode_rom_128.mif ; Untyped                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10                                ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_mkh1                       ; Untyped                                                                                                                                                      ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                                     ;
; EW             ; 1     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                              ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                       ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                                              ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_d7j1 ; Untyped                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                           ;
+-------------------------+------------+------------------------------------------------------------------------------------------------+
; CW                      ; 3          ; Signed Integer                                                                                 ;
; DW                      ; 29         ; Signed Integer                                                                                 ;
; R_UI                    ; 29         ; Signed Integer                                                                                 ;
; R_LI                    ; 26         ; Signed Integer                                                                                 ;
; G_UI                    ; 19         ; Signed Integer                                                                                 ;
; G_LI                    ; 16         ; Signed Integer                                                                                 ;
; B_UI                    ; 9          ; Signed Integer                                                                                 ;
; B_LI                    ; 6          ; Signed Integer                                                                                 ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                 ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                 ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                 ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                 ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                 ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                 ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                 ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                 ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                 ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                 ;
; LW                      ; 10         ; Signed Integer                                                                                 ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                ;
; PW                      ; 10         ; Signed Integer                                                                                 ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                ;
+-------------------------+------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                                        ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; CW                      ; 3          ; Signed Integer                                                                                                                              ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                                              ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                                              ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                                              ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                                              ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                                              ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                                              ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                                              ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                                              ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                                              ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                                              ;
; PW                      ; 10         ; Signed Integer                                                                                                                              ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                                             ;
; LW                      ; 10         ; Signed Integer                                                                                                                              ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                                             ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                            ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                          ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                                                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                                                          ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                                           ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 55    ; Signed Integer                                                                                                                                                                     ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                     ;
; PKT_ADDR_H                ; 35    ; Signed Integer                                                                                                                                                                     ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 40    ; Signed Integer                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 37    ; Signed Integer                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 38    ; Signed Integer                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 39    ; Signed Integer                                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 57    ; Signed Integer                                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 64    ; Signed Integer                                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 47    ; Signed Integer                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 45    ; Signed Integer                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 68    ; Signed Integer                                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 66    ; Signed Integer                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 74    ; Signed Integer                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 73    ; Signed Integer                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 75    ; Signed Integer                                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 77    ; Signed Integer                                                                                                                                                                     ;
; ST_DATA_W                 ; 78    ; Signed Integer                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                                                     ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                     ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                     ;
; FIFO_DATA_W               ; 79    ; Signed Integer                                                                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 79    ; Signed Integer                                                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                ;
; DATA_WIDTH          ; 79    ; Signed Integer                                                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                      ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                                                      ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                      ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                      ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router:router|finalproject_trivia_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 8     ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_001:router_001|finalproject_trivia_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_002:router_002|finalproject_trivia_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_003|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_004|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_005|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_006:router_006|finalproject_trivia_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_007|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_006:router_008|finalproject_trivia_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_009|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_010:router_010|finalproject_trivia_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_011|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_012|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_013|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_014|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                               ;
; PKT_BEGIN_BURST           ; 55    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_H                ; 35    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 47    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 45    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 38    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 39    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 52    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 51    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                                                                                                                                               ;
; ST_DATA_W                 ; 78    ; Signed Integer                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 47    ; Signed Integer                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 44    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L ; 42    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; ST_DATA_W      ; 78    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; ST_CHANNEL_W   ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; ST_DATA_W      ; 87    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; ST_CHANNEL_W   ; 13    ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 35    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 36    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 42    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 44    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 45    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 47    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 48    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 50    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 73    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 74    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 41    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 51    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 52    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 75    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 77    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 38    ; Signed Integer                                                                                                                                                                               ;
; IN_ST_DATA_W                  ; 78    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                                                               ;
; OUT_ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                                                               ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 82    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 83    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 84    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 86    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                                                              ;
; IN_ST_DATA_W                  ; 87    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 102   ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 104   ; Signed Integer                                                                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                                                                                               ;
; IN_ST_DATA_W                  ; 105   ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 35    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 73    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 74    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 41    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 51    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 52    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 75    ; Signed Integer                                                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 77    ; Signed Integer                                                                                                                                                                               ;
; OUT_ST_DATA_W                 ; 78    ; Signed Integer                                                                                                                                                                               ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                               ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 102   ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 104   ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                                                              ;
; IN_ST_DATA_W                  ; 105   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 87    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 120   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                              ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                              ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                                 ;
; output_reset_sync_edges   ; deassert ; String                                                                         ;
; sync_depth                ; 2        ; Signed Integer                                                                 ;
; reset_request_present     ; 0        ; Signed Integer                                                                 ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                                 ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                                 ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                                 ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                                 ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                                 ;
; adapt_reset_request       ; 0        ; Signed Integer                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                   ;
+---------------------------+----------+----------------------------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                                         ;
; output_reset_sync_edges   ; deassert ; String                                                                                 ;
; sync_depth                ; 2        ; Signed Integer                                                                         ;
; reset_request_present     ; 1        ; Signed Integer                                                                         ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                                         ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                                         ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                                         ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                                         ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                                         ;
; adapt_reset_request       ; 0        ; Signed Integer                                                                         ;
+---------------------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                    ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                               ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                                     ;
; output_reset_sync_edges   ; deassert ; String                                                                             ;
; sync_depth                ; 2        ; Signed Integer                                                                     ;
; reset_request_present     ; 0        ; Signed Integer                                                                     ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                                     ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                                     ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                                     ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                                     ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                                     ;
; adapt_reset_request       ; 0        ; Signed Integer                                                                     ;
+---------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                      ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                     ;
; Entity Instance            ; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                    ;
; Entity Instance            ; finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                               ;
; Entity Instance            ; finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                                                                      ;
;     -- LPM_WIDTH           ; 32                                                                                                              ;
;     -- LPM_NUMWORDS        ; 128                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 25000                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory                                                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "clock_divider:CLKDIV" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; i_rstb ; Input ; Info     ; Stuck at VCC         ;
+--------+-------+----------+----------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "FinalProject_Trivia_FSM:FSM" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; i_rstb ; Input ; Info     ; Stuck at VCC                ;
+--------+-------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller_002"                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                  ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                             ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                  ;
+----------------+-------+----------+--------------------------------------------------------------------------+
; reset_in1      ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                             ;
+----------------+-------+----------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                           ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller"                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                   ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                               ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                           ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                           ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                           ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                 ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                 ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                   ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[25..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_010:router_010|finalproject_trivia_mm_interconnect_0_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_006:router_006|finalproject_trivia_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_003|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_002:router_002|finalproject_trivia_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_001:router_001|finalproject_trivia_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router:router|finalproject_trivia_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sseg_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sseg_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_key_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_output_answer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_output_answer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_input_level_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_input_level_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                         ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sseg_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_key_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_output_answer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                     ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0"                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0"                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0"  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; oci_ienable[15..2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; oci_ienable[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_test_bench:the_finalproject_trivia_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                            ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                            ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0"                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_ci_port       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|finalproject_trivia_new_sdram_controller_0_input_efifo_module:the_finalproject_trivia_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic"                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0"                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|finalproject_trivia_altpll_0_altpll_62g2:sd1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0"                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; scandone           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandataout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; areset             ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasedone          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject_trivia:u0"                                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vga_out_clk   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_out_blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_out_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 118                         ;
; cycloneiii_ff         ; 2269                        ;
;     CLR               ; 625                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 86                          ;
;     ENA               ; 512                         ;
;     ENA CLR           ; 551                         ;
;     ENA CLR SCLR      ; 7                           ;
;     ENA CLR SLD       ; 51                          ;
;     ENA SCLR          ; 19                          ;
;     ENA SLD           ; 23                          ;
;     SCLR              ; 5                           ;
;     SLD               ; 52                          ;
;     plain             ; 289                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 3037                        ;
;     arith             ; 252                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 201                         ;
;         3 data inputs ; 50                          ;
;     normal            ; 2785                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 60                          ;
;         2 data inputs ; 391                         ;
;         3 data inputs ; 773                         ;
;         4 data inputs ; 1557                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 261                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 10 08:26:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject_Trivia -c FinalProject_Trivia
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/finalproject_trivia.vhd
    Info (12022): Found design unit 1: finalproject_trivia-rtl File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 38
    Info (12023): Found entity 1: finalproject_trivia File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/finalproject_trivia_rst_controller.vhd
    Info (12022): Found design unit 1: finalproject_trivia_rst_controller-rtl File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: finalproject_trivia_rst_controller File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/finalproject_trivia_rst_controller_001.vhd
    Info (12022): Found design unit 1: finalproject_trivia_rst_controller_001-rtl File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: finalproject_trivia_rst_controller_001 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_irq_mapper.sv
    Info (12023): Found entity 1: finalproject_trivia_irq_mapper File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0.v
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_rsp_mux_001 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_rsp_mux File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_rsp_demux File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_cmd_mux_004 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_cmd_mux File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_cmd_demux_001 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_cmd_demux File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_router_010_default_decode File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: finalproject_trivia_mm_interconnect_0_router_010 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_router_006_default_decode File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: finalproject_trivia_mm_interconnect_0_router_006 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_router_003_default_decode File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: finalproject_trivia_mm_interconnect_0_router_003 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_router_002_default_decode File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: finalproject_trivia_mm_interconnect_0_router_002 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_router_001_default_decode File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: finalproject_trivia_mm_interconnect_0_router_001 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: finalproject_trivia_mm_interconnect_0_router_default_decode File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: finalproject_trivia_mm_interconnect_0_router File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_video_vga_controller_0.v
    Info (12023): Found entity 1: finalproject_trivia_video_vga_controller_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v
    Info (12023): Found entity 1: finalproject_trivia_video_dual_clock_buffer_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_128_character_rom.v
    Info (12023): Found entity 1: altera_up_video_128_character_rom File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_fb_color_rom.v
    Info (12023): Found entity 1: altera_up_video_fb_color_rom File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_fb_color_rom.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v
    Info (12023): Found entity 1: finalproject_trivia_video_character_buffer_with_dma_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_timer_0.v
    Info (12023): Found entity 1: finalproject_trivia_timer_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_sysid_qsys_0.v
    Info (12023): Found entity 1: finalproject_trivia_sysid_qsys_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_pio_sseg.v
    Info (12023): Found entity 1: finalproject_trivia_pio_sseg File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_sseg.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_pio_output_answer.v
    Info (12023): Found entity 1: finalproject_trivia_pio_output_answer File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_output_answer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_pio_input_key.v
    Info (12023): Found entity 1: finalproject_trivia_pio_input_key File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_input_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_onchip_memory2_0.v
    Info (12023): Found entity 1: finalproject_trivia_onchip_memory2_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0.v
    Info (12023): Found entity 1: finalproject_trivia_nios2_gen2_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: finalproject_trivia_nios2_gen2_0_cpu_nios2_performance_monitors File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: finalproject_trivia_nios2_gen2_0_cpu_nios2_oci File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: finalproject_trivia_nios2_gen2_0_cpu File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: finalproject_trivia_nios2_gen2_0_cpu_test_bench File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v
    Info (12023): Found entity 1: finalproject_trivia_new_sdram_controller_0_input_efifo_module File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: finalproject_trivia_new_sdram_controller_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v Line: 159
Info (12021): Found 5 design units, including 5 entities, in source file synthesis/submodules/finalproject_trivia_jtag_uart_0.v
    Info (12023): Found entity 1: finalproject_trivia_jtag_uart_0_sim_scfifo_w File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: finalproject_trivia_jtag_uart_0_scfifo_w File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: finalproject_trivia_jtag_uart_0_sim_scfifo_r File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: finalproject_trivia_jtag_uart_0_scfifo_r File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: finalproject_trivia_jtag_uart_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 331
Info (12021): Found 4 design units, including 4 entities, in source file synthesis/submodules/finalproject_trivia_altpll_0.v
    Info (12023): Found entity 1: finalproject_trivia_altpll_0_dffpipe_l2c File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v Line: 37
    Info (12023): Found entity 2: finalproject_trivia_altpll_0_stdsync_sv6 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v Line: 98
    Info (12023): Found entity 3: finalproject_trivia_altpll_0_altpll_62g2 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v Line: 130
    Info (12023): Found entity 4: finalproject_trivia_altpll_0 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v Line: 221
Info (12021): Found 2 design units, including 1 entities, in source file finalproject_trivia_fsm.vhd
    Info (12022): Found design unit 1: FinalProject_Trivia_FSM-behavioral File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM.vhd Line: 34
    Info (12023): Found entity 1: FinalProject_Trivia_FSM File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file finalproject_trivia_fsm_tb.vhd
    Info (12022): Found design unit 1: FinalProject_Trivia_FSM_tb-tb File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM_tb.vhd Line: 24
    Info (12023): Found entity 1: FinalProject_Trivia_FSM_tb File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM_tb.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file finalproject_trivia_de10.vhd
    Info (12022): Found design unit 1: FinalProject_Trivia_DE10-behavioral File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd Line: 51
    Info (12023): Found entity 1: FinalProject_Trivia_DE10 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-behavioral File: Z:/Documents/HDL/Quartus_Projects/FinalProject/clock_divider.vhd Line: 34
    Info (12023): Found entity 1: clock_divider File: Z:/Documents/HDL/Quartus_Projects/FinalProject/clock_divider.vhd Line: 25
Warning (10037): Verilog HDL or VHDL warning at finalproject_trivia_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at finalproject_trivia_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at finalproject_trivia_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at finalproject_trivia_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "FinalProject_Trivia_DE10" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[4]" at FinalProject_Trivia_DE10.vhd(47) File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd Line: 47
Info (12128): Elaborating entity "finalproject_trivia" for hierarchy "finalproject_trivia:u0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd Line: 107
Info (12128): Elaborating entity "finalproject_trivia_altpll_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 631
Info (12128): Elaborating entity "finalproject_trivia_altpll_0_stdsync_sv6" for hierarchy "finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|finalproject_trivia_altpll_0_stdsync_sv6:stdsync2" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v Line: 292
Info (12128): Elaborating entity "finalproject_trivia_altpll_0_dffpipe_l2c" for hierarchy "finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|finalproject_trivia_altpll_0_stdsync_sv6:stdsync2|finalproject_trivia_altpll_0_dffpipe_l2c:dffpipe3" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v Line: 116
Info (12128): Elaborating entity "finalproject_trivia_altpll_0_altpll_62g2" for hierarchy "finalproject_trivia:u0|finalproject_trivia_altpll_0:altpll_0|finalproject_trivia_altpll_0_altpll_62g2:sd1" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v Line: 298
Info (12128): Elaborating entity "finalproject_trivia_jtag_uart_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 659
Info (12128): Elaborating entity "finalproject_trivia_jtag_uart_0_scfifo_w" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_w:the_finalproject_trivia_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "finalproject_trivia_jtag_uart_0_scfifo_r" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|finalproject_trivia_jtag_uart_0_scfifo_r:the_finalproject_trivia_jtag_uart_0_scfifo_r" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "finalproject_trivia:u0|finalproject_trivia_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "finalproject_trivia_new_sdram_controller_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 673
Info (12128): Elaborating entity "finalproject_trivia_new_sdram_controller_0_input_efifo_module" for hierarchy "finalproject_trivia:u0|finalproject_trivia_new_sdram_controller_0:new_sdram_controller_0|finalproject_trivia_new_sdram_controller_0_input_efifo_module:the_finalproject_trivia_new_sdram_controller_0_input_efifo_module" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 697
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_test_bench" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_test_bench:the_finalproject_trivia_nios2_gen2_0_cpu_test_bench" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b_module:finalproject_trivia_nios2_gen2_0_cpu_register_bank_b" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_xbrk" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dbrk" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_itrace" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_dtrace|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_pib" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_im" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "finalproject_trivia:u0|finalproject_trivia_nios2_gen2_0:nios2_gen2_0|finalproject_trivia_nios2_gen2_0_cpu:cpu|finalproject_trivia_nios2_gen2_0_cpu_nios2_oci:the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "finalproject_trivia_onchip_memory2_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 727
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "finalproject_trivia_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "25000"
    Info (12134): Parameter "numwords_a" = "25000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gqh1.tdf
    Info (12023): Found entity 1: altsyncram_gqh1 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_gqh1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_gqh1" for hierarchy "finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/decode_c7a.tdf Line: 22
Info (12128): Elaborating entity "decode_c7a" for hierarchy "finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqh1:auto_generated|decode_c7a:decode3" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_gqh1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/mux_93b.tdf Line: 22
Info (12128): Elaborating entity "mux_93b" for hierarchy "finalproject_trivia:u0|finalproject_trivia_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqh1:auto_generated|mux_93b:mux2" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_gqh1.tdf Line: 44
Info (12128): Elaborating entity "finalproject_trivia_pio_input_key" for hierarchy "finalproject_trivia:u0|finalproject_trivia_pio_input_key:pio_input_key" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 742
Info (12128): Elaborating entity "finalproject_trivia_pio_output_answer" for hierarchy "finalproject_trivia:u0|finalproject_trivia_pio_output_answer:pio_output_answer" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 760
Info (12128): Elaborating entity "finalproject_trivia_pio_sseg" for hierarchy "finalproject_trivia:u0|finalproject_trivia_pio_sseg:pio_sseg" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 772
Info (12128): Elaborating entity "finalproject_trivia_sysid_qsys_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_sysid_qsys_0:sysid_qsys_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 784
Info (12128): Elaborating entity "finalproject_trivia_timer_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_timer_0:timer_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 792
Info (12128): Elaborating entity "finalproject_trivia_video_character_buffer_with_dma_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 804
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v Line: 359
Info (12130): Elaborated megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v Line: 359
Info (12133): Instantiated megafunction "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory" with the following parameter: File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v Line: 359
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ch62.tdf
    Info (12023): Found entity 1: altsyncram_ch62 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_ch62.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ch62" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_up_video_128_character_rom" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v Line: 400
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
Info (12130): Elaborated megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
Info (12133): Instantiated megafunction "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom" with the following parameter: File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v Line: 127
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "altera_up_video_char_mode_rom_128.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mkh1.tdf
    Info (12023): Found entity 1: altsyncram_mkh1 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_mkh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mkh1" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_mkh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "finalproject_trivia_video_dual_clock_buffer_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 830
Info (12128): Elaborating entity "dcfifo" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v Line: 155
Info (12130): Elaborated megafunction instantiation "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v Line: 155
Info (12133): Instantiated megafunction "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" with the following parameter: File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_d7j1.tdf
    Info (12023): Found entity 1: dcfifo_d7j1 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_d7j1" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_jra.tdf
    Info (12023): Found entity 1: a_gray2bin_jra File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_gray2bin_jra.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_jra" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_gray2bin_jra:wrptr_g_gray2bin" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf
    Info (12023): Found entity 1: a_graycounter_g26 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_graycounter_g26.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_g26" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf
    Info (12023): Found entity 1: a_graycounter_cgb File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_graycounter_cgb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_cgb" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9f11.tdf
    Info (12023): Found entity 1: altsyncram_9f11 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9f11" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_g9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_g9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_0v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_h9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_2v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_h9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0h5.tdf
    Info (12023): Found entity 1: cmpr_0h5 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cmpr_0h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_0h5" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|cmpr_0h5:rdempty_eq_comp1_lsb" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf
    Info (12023): Found entity 1: mux_9d7 File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/mux_9d7.tdf Line: 22
Info (12128): Elaborating entity "mux_9d7" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf Line: 92
Info (12128): Elaborating entity "finalproject_trivia_video_vga_controller_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 848
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "finalproject_trivia:u0|finalproject_trivia_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 867
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1094
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1154
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1218
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1282
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1346
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1410
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1474
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1538
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1602
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1666
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1730
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_input_level_s1_translator" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 1794
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 2067
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 2148
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 2232
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 2273
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 2357
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 2398
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 2939
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 3273
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 3314
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 3355
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router:router" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4035
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router_default_decode" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router:router|finalproject_trivia_mm_interconnect_0_router_default_decode:the_default_decode" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv Line: 196
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router_001" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_001:router_001" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4051
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router_001_default_decode" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_001:router_001|finalproject_trivia_mm_interconnect_0_router_001_default_decode:the_default_decode" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router_002" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_002:router_002" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4067
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router_002_default_decode" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_002:router_002|finalproject_trivia_mm_interconnect_0_router_002_default_decode:the_default_decode" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router_003" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_003" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4083
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router_003_default_decode" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_003:router_003|finalproject_trivia_mm_interconnect_0_router_003_default_decode:the_default_decode" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router_006" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_006:router_006" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4131
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router_006_default_decode" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_006:router_006|finalproject_trivia_mm_interconnect_0_router_006_default_decode:the_default_decode" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router_010" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_010:router_010" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4195
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_router_010_default_decode" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_router_010:router_010|finalproject_trivia_mm_interconnect_0_router_010_default_decode:the_default_decode" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4309
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4359
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_cmd_demux" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux:cmd_demux" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4448
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_cmd_demux_001" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4471
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_cmd_mux" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux:cmd_mux" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4488
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_cmd_mux_004" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4562
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_rsp_demux" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_demux:rsp_demux" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 4721
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_rsp_mux" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 5026
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv Line: 486
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_rsp_mux_001" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 5049
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 5115
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 5181
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 5247
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 5313
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 5347
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_avalon_st_adapter" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 5682
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 5711
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v Line: 5914
Info (12128): Elaborating entity "finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" for hierarchy "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008|finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v Line: 200
Info (12128): Elaborating entity "finalproject_trivia_irq_mapper" for hierarchy "finalproject_trivia:u0|finalproject_trivia_irq_mapper:irq_mapper" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 959
Info (12128): Elaborating entity "finalproject_trivia_rst_controller" for hierarchy "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 968
Warning (10541): VHDL Signal Declaration warning at finalproject_trivia_rst_controller.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "finalproject_trivia:u0|finalproject_trivia_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "finalproject_trivia_rst_controller_001" for hierarchy "finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd Line: 1033
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "finalproject_trivia:u0|finalproject_trivia_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd Line: 144
Info (12128): Elaborating entity "FinalProject_Trivia_FSM" for hierarchy "FinalProject_Trivia_FSM:FSM" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd Line: 136
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:CLKDIV" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd Line: 144
Warning (12030): Port "q_b" on the entity instantiation of "Char_Buffer_Memory" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v Line: 359
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.11.10.08:27:23 Progress: Loading sld87612b33/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87612b33/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[1]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 69
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[2]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 99
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[3]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 129
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[4]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 159
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[5]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 189
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[6]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 219
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[7]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 249
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[12]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 399
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[13]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 429
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[14]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 459
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[15]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 489
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[16]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 519
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[17]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 549
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[22]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 699
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[23]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 729
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[24]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 759
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[25]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 789
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[26]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 819
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|q_b[27]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf Line: 849
        Warning (14320): Synthesized away node "finalproject_trivia:u0|finalproject_trivia_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_ch62:auto_generated|q_a[7]" File: Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_ch62.tdf Line: 315
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "finalproject_trivia:u0|finalproject_trivia_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd Line: 32
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd Line: 47
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 463 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 185 assignments for entity "DE10_Lite" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[10] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[11] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[12] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[13] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[14] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[15] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[8] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[9] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_RESET_N -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_ADC_10 -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[10] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[11] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[12] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[13] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[14] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[15] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[16] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[17] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[18] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[19] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[20] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[21] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[22] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[23] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[24] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[25] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[26] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[27] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[28] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[29] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[30] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[31] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[32] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[33] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[34] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[35] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[8] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[9] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to G_SENSOR_CS_N -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to G_SENSOR_INT[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to G_SENSOR_INT[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to G_SENSOR_SCLK -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to G_SENSOR_SDI -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to G_SENSOR_SDO -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to KEY[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE10_Lite was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE10_Lite was ignored
Info (144001): Generated suppressed messages file Z:/Documents/HDL/Quartus_Projects/FinalProject/output_files/FinalProject_Trivia.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4509 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 59 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4163 logic cells
    Info (21064): Implemented 261 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 228 warnings
    Info: Peak virtual memory: 4978 megabytes
    Info: Processing ended: Thu Nov 10 08:27:47 2022
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/Documents/HDL/Quartus_Projects/FinalProject/output_files/FinalProject_Trivia.map.smsg.


