entity TestBench is 
end TestBench;

architecture tb of TestBench is
	signal x, y, z: bit;
	signal o: bit;

	component Lab1 is 
		port(A, B, C: in bit; E: out bit);
	end Lab1;
	
begin 
	test_instance: Lab1
	port map(A => x, B=>y, C=>z, E=>o);
	
	process
	begin 
	x <= '0';
	y <= '0';
	z <= '0';
	wait for 5 ns;
	
	x <= '0';
	y <= '1';
	z <= '0';
	wait for 5 ns;
	
	x <= '0';
	y <= '1';
	z <= '1';
	
	wait for 5 ns;
	
	end process;
end tb;
	
	