\hypertarget{group__CLK__MGR__GROUP__CFG}{}\section{Clock Group Configuration}
\label{group__CLK__MGR__GROUP__CFG}\index{Clock Group Configuration@{Clock Group Configuration}}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__GROUP__CFG_ga8bcf8cd04e2eddface10a7a0dd6f7b3d}{alt\+\_\+clk\+\_\+group\+\_\+cfg\+\_\+raw\+\_\+get}} (\mbox{\hyperlink{alt__clock__group_8h_a077fbf1185c79377d6bdfe47a56713eb}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+P\+\_\+t}} clk\+\_\+group, \mbox{\hyperlink{alt__clock__group_8h_aa160da43d5fe69a1f50985e94e199b54}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+O\+U\+P\+\_\+\+R\+A\+W\+\_\+\+C\+F\+G\+\_\+t}} $\ast$clk\+\_\+group\+\_\+raw\+\_\+cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CLK__MGR__GROUP__CFG_ga760bdf4144b1cab6a00c712268c29ef0}{alt\+\_\+clk\+\_\+group\+\_\+cfg\+\_\+raw\+\_\+set}} (const \mbox{\hyperlink{alt__clock__group_8h_aa160da43d5fe69a1f50985e94e199b54}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+O\+U\+P\+\_\+\+R\+A\+W\+\_\+\+C\+F\+G\+\_\+t}} $\ast$clk\+\_\+group\+\_\+raw\+\_\+cfg)
\item 
\mbox{\Hypertarget{group__CLK__MGR__GROUP__CFG_gac806e0422970f5ffa6d80a75443fc7fb}\label{group__CLK__MGR__GROUP__CFG_gac806e0422970f5ffa6d80a75443fc7fb}} 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} {\bfseries alt\+\_\+clk\+\_\+clkmgr\+\_\+init} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This A\+PI provides the ability to safely set the configuration of a clock group with a single function call.

A clock group is defined as set of clocks and signals generated from a common P\+LL V\+CO. The P\+LL and its derived clocks are treated as a single clock group. The clocks sourced directly or indirectly from the P\+LL may or may not have these features\+:
\begin{DoxyItemize}
\item Clock Gates
\item Clock Dividers
\item Clock Source Selection Options
\end{DoxyItemize}

The use case for application of the Clock Group Configuration functions is the ability to safely configure an entire clock group from a known good clock group configuration using the run-\/time function \mbox{\hyperlink{group__CLK__MGR__GROUP__CFG_ga760bdf4144b1cab6a00c712268c29ef0}{alt\+\_\+clk\+\_\+group\+\_\+cfg\+\_\+raw\+\_\+set()}}.

A known good clock group configuration may be generated by one of the following methods\+:


\begin{DoxyItemize}
\item As static design information generated by an A\+C\+DS clock configuration tool and passed to embedded software for dynamic loading.
\item By calling \mbox{\hyperlink{group__CLK__MGR__GROUP__CFG_ga8bcf8cd04e2eddface10a7a0dd6f7b3d}{alt\+\_\+clk\+\_\+group\+\_\+cfg\+\_\+raw\+\_\+get()}} at run-\/time from an SoC F\+P\+GA that has programmatically established a known good clock group configuration using the clock manager A\+PI configuration functions. 
\end{DoxyItemize}

\subsection{Function Documentation}
\mbox{\Hypertarget{group__CLK__MGR__GROUP__CFG_ga8bcf8cd04e2eddface10a7a0dd6f7b3d}\label{group__CLK__MGR__GROUP__CFG_ga8bcf8cd04e2eddface10a7a0dd6f7b3d}} 
\index{Clock Group Configuration@{Clock Group Configuration}!alt\_clk\_group\_cfg\_raw\_get@{alt\_clk\_group\_cfg\_raw\_get}}
\index{alt\_clk\_group\_cfg\_raw\_get@{alt\_clk\_group\_cfg\_raw\_get}!Clock Group Configuration@{Clock Group Configuration}}
\subsubsection{\texorpdfstring{alt\_clk\_group\_cfg\_raw\_get()}{alt\_clk\_group\_cfg\_raw\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+group\+\_\+cfg\+\_\+raw\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{alt__clock__group_8h_a077fbf1185c79377d6bdfe47a56713eb}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+P\+\_\+t}}}]{clk\+\_\+group,  }\item[{\mbox{\hyperlink{alt__clock__group_8h_aa160da43d5fe69a1f50985e94e199b54}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+O\+U\+P\+\_\+\+R\+A\+W\+\_\+\+C\+F\+G\+\_\+t}} $\ast$}]{clk\+\_\+group\+\_\+raw\+\_\+cfg }\end{DoxyParamCaption})}

Get the raw configuration state of the designated clock group.

This function is used to capture the configuration state of the specified clock group in a private (raw) data structure. The raw data structure may be saved and used later to restore the clock group configuration using \mbox{\hyperlink{group__CLK__MGR__GROUP__CFG_ga8bcf8cd04e2eddface10a7a0dd6f7b3d}{alt\+\_\+clk\+\_\+group\+\_\+cfg\+\_\+raw\+\_\+get()}}.


\begin{DoxyParams}{Parameters}
{\em clk\+\_\+group} & The clock group configuration to capture.\\
\hline
{\em clk\+\_\+group\+\_\+raw\+\_\+cfg} & \mbox{[}out\mbox{]} A pointer to a private (raw) data structure to store the captured clock group configuration.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CLK__MGR__GROUP__CFG_ga760bdf4144b1cab6a00c712268c29ef0}\label{group__CLK__MGR__GROUP__CFG_ga760bdf4144b1cab6a00c712268c29ef0}} 
\index{Clock Group Configuration@{Clock Group Configuration}!alt\_clk\_group\_cfg\_raw\_set@{alt\_clk\_group\_cfg\_raw\_set}}
\index{alt\_clk\_group\_cfg\_raw\_set@{alt\_clk\_group\_cfg\_raw\_set}!Clock Group Configuration@{Clock Group Configuration}}
\subsubsection{\texorpdfstring{alt\_clk\_group\_cfg\_raw\_set()}{alt\_clk\_group\_cfg\_raw\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+clk\+\_\+group\+\_\+cfg\+\_\+raw\+\_\+set (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{alt__clock__group_8h_aa160da43d5fe69a1f50985e94e199b54}{A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+G\+R\+O\+U\+P\+\_\+\+R\+A\+W\+\_\+\+C\+F\+G\+\_\+t}} $\ast$}]{clk\+\_\+group\+\_\+raw\+\_\+cfg }\end{DoxyParamCaption})}

Set the clock group configuration.

This function is used to safely set the configuration state of a clock group from a raw clock group configuration specification. The raw clock group configuration specification may be a configuration previously captured with \mbox{\hyperlink{group__CLK__MGR__GROUP__CFG_ga8bcf8cd04e2eddface10a7a0dd6f7b3d}{alt\+\_\+clk\+\_\+group\+\_\+cfg\+\_\+raw\+\_\+get()}} or a group clock configuration generated by an external utility.


\begin{DoxyParams}{Parameters}
{\em clk\+\_\+group\+\_\+raw\+\_\+cfg} & A pointer to the specification to use in the configuration of the clock group.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+V\+E\+R\+S\+I\+ON} & The clock group configuration specification is invalid for this device. \\
\hline
\end{DoxyRetVals}
