#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 28 16:50:26 2021
# Process ID: 16160
# Current directory: C:/Users/Emil John Lopez/New/MIPS_CPD3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8700 C:\Users\Emil John Lopez\New\MIPS_CPD3\MIPS_CPD3.xpr
# Log file: C:/Users/Emil John Lopez/New/MIPS_CPD3/vivado.log
# Journal file: C:/Users/Emil John Lopez/New/MIPS_CPD3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Emil John Lopez/MIPS_CPD3' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.gen/sources_1', nor could it be found using path 'C:/Users/Emil John Lopez/MIPS_CPD3/MIPS_CPD3.gen/sources_1'.
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.ip_user_files'; using path 'C:/Users/Emil John Lopez/MIPS_CPD3/MIPS_CPD3.ip_user_files' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 1004.332 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/ALU_Control_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Control_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/ALU_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Data_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/control_unit_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/register_file_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/tb_MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-327] array size is larger than 2**31 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd:39]
ERROR: [VRFC 10-664] expression has 15 elements ; expected 1073741824 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd:22]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1004.332 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-327] array size is larger than 2**31 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd:39]
ERROR: [VRFC 10-664] expression has 15 elements ; expected 1073741824 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd:22]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.332 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-327] array size is larger than 2**31 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd:38]
ERROR: [VRFC 10-664] expression has 15 elements ; expected 1073741824 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd:22]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 6 elements ; formal 'opcode' expects 3 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd:60]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.332 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/control_unit_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 6 elements ; formal 'alu_control' expects 4 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd:104]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.332 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/ALU_Control_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Control_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 6 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/ALU_Control_VHDL.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/ALU_Control_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Control_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 6 elements ; formal 'alu_control' expects 4 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd:104]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 32 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/ALU_VHDL.vhd:30]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.332 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/ALU_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-327] array size is larger than 2**31 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Data_Memory_VHDL.vhd:19]
ERROR: [VRFC 10-664] expression has 0 elements ; expected 1073741824 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Data_Memory_VHDL.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.332 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Data_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 30 elements ; expected 8 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Data_Memory_VHDL.vhd:22]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Data_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 30 elements ; expected 32 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Data_Memory_VHDL.vhd:22]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Data_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'mem_access_addr' expects 30 [C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd:142]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_vhdl in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Data_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Memory_VHDL [instruction_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_VHDL [control_unit_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file_VHDL [register_file_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_Control_VHDL [alu_control_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_VHDL [alu_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Memory_VHDL [data_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS_VHDL [mips_vhdl_default]
Compiling architecture behavior of entity xil_defaultlib.tb_mips_vhdl
Built simulation snapshot tb_MIPS_VHDL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Emil -notrace
couldn't read file "C:/Users/Emil": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 28 18:15:19 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1004.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIPS_VHDL_behav -key {Behavioral:sim_1:Functional:tb_MIPS_VHDL} -tclbatch {tb_MIPS_VHDL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_MIPS_VHDL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1004.332 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIPS_VHDL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1004.332 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_MIPS_VHDL/uut/Instruction_Memory/instruction}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1272.773 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_MIPS_VHDL/uut/control/opcode}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Memory_VHDL [instruction_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_VHDL [control_unit_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file_VHDL [register_file_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_Control_VHDL [alu_control_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_VHDL [alu_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Memory_VHDL [data_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS_VHDL [mips_vhdl_default]
Compiling architecture behavior of entity xil_defaultlib.tb_mips_vhdl
Built simulation snapshot tb_MIPS_VHDL_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1291.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1291.238 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1291.238 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_MIPS_VHDL/uut/register_file/reg_array}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1291.238 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_MIPS_VHDL/uut/instr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_MIPS_VHDL/uut/ALUControl/ALU_Funct}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Memory_VHDL [instruction_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_VHDL [control_unit_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file_VHDL [register_file_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_Control_VHDL [alu_control_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_VHDL [alu_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Memory_VHDL [data_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS_VHDL [mips_vhdl_default]
Compiling architecture behavior of entity xil_defaultlib.tb_mips_vhdl
Built simulation snapshot tb_MIPS_VHDL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1425.387 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1425.387 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Memory_VHDL [instruction_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_VHDL [control_unit_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file_VHDL [register_file_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_Control_VHDL [alu_control_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_VHDL [alu_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Memory_VHDL [data_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS_VHDL [mips_vhdl_default]
Compiling architecture behavior of entity xil_defaultlib.tb_mips_vhdl
Built simulation snapshot tb_MIPS_VHDL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1425.387 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.387 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Memory_VHDL [instruction_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_VHDL [control_unit_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file_VHDL [register_file_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_Control_VHDL [alu_control_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_VHDL [alu_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Memory_VHDL [data_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS_VHDL [mips_vhdl_default]
Compiling architecture behavior of entity xil_defaultlib.tb_mips_vhdl
Built simulation snapshot tb_MIPS_VHDL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1425.387 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Memory_VHDL [instruction_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_VHDL [control_unit_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file_VHDL [register_file_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_Control_VHDL [alu_control_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_VHDL [alu_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Memory_VHDL [data_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS_VHDL [mips_vhdl_default]
Compiling architecture behavior of entity xil_defaultlib.tb_mips_vhdl
Built simulation snapshot tb_MIPS_VHDL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1560.562 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Memory_VHDL [instruction_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_VHDL [control_unit_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file_VHDL [register_file_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_Control_VHDL [alu_control_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_VHDL [alu_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Memory_VHDL [data_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS_VHDL [mips_vhdl_default]
Compiling architecture behavior of entity xil_defaultlib.tb_mips_vhdl
Built simulation snapshot tb_MIPS_VHDL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1592.004 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/Instruction_Memory_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.srcs/sources_1/imports/MIPS/MIPS_VHDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emil John Lopez/New/MIPS_CPD3/MIPS_CPD3.sim/sim_1/behav/xsim'
"xelab -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 366d48fb6e4f4a54ad586b80126995fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Memory_VHDL [instruction_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit_VHDL [control_unit_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file_VHDL [register_file_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_Control_VHDL [alu_control_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_VHDL [alu_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Memory_VHDL [data_memory_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.MIPS_VHDL [mips_vhdl_default]
Compiling architecture behavior of entity xil_defaultlib.tb_mips_vhdl
Built simulation snapshot tb_MIPS_VHDL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.004 ; gain = 0.000
run 10000 ns
save_wave_config {C:/Users/Emil John Lopez/New/MIPS_CPD3/TB_Waves.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Emil John Lopez/New/MIPS_CPD3/TB_Waves.wcfg}}
set_property xsim.view {{C:/Users/Emil John Lopez/New/MIPS_CPD3/TB_Waves.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 28 21:38:29 2021...
