From 3ca937494c21a5e32168707761257d1bafa44244 Mon Sep 17 00:00:00 2001
From: Shawn Lin <shawn.lin@rock-chips.com>
Date: Tue, 8 Dec 2020 14:39:41 +0800
Subject: [PATCH] arm64: dts: rockchip: Add PCIe for rk3566-evb2-lp4x-v10

Change-Id: Idf823c7657942290a03eddba615bb44e6ccc5d7a
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
---
 .../dts/rockchip/rk3566-evb2-lp4x-v10.dtsi    | 21 +++++++++++++++++++
 1 file changed, 21 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk3566-evb2-lp4x-v10.dtsi b/arch/arm64/boot/dts/rockchip/rk3566-evb2-lp4x-v10.dtsi
index 86bbbb0f96ee..a7ee8f552f33 100644
--- a/arch/arm64/boot/dts/rockchip/rk3566-evb2-lp4x-v10.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3566-evb2-lp4x-v10.dtsi
@@ -15,6 +15,17 @@
 	model = "Rockchip RK3566 EVB2 LP4X V10 Board";
 	compatible = "rockchip,rk3566-evb2-lp4x-v10", "rockchip,rk3568";
 
+	pcie20_3v3: gpio-regulator {
+		compatible = "regulator-gpio";
+		regulator-name = "pcie20_3v3";
+		regulator-min-microvolt = <0100000>;
+		regulator-max-microvolt = <3300000>;
+		gpios = <&gpio0 RK_PC2 GPIO_ACTIVE_HIGH>;
+		gpios-states = <0x1>;
+		states = <0100000 0x0
+			  3300000 0x1>;
+	};
+
 	rk_headset: rk-headset {
 		compatible = "rockchip_headset";
 		headset_gpio = <&gpio3 RK_PA1 GPIO_ACTIVE_LOW>;
@@ -38,6 +49,10 @@
 	status = "okay";
 };
 
+&combphy2_psq {
+	status = "disabled";
+};
+
 &csi_dphy {
 	status = "okay";
 
@@ -233,6 +248,12 @@
 	status = "disabled";
 };
 
+&pcie2x1 {
+	reset-gpios = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;
+	vpcie3v3-supply = <&pcie20_3v3>;
+	status = "disabled";
+};
+
 &pinctrl {
 	cam {
 		camera_pwr: camera-pwr {
-- 
2.35.3

