// Seed: 1407023028
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wor id_3,
    input wand id_4,
    input wire id_5,
    input tri0 id_6,
    input tri id_7,
    input wand id_8,
    input wand id_9,
    input uwire id_10,
    input tri id_11,
    input tri0 id_12,
    output uwire id_13,
    output tri1 id_14,
    input tri id_15,
    input uwire id_16,
    input wor id_17
);
  assign id_2 = id_6;
  assign id_0 = id_12;
  parameter id_19 = 1;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd22
) (
    input tri0 _id_0,
    input wire id_1,
    input uwire id_2,
    output uwire id_3,
    output wand id_4,
    input supply0 id_5,
    input wire id_6,
    output wor id_7,
    input wand id_8,
    input uwire id_9,
    input supply1 id_10
);
  module_0 modCall_1 (
      id_7,
      id_6,
      id_4,
      id_7,
      id_5,
      id_6,
      id_10,
      id_10,
      id_2,
      id_10,
      id_10,
      id_1,
      id_6,
      id_3,
      id_4,
      id_6,
      id_8,
      id_6
  );
  wire [id_0 : {  id_0  ,  -1  }] id_12;
endmodule
