INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hshoaib/Athestia/simplebitpack/simplebitpack.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hshoaib/Athestia/simplebitpack/simplebitpack.srcs/sources_1/new/Top_SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hshoaib/Athestia/simplebitpack/simplebitpack.srcs/sim_1/new/tb_Top_SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top_SimpleBitPack
