// Seed: 3110075852
module module_0;
  wire id_1, id_2;
  module_2(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2, id_2, id_2, id_2, id_1, id_1
  );
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3
    , id_13,
    input tri0 id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    input supply0 id_8,
    output supply0 id_9,
    input tri0 id_10,
    output tri0 id_11
);
  assign id_11 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3  = 1 - 1 == 1;
  assign id_10 = id_4;
  assign id_12 = id_12;
  id_13(
      .id_0(id_8), .id_1(0)
  );
  tri0 id_14 = 1;
endmodule
