-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

-- DATE "05/02/2019 17:52:08"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips_processor IS
    PORT (
	reset : IN std_logic;
	slow_clock : IN std_logic;
	fast_clock : IN std_logic;
	PC_out : OUT std_logic_vector(31 DOWNTO 0);
	Instruction_out : OUT std_logic_vector(31 DOWNTO 0);
	Read_reg1_out : OUT std_logic_vector(4 DOWNTO 0);
	Read_reg2_out : OUT std_logic_vector(4 DOWNTO 0);
	Write_reg_out : OUT std_logic_vector(4 DOWNTO 0);
	Read_data1_out : OUT std_logic_vector(31 DOWNTO 0);
	Read_data2_out : OUT std_logic_vector(31 DOWNTO 0);
	Write_data_out : OUT std_logic_vector(31 DOWNTO 0);
	main_alu_out : OUT std_logic_vector(31 DOWNTO 0)
	);
END mips_processor;

-- Design Ports Information
-- fast_clock	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[2]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[3]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[4]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[5]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[6]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[7]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[8]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[9]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[10]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[11]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[12]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[13]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[14]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[15]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[16]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[17]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[18]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[19]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[20]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[21]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[22]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[23]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[24]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[25]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[26]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[27]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[28]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[29]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[30]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[31]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[1]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[2]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[3]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[4]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[5]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[7]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[8]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[9]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[10]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[11]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[12]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[13]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[14]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[15]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[16]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[17]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[18]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[19]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[20]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[21]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[22]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[23]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[24]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[25]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[26]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[27]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[28]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[29]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[30]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Instruction_out[31]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[0]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[1]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[3]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[4]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[1]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[2]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[3]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[4]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[1]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[2]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[3]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[4]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[0]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[1]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[3]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[4]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[6]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[8]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[10]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[11]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[12]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[13]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[14]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[15]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[16]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[17]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[18]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[19]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[20]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[21]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[22]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[23]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[24]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[25]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[26]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[27]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[28]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[29]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[30]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[31]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[1]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[2]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[3]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[4]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[5]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[6]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[7]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[8]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[10]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[11]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[12]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[13]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[15]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[16]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[17]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[18]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[19]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[20]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[21]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[22]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[23]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[24]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[25]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[26]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[27]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[28]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[29]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[30]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[31]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[0]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[1]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[2]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[4]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[5]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[6]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[7]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[8]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[9]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[10]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[11]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[13]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[14]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[15]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[16]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[17]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[18]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[19]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[20]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[21]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[22]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[23]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[24]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[25]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[26]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[27]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[28]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[29]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[30]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[31]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[2]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[5]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[6]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[10]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[11]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[12]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[13]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[14]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[15]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[16]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[17]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[18]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[19]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[20]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[21]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[22]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[23]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[24]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[25]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[26]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[27]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[28]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[29]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[30]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- main_alu_out[31]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- slow_clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips_processor IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_slow_clock : std_logic;
SIGNAL ww_fast_clock : std_logic;
SIGNAL ww_PC_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_reg1_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_reg2_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Write_reg_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_data1_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_data2_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_data_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_main_alu_out : std_logic_vector(31 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \fast_clock~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \slow_clock~input_o\ : std_logic;
SIGNAL \slow_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \Add1~2\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \mux_jr|output[7]~7_combout\ : std_logic;
SIGNAL \control|Mux5~0_combout\ : std_logic;
SIGNAL \sjal_IDEX~q\ : std_logic;
SIGNAL \sjal_EXMEM~q\ : std_logic;
SIGNAL \sjal_MEMWB~q\ : std_logic;
SIGNAL \salucontrol_IDEX~0_combout\ : std_logic;
SIGNAL \control|ALUControl[3]~1_combout\ : std_logic;
SIGNAL \control|Mux0~0_combout\ : std_logic;
SIGNAL \control|ALUControl[0]~3_combout\ : std_logic;
SIGNAL \control|ALUControl[0]~4_combout\ : std_logic;
SIGNAL \salucontrol_IDEX~5_combout\ : std_logic;
SIGNAL \control|Mux8~0_combout\ : std_logic;
SIGNAL \control|Jr~0_combout\ : std_logic;
SIGNAL \salucontrol_IDEX[1]~4_combout\ : std_logic;
SIGNAL \salucontrol_IDEX~6_combout\ : std_logic;
SIGNAL \control|ALUControl[3]~0_combout\ : std_logic;
SIGNAL \control|ALUControl[3]~2_combout\ : std_logic;
SIGNAL \salucontrol_IDEX~1_combout\ : std_logic;
SIGNAL \salucontrol_IDEX~2_combout\ : std_logic;
SIGNAL \salucontrol_IDEX~3_combout\ : std_logic;
SIGNAL \alu_main|Mux32~0_combout\ : std_logic;
SIGNAL \alu_main|Mux4~12_combout\ : std_logic;
SIGNAL \alu_main|Mux4~13_combout\ : std_logic;
SIGNAL \mux_writeregister|output[4]~4_combout\ : std_logic;
SIGNAL \mux_writeregister|output[3]~3_combout\ : std_logic;
SIGNAL \swriteregister_IDEX[3]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux49~2_combout\ : std_logic;
SIGNAL \forward|Mux49~4_combout\ : std_logic;
SIGNAL \sinstruction_IFID[16]~feeder_combout\ : std_logic;
SIGNAL \mux_writeregister|output[0]~0_combout\ : std_logic;
SIGNAL \sinstruction_IFID[18]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_IFID[13]~feeder_combout\ : std_logic;
SIGNAL \mux_writeregister|output[2]~2_combout\ : std_logic;
SIGNAL \swriteregister_IDEX[2]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_IFID[17]~feeder_combout\ : std_logic;
SIGNAL \sinstruction_IFID[12]~feeder_combout\ : std_logic;
SIGNAL \mux_writeregister|output[1]~1_combout\ : std_logic;
SIGNAL \forward|Mux49~1_combout\ : std_logic;
SIGNAL \control|Mux1~0_combout\ : std_logic;
SIGNAL \sregwrite_IDEX~q\ : std_logic;
SIGNAL \sregwrite_EXMEM~q\ : std_logic;
SIGNAL \forward|Mux49~0_combout\ : std_logic;
SIGNAL \sregwrite_MEMWB~q\ : std_logic;
SIGNAL \forward|process_0~0_combout\ : std_logic;
SIGNAL \forward|Mux49~3_combout\ : std_logic;
SIGNAL \forward|Mux49~5_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputCLKENA0_outclk\ : std_logic;
SIGNAL \reg_file|Decoder0~2_combout\ : std_logic;
SIGNAL \reg_file|registers[24][7]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~0_combout\ : std_logic;
SIGNAL \reg_file|registers[16][7]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~1_combout\ : std_logic;
SIGNAL \reg_file|registers[20][7]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~3_combout\ : std_logic;
SIGNAL \reg_file|registers[28][7]~q\ : std_logic;
SIGNAL \reg_file|Mux56~0_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~10_combout\ : std_logic;
SIGNAL \reg_file|registers[26][7]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~9_combout\ : std_logic;
SIGNAL \reg_file|registers[22][7]~q\ : std_logic;
SIGNAL \reg_file|registers[18][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~8_combout\ : std_logic;
SIGNAL \reg_file|registers[18][7]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~11_combout\ : std_logic;
SIGNAL \reg_file|registers[30][7]~q\ : std_logic;
SIGNAL \reg_file|Mux56~2_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~4_combout\ : std_logic;
SIGNAL \reg_file|registers[17][7]~q\ : std_logic;
SIGNAL \reg_file|registers[21][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~5_combout\ : std_logic;
SIGNAL \reg_file|registers[21][7]~q\ : std_logic;
SIGNAL \reg_file|registers[29][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~7_combout\ : std_logic;
SIGNAL \reg_file|registers[29][7]~q\ : std_logic;
SIGNAL \reg_file|registers[25][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~6_combout\ : std_logic;
SIGNAL \reg_file|registers[25][7]~q\ : std_logic;
SIGNAL \reg_file|Mux56~1_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~14_combout\ : std_logic;
SIGNAL \reg_file|registers[27][7]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~15_combout\ : std_logic;
SIGNAL \reg_file|registers[31][7]~q\ : std_logic;
SIGNAL \reg_file|registers[23][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~13_combout\ : std_logic;
SIGNAL \reg_file|registers[23][7]~q\ : std_logic;
SIGNAL \reg_file|registers[19][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~12_combout\ : std_logic;
SIGNAL \reg_file|registers[19][7]~q\ : std_logic;
SIGNAL \reg_file|Mux56~3_combout\ : std_logic;
SIGNAL \reg_file|Mux56~4_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~29_combout\ : std_logic;
SIGNAL \reg_file|registers[5][7]~q\ : std_logic;
SIGNAL \reg_file|registers[4][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~28_combout\ : std_logic;
SIGNAL \reg_file|registers[4][7]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~30_combout\ : std_logic;
SIGNAL \reg_file|registers[6][7]~q\ : std_logic;
SIGNAL \reg_file|registers[7][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~31_combout\ : std_logic;
SIGNAL \reg_file|registers[7][7]~q\ : std_logic;
SIGNAL \reg_file|Mux56~8_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~24_combout\ : std_logic;
SIGNAL \reg_file|registers[12][7]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~26_combout\ : std_logic;
SIGNAL \reg_file|registers[14][7]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~27_combout\ : std_logic;
SIGNAL \reg_file|registers[15][7]~q\ : std_logic;
SIGNAL \reg_file|registers[13][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~25_combout\ : std_logic;
SIGNAL \reg_file|registers[13][7]~q\ : std_logic;
SIGNAL \reg_file|Mux56~7_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~22_combout\ : std_logic;
SIGNAL \reg_file|registers[2][7]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~21_combout\ : std_logic;
SIGNAL \reg_file|registers[1][7]~q\ : std_logic;
SIGNAL \reg_file|registers[3][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~23_combout\ : std_logic;
SIGNAL \reg_file|registers[3][7]~q\ : std_logic;
SIGNAL \reg_file|Mux56~6_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~16_combout\ : std_logic;
SIGNAL \reg_file|registers[8][7]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~19_combout\ : std_logic;
SIGNAL \reg_file|registers[11][7]~q\ : std_logic;
SIGNAL \reg_file|registers[10][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~18_combout\ : std_logic;
SIGNAL \reg_file|registers[10][7]~q\ : std_logic;
SIGNAL \reg_file|registers[9][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~17_combout\ : std_logic;
SIGNAL \reg_file|registers[9][7]~q\ : std_logic;
SIGNAL \reg_file|Mux56~5_combout\ : std_logic;
SIGNAL \reg_file|Mux56~9_combout\ : std_logic;
SIGNAL \reg_file|Mux56~10_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[7]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux49~6_combout\ : std_logic;
SIGNAL \forward|Mux56~1_combout\ : std_logic;
SIGNAL \forward|Mux31~2_combout\ : std_logic;
SIGNAL \forward|Mux31~0_combout\ : std_logic;
SIGNAL \forward|Mux31~3_combout\ : std_logic;
SIGNAL \forward|Mux31~1_combout\ : std_logic;
SIGNAL \forward|Mux31~5_combout\ : std_logic;
SIGNAL \forward|Mux31~4_combout\ : std_logic;
SIGNAL \forward|Mux24~0_combout\ : std_logic;
SIGNAL \alu_main|Mux1~4_combout\ : std_logic;
SIGNAL \mux_jal|output[3]~3_combout\ : std_logic;
SIGNAL \reg_file|registers[28][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][3]~q\ : std_logic;
SIGNAL \reg_file|registers[20][3]~q\ : std_logic;
SIGNAL \reg_file|registers[16][3]~q\ : std_logic;
SIGNAL \reg_file|registers[24][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][3]~q\ : std_logic;
SIGNAL \reg_file|Mux28~0_combout\ : std_logic;
SIGNAL \reg_file|registers[26][3]~q\ : std_logic;
SIGNAL \reg_file|registers[30][3]~q\ : std_logic;
SIGNAL \reg_file|registers[22][3]~q\ : std_logic;
SIGNAL \reg_file|registers[18][3]~q\ : std_logic;
SIGNAL \reg_file|Mux28~2_combout\ : std_logic;
SIGNAL \reg_file|registers[29][3]~q\ : std_logic;
SIGNAL \reg_file|registers[21][3]~q\ : std_logic;
SIGNAL \reg_file|registers[17][3]~q\ : std_logic;
SIGNAL \reg_file|registers[25][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][3]~q\ : std_logic;
SIGNAL \reg_file|Mux28~1_combout\ : std_logic;
SIGNAL \reg_file|registers[19][3]~q\ : std_logic;
SIGNAL \reg_file|registers[31][3]~q\ : std_logic;
SIGNAL \reg_file|registers[27][3]~q\ : std_logic;
SIGNAL \reg_file|registers[23][3]~q\ : std_logic;
SIGNAL \reg_file|Mux28~3_combout\ : std_logic;
SIGNAL \reg_file|Mux28~4_combout\ : std_logic;
SIGNAL \reg_file|registers[6][3]~q\ : std_logic;
SIGNAL \reg_file|registers[4][3]~q\ : std_logic;
SIGNAL \reg_file|registers[7][3]~q\ : std_logic;
SIGNAL \reg_file|registers[5][3]~q\ : std_logic;
SIGNAL \reg_file|Mux28~8_combout\ : std_logic;
SIGNAL \reg_file|registers[10][3]~q\ : std_logic;
SIGNAL \reg_file|registers[9][3]~q\ : std_logic;
SIGNAL \reg_file|registers[8][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][3]~q\ : std_logic;
SIGNAL \reg_file|registers[11][3]~q\ : std_logic;
SIGNAL \reg_file|Mux28~5_combout\ : std_logic;
SIGNAL \reg_file|registers[12][3]~q\ : std_logic;
SIGNAL \reg_file|registers[14][3]~q\ : std_logic;
SIGNAL \reg_file|registers[15][3]~q\ : std_logic;
SIGNAL \reg_file|registers[13][3]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][3]~q\ : std_logic;
SIGNAL \reg_file|Mux28~7_combout\ : std_logic;
SIGNAL \reg_file|registers[2][3]~q\ : std_logic;
SIGNAL \reg_file|registers[3][3]~q\ : std_logic;
SIGNAL \reg_file|registers[1][3]~q\ : std_logic;
SIGNAL \reg_file|Decoder0~20_combout\ : std_logic;
SIGNAL \reg_file|registers[0][3]~q\ : std_logic;
SIGNAL \reg_file|Mux28~6_combout\ : std_logic;
SIGNAL \reg_file|Mux28~9_combout\ : std_logic;
SIGNAL \reg_file|Mux28~10_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[3]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux28~0_combout\ : std_logic;
SIGNAL \reg_file|Mux60~1_combout\ : std_logic;
SIGNAL \reg_file|Mux60~2_combout\ : std_logic;
SIGNAL \reg_file|Mux60~0_combout\ : std_logic;
SIGNAL \reg_file|Mux60~3_combout\ : std_logic;
SIGNAL \reg_file|Mux60~4_combout\ : std_logic;
SIGNAL \reg_file|Mux60~8_combout\ : std_logic;
SIGNAL \reg_file|Mux60~7_combout\ : std_logic;
SIGNAL \reg_file|Mux60~6_combout\ : std_logic;
SIGNAL \reg_file|Mux60~5_combout\ : std_logic;
SIGNAL \reg_file|Mux60~9_combout\ : std_logic;
SIGNAL \reg_file|Mux60~10_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[3]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux60~1_combout\ : std_logic;
SIGNAL \alu_main|Mux0~3_combout\ : std_logic;
SIGNAL \reg_file|registers[10][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[10][2]~q\ : std_logic;
SIGNAL \reg_file|registers[8][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][2]~q\ : std_logic;
SIGNAL \reg_file|registers[9][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][2]~q\ : std_logic;
SIGNAL \reg_file|Mux29~5_combout\ : std_logic;
SIGNAL \reg_file|registers[5][2]~q\ : std_logic;
SIGNAL \reg_file|registers[6][2]~q\ : std_logic;
SIGNAL \reg_file|registers[7][2]~q\ : std_logic;
SIGNAL \reg_file|registers[4][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][2]~q\ : std_logic;
SIGNAL \reg_file|Mux29~8_combout\ : std_logic;
SIGNAL \reg_file|registers[3][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][2]~q\ : std_logic;
SIGNAL \reg_file|registers[2][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[2][2]~q\ : std_logic;
SIGNAL \reg_file|registers[1][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][2]~q\ : std_logic;
SIGNAL \reg_file|registers[0][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][2]~q\ : std_logic;
SIGNAL \reg_file|Mux29~6_combout\ : std_logic;
SIGNAL \reg_file|registers[12][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][2]~q\ : std_logic;
SIGNAL \reg_file|registers[14][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[14][2]~q\ : std_logic;
SIGNAL \reg_file|registers[15][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][2]~q\ : std_logic;
SIGNAL \reg_file|registers[13][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][2]~q\ : std_logic;
SIGNAL \reg_file|Mux29~7_combout\ : std_logic;
SIGNAL \reg_file|Mux29~9_combout\ : std_logic;
SIGNAL \reg_file|registers[27][2]~q\ : std_logic;
SIGNAL \reg_file|registers[31][2]~q\ : std_logic;
SIGNAL \reg_file|registers[23][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][2]~q\ : std_logic;
SIGNAL \reg_file|registers[19][2]~q\ : std_logic;
SIGNAL \reg_file|Mux29~3_combout\ : std_logic;
SIGNAL \reg_file|registers[18][2]~q\ : std_logic;
SIGNAL \reg_file|registers[22][2]~q\ : std_logic;
SIGNAL \reg_file|registers[30][2]~q\ : std_logic;
SIGNAL \reg_file|registers[26][2]~q\ : std_logic;
SIGNAL \reg_file|Mux29~2_combout\ : std_logic;
SIGNAL \reg_file|registers[17][2]~q\ : std_logic;
SIGNAL \reg_file|registers[25][2]~q\ : std_logic;
SIGNAL \reg_file|registers[29][2]~q\ : std_logic;
SIGNAL \reg_file|registers[21][2]~q\ : std_logic;
SIGNAL \reg_file|Mux29~1_combout\ : std_logic;
SIGNAL \reg_file|registers[28][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][2]~q\ : std_logic;
SIGNAL \reg_file|registers[16][2]~q\ : std_logic;
SIGNAL \reg_file|registers[20][2]~q\ : std_logic;
SIGNAL \reg_file|registers[24][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][2]~q\ : std_logic;
SIGNAL \reg_file|Mux29~0_combout\ : std_logic;
SIGNAL \reg_file|Mux29~4_combout\ : std_logic;
SIGNAL \reg_file|Mux29~10_combout\ : std_logic;
SIGNAL \forward|Mux29~0_combout\ : std_logic;
SIGNAL \forward|Mux61~1_combout\ : std_logic;
SIGNAL \mux_jr|output[1]~1_combout\ : std_logic;
SIGNAL \reg_file|registers[17][1]~q\ : std_logic;
SIGNAL \reg_file|registers[25][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][1]~q\ : std_logic;
SIGNAL \reg_file|registers[21][1]~q\ : std_logic;
SIGNAL \reg_file|registers[29][1]~q\ : std_logic;
SIGNAL \reg_file|Mux30~1_combout\ : std_logic;
SIGNAL \reg_file|registers[20][1]~q\ : std_logic;
SIGNAL \reg_file|registers[24][1]~q\ : std_logic;
SIGNAL \reg_file|registers[16][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[16][1]~q\ : std_logic;
SIGNAL \reg_file|registers[28][1]~q\ : std_logic;
SIGNAL \reg_file|Mux30~0_combout\ : std_logic;
SIGNAL \reg_file|registers[31][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[31][1]~q\ : std_logic;
SIGNAL \reg_file|registers[27][1]~q\ : std_logic;
SIGNAL \reg_file|registers[23][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][1]~q\ : std_logic;
SIGNAL \reg_file|registers[19][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][1]~q\ : std_logic;
SIGNAL \reg_file|Mux30~3_combout\ : std_logic;
SIGNAL \reg_file|registers[22][1]~q\ : std_logic;
SIGNAL \reg_file|registers[26][1]~q\ : std_logic;
SIGNAL \reg_file|registers[30][1]~q\ : std_logic;
SIGNAL \reg_file|registers[18][1]~q\ : std_logic;
SIGNAL \reg_file|Mux30~2_combout\ : std_logic;
SIGNAL \reg_file|Mux30~4_combout\ : std_logic;
SIGNAL \reg_file|registers[5][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[5][1]~q\ : std_logic;
SIGNAL \reg_file|registers[4][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][1]~q\ : std_logic;
SIGNAL \reg_file|registers[6][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[6][1]~q\ : std_logic;
SIGNAL \reg_file|registers[7][1]~q\ : std_logic;
SIGNAL \reg_file|Mux30~8_combout\ : std_logic;
SIGNAL \reg_file|registers[12][1]~q\ : std_logic;
SIGNAL \reg_file|registers[13][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][1]~q\ : std_logic;
SIGNAL \reg_file|registers[15][1]~q\ : std_logic;
SIGNAL \reg_file|Mux30~7_combout\ : std_logic;
SIGNAL \reg_file|registers[10][1]~q\ : std_logic;
SIGNAL \reg_file|registers[9][1]~q\ : std_logic;
SIGNAL \reg_file|registers[8][1]~q\ : std_logic;
SIGNAL \reg_file|registers[11][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][1]~q\ : std_logic;
SIGNAL \reg_file|Mux30~5_combout\ : std_logic;
SIGNAL \reg_file|registers[3][1]~q\ : std_logic;
SIGNAL \reg_file|registers[2][1]~q\ : std_logic;
SIGNAL \reg_file|registers[1][1]~q\ : std_logic;
SIGNAL \reg_file|registers[0][1]~q\ : std_logic;
SIGNAL \reg_file|Mux30~6_combout\ : std_logic;
SIGNAL \reg_file|Mux30~9_combout\ : std_logic;
SIGNAL \reg_file|Mux30~10_combout\ : std_logic;
SIGNAL \control|Jr~1_combout\ : std_logic;
SIGNAL \sjr_IDEX~q\ : std_logic;
SIGNAL \control|Mux10~0_combout\ : std_logic;
SIGNAL \sbne_IDEX~q\ : std_logic;
SIGNAL \sbne_EXMEM~q\ : std_logic;
SIGNAL \spc_IFID[0]~feeder_combout\ : std_logic;
SIGNAL \spc_IDEX[0]~feeder_combout\ : std_logic;
SIGNAL \mux_jal|output[0]~0_combout\ : std_logic;
SIGNAL \reg_file|registers[28][0]~q\ : std_logic;
SIGNAL \reg_file|registers[20][0]~q\ : std_logic;
SIGNAL \reg_file|registers[16][0]~q\ : std_logic;
SIGNAL \reg_file|registers[24][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][0]~q\ : std_logic;
SIGNAL \reg_file|Mux63~0_combout\ : std_logic;
SIGNAL \reg_file|registers[18][0]~q\ : std_logic;
SIGNAL \reg_file|registers[26][0]~q\ : std_logic;
SIGNAL \reg_file|registers[30][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][0]~q\ : std_logic;
SIGNAL \reg_file|registers[22][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][0]~q\ : std_logic;
SIGNAL \reg_file|Mux63~2_combout\ : std_logic;
SIGNAL \reg_file|registers[29][0]~q\ : std_logic;
SIGNAL \reg_file|registers[25][0]~q\ : std_logic;
SIGNAL \reg_file|registers[17][0]~q\ : std_logic;
SIGNAL \reg_file|registers[21][0]~q\ : std_logic;
SIGNAL \reg_file|Mux63~1_combout\ : std_logic;
SIGNAL \reg_file|registers[31][0]~q\ : std_logic;
SIGNAL \reg_file|registers[27][0]~q\ : std_logic;
SIGNAL \reg_file|registers[23][0]~q\ : std_logic;
SIGNAL \reg_file|registers[19][0]~q\ : std_logic;
SIGNAL \reg_file|Mux63~3_combout\ : std_logic;
SIGNAL \reg_file|Mux63~4_combout\ : std_logic;
SIGNAL \reg_file|registers[5][0]~q\ : std_logic;
SIGNAL \reg_file|registers[6][0]~q\ : std_logic;
SIGNAL \reg_file|registers[4][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][0]~q\ : std_logic;
SIGNAL \reg_file|registers[7][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][0]~q\ : std_logic;
SIGNAL \reg_file|Mux63~8_combout\ : std_logic;
SIGNAL \reg_file|registers[11][0]~q\ : std_logic;
SIGNAL \reg_file|registers[9][0]~q\ : std_logic;
SIGNAL \reg_file|registers[10][0]~q\ : std_logic;
SIGNAL \reg_file|registers[8][0]~q\ : std_logic;
SIGNAL \reg_file|Mux63~5_combout\ : std_logic;
SIGNAL \reg_file|registers[3][0]~q\ : std_logic;
SIGNAL \reg_file|registers[2][0]~q\ : std_logic;
SIGNAL \reg_file|registers[1][0]~q\ : std_logic;
SIGNAL \reg_file|registers[0][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][0]~q\ : std_logic;
SIGNAL \reg_file|Mux63~6_combout\ : std_logic;
SIGNAL \reg_file|registers[12][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][0]~q\ : std_logic;
SIGNAL \reg_file|registers[15][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][0]~q\ : std_logic;
SIGNAL \reg_file|registers[14][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[14][0]~q\ : std_logic;
SIGNAL \reg_file|registers[13][0]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][0]~q\ : std_logic;
SIGNAL \reg_file|Mux63~7_combout\ : std_logic;
SIGNAL \reg_file|Mux63~9_combout\ : std_logic;
SIGNAL \reg_file|Mux63~10_combout\ : std_logic;
SIGNAL \forward|Mux63~0_combout\ : std_logic;
SIGNAL \alu_main|Mux0~0_combout\ : std_logic;
SIGNAL \forward|Mux63~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~130_cout\ : std_logic;
SIGNAL \alu_main|Add0~1_sumout\ : std_logic;
SIGNAL \alu_main|Mux0~2_combout\ : std_logic;
SIGNAL \spc_IDEX[20]~feeder_combout\ : std_logic;
SIGNAL \spc_IFID[10]~feeder_combout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \mux_jr|output[8]~8_combout\ : std_logic;
SIGNAL \forward|Mux23~0_combout\ : std_logic;
SIGNAL \reg_file|registers[7][8]~q\ : std_logic;
SIGNAL \reg_file|registers[6][8]~q\ : std_logic;
SIGNAL \reg_file|registers[5][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[5][8]~q\ : std_logic;
SIGNAL \reg_file|Mux55~8_combout\ : std_logic;
SIGNAL \reg_file|registers[15][8]~q\ : std_logic;
SIGNAL \reg_file|registers[14][8]~q\ : std_logic;
SIGNAL \reg_file|registers[12][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][8]~q\ : std_logic;
SIGNAL \reg_file|registers[13][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][8]~q\ : std_logic;
SIGNAL \reg_file|Mux55~7_combout\ : std_logic;
SIGNAL \reg_file|registers[3][8]~q\ : std_logic;
SIGNAL \reg_file|registers[2][8]~q\ : std_logic;
SIGNAL \reg_file|registers[0][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][8]~q\ : std_logic;
SIGNAL \reg_file|registers[1][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][8]~q\ : std_logic;
SIGNAL \reg_file|Mux55~6_combout\ : std_logic;
SIGNAL \reg_file|registers[10][8]~q\ : std_logic;
SIGNAL \reg_file|registers[9][8]~q\ : std_logic;
SIGNAL \reg_file|registers[11][8]~q\ : std_logic;
SIGNAL \reg_file|registers[8][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][8]~q\ : std_logic;
SIGNAL \reg_file|Mux55~5_combout\ : std_logic;
SIGNAL \reg_file|Mux55~9_combout\ : std_logic;
SIGNAL \reg_file|registers[29][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][8]~q\ : std_logic;
SIGNAL \reg_file|registers[21][8]~q\ : std_logic;
SIGNAL \reg_file|registers[17][8]~q\ : std_logic;
SIGNAL \reg_file|registers[25][8]~q\ : std_logic;
SIGNAL \reg_file|Mux55~1_combout\ : std_logic;
SIGNAL \reg_file|registers[28][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][8]~q\ : std_logic;
SIGNAL \reg_file|registers[16][8]~q\ : std_logic;
SIGNAL \reg_file|registers[20][8]~q\ : std_logic;
SIGNAL \reg_file|registers[24][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][8]~q\ : std_logic;
SIGNAL \reg_file|Mux55~0_combout\ : std_logic;
SIGNAL \reg_file|registers[31][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[31][8]~q\ : std_logic;
SIGNAL \reg_file|registers[27][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[27][8]~q\ : std_logic;
SIGNAL \reg_file|registers[19][8]~q\ : std_logic;
SIGNAL \reg_file|registers[23][8]~q\ : std_logic;
SIGNAL \reg_file|Mux55~3_combout\ : std_logic;
SIGNAL \reg_file|registers[30][8]~q\ : std_logic;
SIGNAL \reg_file|registers[26][8]~q\ : std_logic;
SIGNAL \reg_file|registers[22][8]~q\ : std_logic;
SIGNAL \reg_file|registers[18][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][8]~q\ : std_logic;
SIGNAL \reg_file|Mux55~2_combout\ : std_logic;
SIGNAL \reg_file|Mux55~4_combout\ : std_logic;
SIGNAL \reg_file|Mux55~10_combout\ : std_logic;
SIGNAL \forward|Mux55~0_combout\ : std_logic;
SIGNAL \alu_main|Result~4_combout\ : std_logic;
SIGNAL \forward|Mux55~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~30\ : std_logic;
SIGNAL \alu_main|Add0~33_sumout\ : std_logic;
SIGNAL \reg_file|registers[25][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][4]~q\ : std_logic;
SIGNAL \reg_file|registers[29][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][4]~q\ : std_logic;
SIGNAL \reg_file|registers[17][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[17][4]~q\ : std_logic;
SIGNAL \reg_file|registers[21][4]~q\ : std_logic;
SIGNAL \reg_file|Mux59~1_combout\ : std_logic;
SIGNAL \reg_file|registers[30][4]~q\ : std_logic;
SIGNAL \reg_file|registers[22][4]~q\ : std_logic;
SIGNAL \reg_file|registers[26][4]~q\ : std_logic;
SIGNAL \reg_file|registers[18][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][4]~q\ : std_logic;
SIGNAL \reg_file|Mux59~2_combout\ : std_logic;
SIGNAL \reg_file|registers[31][4]~q\ : std_logic;
SIGNAL \reg_file|registers[27][4]~q\ : std_logic;
SIGNAL \reg_file|registers[23][4]~q\ : std_logic;
SIGNAL \reg_file|registers[19][4]~q\ : std_logic;
SIGNAL \reg_file|Mux59~3_combout\ : std_logic;
SIGNAL \reg_file|registers[20][4]~q\ : std_logic;
SIGNAL \reg_file|registers[16][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[16][4]~q\ : std_logic;
SIGNAL \reg_file|registers[24][4]~q\ : std_logic;
SIGNAL \reg_file|registers[28][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][4]~q\ : std_logic;
SIGNAL \reg_file|Mux59~0_combout\ : std_logic;
SIGNAL \reg_file|Mux59~4_combout\ : std_logic;
SIGNAL \reg_file|registers[14][4]~q\ : std_logic;
SIGNAL \reg_file|registers[12][4]~q\ : std_logic;
SIGNAL \reg_file|registers[15][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][4]~q\ : std_logic;
SIGNAL \reg_file|registers[13][4]~q\ : std_logic;
SIGNAL \reg_file|Mux59~7_combout\ : std_logic;
SIGNAL \reg_file|registers[11][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][4]~q\ : std_logic;
SIGNAL \reg_file|registers[10][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[10][4]~q\ : std_logic;
SIGNAL \reg_file|registers[9][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][4]~q\ : std_logic;
SIGNAL \reg_file|registers[8][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][4]~q\ : std_logic;
SIGNAL \reg_file|Mux59~5_combout\ : std_logic;
SIGNAL \reg_file|registers[5][4]~q\ : std_logic;
SIGNAL \reg_file|registers[6][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[6][4]~q\ : std_logic;
SIGNAL \reg_file|registers[4][4]~q\ : std_logic;
SIGNAL \reg_file|registers[7][4]~q\ : std_logic;
SIGNAL \reg_file|Mux59~8_combout\ : std_logic;
SIGNAL \reg_file|registers[3][4]~q\ : std_logic;
SIGNAL \reg_file|registers[0][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][4]~q\ : std_logic;
SIGNAL \reg_file|registers[1][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][4]~q\ : std_logic;
SIGNAL \reg_file|Mux59~6_combout\ : std_logic;
SIGNAL \reg_file|Mux59~9_combout\ : std_logic;
SIGNAL \reg_file|Mux59~10_combout\ : std_logic;
SIGNAL \forward|Mux59~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~14\ : std_logic;
SIGNAL \alu_main|Add0~17_sumout\ : std_logic;
SIGNAL \forward|Mux59~0_combout\ : std_logic;
SIGNAL \alu_main|Result~0_combout\ : std_logic;
SIGNAL \alu_main|Mux4~2_combout\ : std_logic;
SIGNAL \alu_main|Mux4~1_combout\ : std_logic;
SIGNAL \spc_IDEX[29]~feeder_combout\ : std_logic;
SIGNAL \spc_IFID[27]~feeder_combout\ : std_logic;
SIGNAL \spc_IFID[26]~feeder_combout\ : std_logic;
SIGNAL \spc_IFID[25]~feeder_combout\ : std_logic;
SIGNAL \spc_IFID[24]~feeder_combout\ : std_logic;
SIGNAL \spc_IFID[23]~feeder_combout\ : std_logic;
SIGNAL \Add1~82\ : std_logic;
SIGNAL \Add1~85_sumout\ : std_logic;
SIGNAL \mux_jr|output[23]~22_combout\ : std_logic;
SIGNAL \forward|Mux8~0_combout\ : std_logic;
SIGNAL \alu_main|Mux19~0_combout\ : std_logic;
SIGNAL \alu_main|Mux19~1_combout\ : std_logic;
SIGNAL \reg_file|registers[20][23]~q\ : std_logic;
SIGNAL \reg_file|registers[16][23]~q\ : std_logic;
SIGNAL \reg_file|registers[28][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][23]~q\ : std_logic;
SIGNAL \reg_file|registers[24][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][23]~q\ : std_logic;
SIGNAL \reg_file|Mux40~0_combout\ : std_logic;
SIGNAL \reg_file|registers[30][23]~q\ : std_logic;
SIGNAL \reg_file|registers[26][23]~q\ : std_logic;
SIGNAL \reg_file|registers[18][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][23]~q\ : std_logic;
SIGNAL \reg_file|registers[22][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][23]~q\ : std_logic;
SIGNAL \reg_file|Mux40~2_combout\ : std_logic;
SIGNAL \reg_file|registers[31][23]~q\ : std_logic;
SIGNAL \reg_file|registers[19][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][23]~q\ : std_logic;
SIGNAL \reg_file|registers[23][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][23]~q\ : std_logic;
SIGNAL \reg_file|registers[27][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[27][23]~q\ : std_logic;
SIGNAL \reg_file|Mux40~3_combout\ : std_logic;
SIGNAL \reg_file|registers[21][23]~q\ : std_logic;
SIGNAL \reg_file|registers[29][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][23]~q\ : std_logic;
SIGNAL \reg_file|registers[17][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[17][23]~q\ : std_logic;
SIGNAL \reg_file|registers[25][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][23]~q\ : std_logic;
SIGNAL \reg_file|Mux40~1_combout\ : std_logic;
SIGNAL \reg_file|Mux40~4_combout\ : std_logic;
SIGNAL \reg_file|registers[3][23]~q\ : std_logic;
SIGNAL \reg_file|registers[2][23]~q\ : std_logic;
SIGNAL \reg_file|registers[0][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][23]~q\ : std_logic;
SIGNAL \reg_file|Mux40~6_combout\ : std_logic;
SIGNAL \reg_file|registers[15][23]~q\ : std_logic;
SIGNAL \reg_file|registers[12][23]~q\ : std_logic;
SIGNAL \reg_file|registers[14][23]~q\ : std_logic;
SIGNAL \reg_file|registers[13][23]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][23]~q\ : std_logic;
SIGNAL \reg_file|Mux40~7_combout\ : std_logic;
SIGNAL \reg_file|registers[11][23]~q\ : std_logic;
SIGNAL \reg_file|registers[8][23]~q\ : std_logic;
SIGNAL \reg_file|registers[10][23]~q\ : std_logic;
SIGNAL \reg_file|registers[9][23]~q\ : std_logic;
SIGNAL \reg_file|Mux40~5_combout\ : std_logic;
SIGNAL \reg_file|registers[6][23]~q\ : std_logic;
SIGNAL \reg_file|registers[4][23]~q\ : std_logic;
SIGNAL \reg_file|registers[5][23]~q\ : std_logic;
SIGNAL \reg_file|registers[7][23]~q\ : std_logic;
SIGNAL \reg_file|Mux40~8_combout\ : std_logic;
SIGNAL \reg_file|Mux40~9_combout\ : std_logic;
SIGNAL \reg_file|Mux40~10_combout\ : std_logic;
SIGNAL \forward|Mux40~0_combout\ : std_logic;
SIGNAL \Add1~114\ : std_logic;
SIGNAL \Add1~117_sumout\ : std_logic;
SIGNAL \mux_jr|output[31]~30_combout\ : std_logic;
SIGNAL \reg_file|registers[11][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][31]~q\ : std_logic;
SIGNAL \reg_file|registers[9][31]~q\ : std_logic;
SIGNAL \reg_file|registers[8][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][31]~q\ : std_logic;
SIGNAL \reg_file|registers[10][31]~q\ : std_logic;
SIGNAL \reg_file|Mux0~5_combout\ : std_logic;
SIGNAL \reg_file|registers[3][31]~q\ : std_logic;
SIGNAL \reg_file|registers[2][31]~q\ : std_logic;
SIGNAL \reg_file|registers[1][31]~q\ : std_logic;
SIGNAL \reg_file|registers[0][31]~q\ : std_logic;
SIGNAL \reg_file|Mux0~6_combout\ : std_logic;
SIGNAL \reg_file|registers[5][31]~q\ : std_logic;
SIGNAL \reg_file|registers[6][31]~q\ : std_logic;
SIGNAL \reg_file|registers[4][31]~q\ : std_logic;
SIGNAL \reg_file|registers[7][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][31]~q\ : std_logic;
SIGNAL \reg_file|Mux0~8_combout\ : std_logic;
SIGNAL \reg_file|registers[14][31]~q\ : std_logic;
SIGNAL \reg_file|registers[12][31]~q\ : std_logic;
SIGNAL \reg_file|registers[15][31]~q\ : std_logic;
SIGNAL \reg_file|registers[13][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][31]~q\ : std_logic;
SIGNAL \reg_file|Mux0~7_combout\ : std_logic;
SIGNAL \reg_file|Mux0~9_combout\ : std_logic;
SIGNAL \reg_file|registers[23][31]~q\ : std_logic;
SIGNAL \reg_file|registers[31][31]~q\ : std_logic;
SIGNAL \reg_file|registers[19][31]~q\ : std_logic;
SIGNAL \reg_file|Mux0~3_combout\ : std_logic;
SIGNAL \reg_file|registers[20][31]~q\ : std_logic;
SIGNAL \reg_file|registers[28][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][31]~q\ : std_logic;
SIGNAL \reg_file|registers[16][31]~q\ : std_logic;
SIGNAL \reg_file|registers[24][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][31]~q\ : std_logic;
SIGNAL \reg_file|Mux0~0_combout\ : std_logic;
SIGNAL \reg_file|registers[30][31]~q\ : std_logic;
SIGNAL \reg_file|registers[26][31]~q\ : std_logic;
SIGNAL \reg_file|registers[18][31]~q\ : std_logic;
SIGNAL \reg_file|registers[22][31]~q\ : std_logic;
SIGNAL \reg_file|Mux0~2_combout\ : std_logic;
SIGNAL \reg_file|registers[17][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[17][31]~q\ : std_logic;
SIGNAL \reg_file|registers[25][31]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][31]~q\ : std_logic;
SIGNAL \reg_file|registers[21][31]~q\ : std_logic;
SIGNAL \reg_file|registers[29][31]~q\ : std_logic;
SIGNAL \reg_file|Mux0~1_combout\ : std_logic;
SIGNAL \reg_file|Mux0~4_combout\ : std_logic;
SIGNAL \reg_file|Mux0~10_combout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~70\ : std_logic;
SIGNAL \Add0~74\ : std_logic;
SIGNAL \Add0~78\ : std_logic;
SIGNAL \Add0~82\ : std_logic;
SIGNAL \Add0~86\ : std_logic;
SIGNAL \Add0~90\ : std_logic;
SIGNAL \Add0~94\ : std_logic;
SIGNAL \Add0~98\ : std_logic;
SIGNAL \Add0~102\ : std_logic;
SIGNAL \Add0~106\ : std_logic;
SIGNAL \Add0~110\ : std_logic;
SIGNAL \Add0~114\ : std_logic;
SIGNAL \Add0~117_sumout\ : std_logic;
SIGNAL \spc_MEMWB[31]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux0~0_combout\ : std_logic;
SIGNAL \forward|Mux32~0_combout\ : std_logic;
SIGNAL \alu_main|Result~12_combout\ : std_logic;
SIGNAL \alu_main|Mux31~0_combout\ : std_logic;
SIGNAL \alu_main|Mux31~9_combout\ : std_logic;
SIGNAL \forward|Mux32~1_combout\ : std_logic;
SIGNAL \reg_file|registers[3][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][30]~q\ : std_logic;
SIGNAL \reg_file|registers[1][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][30]~q\ : std_logic;
SIGNAL \reg_file|registers[2][30]~q\ : std_logic;
SIGNAL \reg_file|registers[0][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][30]~q\ : std_logic;
SIGNAL \reg_file|Mux33~6_combout\ : std_logic;
SIGNAL \reg_file|registers[10][30]~q\ : std_logic;
SIGNAL \reg_file|registers[11][30]~q\ : std_logic;
SIGNAL \reg_file|registers[9][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][30]~q\ : std_logic;
SIGNAL \reg_file|Mux33~5_combout\ : std_logic;
SIGNAL \reg_file|registers[15][30]~q\ : std_logic;
SIGNAL \reg_file|registers[12][30]~q\ : std_logic;
SIGNAL \reg_file|registers[14][30]~q\ : std_logic;
SIGNAL \reg_file|registers[13][30]~q\ : std_logic;
SIGNAL \reg_file|Mux33~7_combout\ : std_logic;
SIGNAL \reg_file|registers[6][30]~q\ : std_logic;
SIGNAL \reg_file|registers[4][30]~q\ : std_logic;
SIGNAL \reg_file|registers[7][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][30]~q\ : std_logic;
SIGNAL \reg_file|registers[5][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[5][30]~q\ : std_logic;
SIGNAL \reg_file|Mux33~8_combout\ : std_logic;
SIGNAL \reg_file|Mux33~9_combout\ : std_logic;
SIGNAL \reg_file|registers[24][30]~q\ : std_logic;
SIGNAL \reg_file|registers[16][30]~q\ : std_logic;
SIGNAL \reg_file|registers[28][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][30]~q\ : std_logic;
SIGNAL \reg_file|registers[20][30]~q\ : std_logic;
SIGNAL \reg_file|Mux33~0_combout\ : std_logic;
SIGNAL \reg_file|registers[25][30]~q\ : std_logic;
SIGNAL \reg_file|registers[17][30]~q\ : std_logic;
SIGNAL \reg_file|registers[21][30]~q\ : std_logic;
SIGNAL \reg_file|registers[29][30]~q\ : std_logic;
SIGNAL \reg_file|Mux33~1_combout\ : std_logic;
SIGNAL \reg_file|registers[22][30]~q\ : std_logic;
SIGNAL \reg_file|registers[30][30]~q\ : std_logic;
SIGNAL \reg_file|registers[26][30]~q\ : std_logic;
SIGNAL \reg_file|registers[18][30]~q\ : std_logic;
SIGNAL \reg_file|Mux33~2_combout\ : std_logic;
SIGNAL \reg_file|registers[31][30]~q\ : std_logic;
SIGNAL \reg_file|registers[27][30]~q\ : std_logic;
SIGNAL \reg_file|registers[19][30]~q\ : std_logic;
SIGNAL \reg_file|registers[23][30]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][30]~q\ : std_logic;
SIGNAL \reg_file|Mux33~3_combout\ : std_logic;
SIGNAL \reg_file|Mux33~4_combout\ : std_logic;
SIGNAL \reg_file|Mux33~10_combout\ : std_logic;
SIGNAL \forward|Mux33~1_combout\ : std_logic;
SIGNAL \reg_file|registers[19][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][9]~q\ : std_logic;
SIGNAL \reg_file|registers[27][9]~q\ : std_logic;
SIGNAL \reg_file|registers[31][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[31][9]~q\ : std_logic;
SIGNAL \reg_file|registers[23][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][9]~q\ : std_logic;
SIGNAL \reg_file|Mux54~3_combout\ : std_logic;
SIGNAL \reg_file|registers[17][9]~q\ : std_logic;
SIGNAL \reg_file|registers[25][9]~q\ : std_logic;
SIGNAL \reg_file|registers[21][9]~q\ : std_logic;
SIGNAL \reg_file|registers[29][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][9]~q\ : std_logic;
SIGNAL \reg_file|Mux54~1_combout\ : std_logic;
SIGNAL \reg_file|registers[18][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][9]~q\ : std_logic;
SIGNAL \reg_file|registers[26][9]~q\ : std_logic;
SIGNAL \reg_file|registers[30][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][9]~q\ : std_logic;
SIGNAL \reg_file|registers[22][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][9]~q\ : std_logic;
SIGNAL \reg_file|Mux54~2_combout\ : std_logic;
SIGNAL \reg_file|registers[20][9]~q\ : std_logic;
SIGNAL \reg_file|registers[16][9]~q\ : std_logic;
SIGNAL \reg_file|registers[24][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][9]~q\ : std_logic;
SIGNAL \reg_file|registers[28][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][9]~q\ : std_logic;
SIGNAL \reg_file|Mux54~0_combout\ : std_logic;
SIGNAL \reg_file|Mux54~4_combout\ : std_logic;
SIGNAL \reg_file|registers[1][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][9]~q\ : std_logic;
SIGNAL \reg_file|registers[3][9]~q\ : std_logic;
SIGNAL \reg_file|registers[0][9]~q\ : std_logic;
SIGNAL \reg_file|registers[2][9]~q\ : std_logic;
SIGNAL \reg_file|Mux54~6_combout\ : std_logic;
SIGNAL \reg_file|registers[5][9]~q\ : std_logic;
SIGNAL \reg_file|registers[4][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][9]~q\ : std_logic;
SIGNAL \reg_file|registers[6][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[6][9]~q\ : std_logic;
SIGNAL \reg_file|registers[7][9]~q\ : std_logic;
SIGNAL \reg_file|Mux54~8_combout\ : std_logic;
SIGNAL \reg_file|registers[10][9]~q\ : std_logic;
SIGNAL \reg_file|registers[11][9]~q\ : std_logic;
SIGNAL \reg_file|registers[9][9]~q\ : std_logic;
SIGNAL \reg_file|Mux54~5_combout\ : std_logic;
SIGNAL \reg_file|registers[15][9]~q\ : std_logic;
SIGNAL \reg_file|registers[12][9]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][9]~q\ : std_logic;
SIGNAL \reg_file|registers[14][9]~q\ : std_logic;
SIGNAL \reg_file|registers[13][9]~q\ : std_logic;
SIGNAL \reg_file|Mux54~7_combout\ : std_logic;
SIGNAL \reg_file|Mux54~9_combout\ : std_logic;
SIGNAL \reg_file|Mux54~10_combout\ : std_logic;
SIGNAL \forward|Mux54~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~34\ : std_logic;
SIGNAL \alu_main|Add0~37_sumout\ : std_logic;
SIGNAL \reg_file|registers[7][28]~q\ : std_logic;
SIGNAL \reg_file|registers[5][28]~q\ : std_logic;
SIGNAL \reg_file|registers[6][28]~q\ : std_logic;
SIGNAL \reg_file|registers[4][28]~q\ : std_logic;
SIGNAL \reg_file|Mux35~8_combout\ : std_logic;
SIGNAL \reg_file|registers[11][28]~q\ : std_logic;
SIGNAL \reg_file|registers[8][28]~q\ : std_logic;
SIGNAL \reg_file|registers[9][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][28]~q\ : std_logic;
SIGNAL \reg_file|Mux35~5_combout\ : std_logic;
SIGNAL \reg_file|registers[0][28]~q\ : std_logic;
SIGNAL \reg_file|registers[1][28]~q\ : std_logic;
SIGNAL \reg_file|registers[2][28]~q\ : std_logic;
SIGNAL \reg_file|registers[3][28]~q\ : std_logic;
SIGNAL \reg_file|Mux35~6_combout\ : std_logic;
SIGNAL \reg_file|registers[14][28]~q\ : std_logic;
SIGNAL \reg_file|registers[12][28]~q\ : std_logic;
SIGNAL \reg_file|registers[15][28]~q\ : std_logic;
SIGNAL \reg_file|registers[13][28]~q\ : std_logic;
SIGNAL \reg_file|Mux35~7_combout\ : std_logic;
SIGNAL \reg_file|Mux35~9_combout\ : std_logic;
SIGNAL \reg_file|registers[22][28]~q\ : std_logic;
SIGNAL \reg_file|registers[26][28]~q\ : std_logic;
SIGNAL \reg_file|registers[18][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][28]~q\ : std_logic;
SIGNAL \reg_file|registers[30][28]~q\ : std_logic;
SIGNAL \reg_file|Mux35~2_combout\ : std_logic;
SIGNAL \reg_file|registers[21][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[21][28]~q\ : std_logic;
SIGNAL \reg_file|registers[25][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][28]~q\ : std_logic;
SIGNAL \reg_file|registers[29][28]~q\ : std_logic;
SIGNAL \reg_file|registers[17][28]~q\ : std_logic;
SIGNAL \reg_file|Mux35~1_combout\ : std_logic;
SIGNAL \reg_file|registers[31][28]~q\ : std_logic;
SIGNAL \reg_file|registers[27][28]~q\ : std_logic;
SIGNAL \reg_file|registers[19][28]~q\ : std_logic;
SIGNAL \reg_file|registers[23][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][28]~q\ : std_logic;
SIGNAL \reg_file|Mux35~3_combout\ : std_logic;
SIGNAL \reg_file|registers[16][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[16][28]~q\ : std_logic;
SIGNAL \reg_file|registers[20][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[20][28]~q\ : std_logic;
SIGNAL \reg_file|registers[24][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][28]~q\ : std_logic;
SIGNAL \reg_file|registers[28][28]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][28]~q\ : std_logic;
SIGNAL \reg_file|Mux35~0_combout\ : std_logic;
SIGNAL \reg_file|Mux35~4_combout\ : std_logic;
SIGNAL \reg_file|Mux35~10_combout\ : std_logic;
SIGNAL \forward|Mux35~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \forward|Mux33~0_combout\ : std_logic;
SIGNAL \forward|Mux34~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~3_combout\ : std_logic;
SIGNAL \alu_main|Mux19~12_combout\ : std_logic;
SIGNAL \mux_jal|output[12]~12_combout\ : std_logic;
SIGNAL \reg_file|registers[0][12]~q\ : std_logic;
SIGNAL \reg_file|registers[1][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][12]~q\ : std_logic;
SIGNAL \reg_file|registers[2][12]~q\ : std_logic;
SIGNAL \reg_file|registers[3][12]~q\ : std_logic;
SIGNAL \reg_file|Mux51~6_combout\ : std_logic;
SIGNAL \reg_file|registers[15][12]~q\ : std_logic;
SIGNAL \reg_file|registers[12][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][12]~q\ : std_logic;
SIGNAL \reg_file|registers[13][12]~q\ : std_logic;
SIGNAL \reg_file|registers[14][12]~q\ : std_logic;
SIGNAL \reg_file|Mux51~7_combout\ : std_logic;
SIGNAL \reg_file|registers[5][12]~q\ : std_logic;
SIGNAL \reg_file|registers[4][12]~q\ : std_logic;
SIGNAL \reg_file|registers[6][12]~q\ : std_logic;
SIGNAL \reg_file|registers[7][12]~q\ : std_logic;
SIGNAL \reg_file|Mux51~8_combout\ : std_logic;
SIGNAL \reg_file|registers[11][12]~q\ : std_logic;
SIGNAL \reg_file|registers[10][12]~q\ : std_logic;
SIGNAL \reg_file|registers[9][12]~q\ : std_logic;
SIGNAL \reg_file|registers[8][12]~q\ : std_logic;
SIGNAL \reg_file|Mux51~5_combout\ : std_logic;
SIGNAL \reg_file|Mux51~9_combout\ : std_logic;
SIGNAL \reg_file|registers[17][12]~q\ : std_logic;
SIGNAL \reg_file|registers[21][12]~q\ : std_logic;
SIGNAL \reg_file|registers[25][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][12]~q\ : std_logic;
SIGNAL \reg_file|registers[29][12]~q\ : std_logic;
SIGNAL \reg_file|Mux51~1_combout\ : std_logic;
SIGNAL \reg_file|registers[23][12]~q\ : std_logic;
SIGNAL \reg_file|registers[31][12]~q\ : std_logic;
SIGNAL \reg_file|registers[19][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][12]~q\ : std_logic;
SIGNAL \reg_file|registers[27][12]~q\ : std_logic;
SIGNAL \reg_file|Mux51~3_combout\ : std_logic;
SIGNAL \reg_file|registers[16][12]~q\ : std_logic;
SIGNAL \reg_file|registers[20][12]~q\ : std_logic;
SIGNAL \reg_file|registers[28][12]~q\ : std_logic;
SIGNAL \reg_file|registers[24][12]~q\ : std_logic;
SIGNAL \reg_file|Mux51~0_combout\ : std_logic;
SIGNAL \reg_file|registers[26][12]~q\ : std_logic;
SIGNAL \reg_file|registers[18][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][12]~q\ : std_logic;
SIGNAL \reg_file|registers[30][12]~q\ : std_logic;
SIGNAL \reg_file|registers[22][12]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][12]~q\ : std_logic;
SIGNAL \reg_file|Mux51~2_combout\ : std_logic;
SIGNAL \reg_file|Mux51~4_combout\ : std_logic;
SIGNAL \reg_file|Mux51~10_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[12]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux51~0_combout\ : std_logic;
SIGNAL \alu_main|Result~8_combout\ : std_logic;
SIGNAL \forward|Mux51~1_combout\ : std_logic;
SIGNAL \spc_IDEX[11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[27][11]~q\ : std_logic;
SIGNAL \reg_file|registers[31][11]~q\ : std_logic;
SIGNAL \reg_file|registers[23][11]~q\ : std_logic;
SIGNAL \reg_file|registers[19][11]~q\ : std_logic;
SIGNAL \reg_file|Mux20~3_combout\ : std_logic;
SIGNAL \reg_file|registers[22][11]~q\ : std_logic;
SIGNAL \reg_file|registers[30][11]~q\ : std_logic;
SIGNAL \reg_file|registers[26][11]~q\ : std_logic;
SIGNAL \reg_file|registers[18][11]~q\ : std_logic;
SIGNAL \reg_file|Mux20~2_combout\ : std_logic;
SIGNAL \reg_file|registers[21][11]~q\ : std_logic;
SIGNAL \reg_file|registers[17][11]~q\ : std_logic;
SIGNAL \reg_file|registers[29][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][11]~q\ : std_logic;
SIGNAL \reg_file|registers[25][11]~q\ : std_logic;
SIGNAL \reg_file|Mux20~1_combout\ : std_logic;
SIGNAL \reg_file|registers[16][11]~q\ : std_logic;
SIGNAL \reg_file|registers[20][11]~q\ : std_logic;
SIGNAL \reg_file|registers[24][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][11]~q\ : std_logic;
SIGNAL \reg_file|registers[28][11]~q\ : std_logic;
SIGNAL \reg_file|Mux20~0_combout\ : std_logic;
SIGNAL \reg_file|Mux20~4_combout\ : std_logic;
SIGNAL \reg_file|registers[11][11]~q\ : std_logic;
SIGNAL \reg_file|registers[9][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][11]~q\ : std_logic;
SIGNAL \reg_file|registers[10][11]~q\ : std_logic;
SIGNAL \reg_file|Mux20~5_combout\ : std_logic;
SIGNAL \reg_file|registers[15][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][11]~q\ : std_logic;
SIGNAL \reg_file|registers[13][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][11]~q\ : std_logic;
SIGNAL \reg_file|registers[12][11]~q\ : std_logic;
SIGNAL \reg_file|registers[14][11]~q\ : std_logic;
SIGNAL \reg_file|Mux20~7_combout\ : std_logic;
SIGNAL \reg_file|registers[7][11]~q\ : std_logic;
SIGNAL \reg_file|registers[6][11]~q\ : std_logic;
SIGNAL \reg_file|registers[5][11]~q\ : std_logic;
SIGNAL \reg_file|registers[4][11]~q\ : std_logic;
SIGNAL \reg_file|Mux20~8_combout\ : std_logic;
SIGNAL \reg_file|registers[3][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][11]~q\ : std_logic;
SIGNAL \reg_file|registers[2][11]~q\ : std_logic;
SIGNAL \reg_file|registers[0][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][11]~q\ : std_logic;
SIGNAL \reg_file|registers[1][11]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][11]~q\ : std_logic;
SIGNAL \reg_file|Mux20~6_combout\ : std_logic;
SIGNAL \reg_file|Mux20~9_combout\ : std_logic;
SIGNAL \reg_file|Mux20~10_combout\ : std_logic;
SIGNAL \forward|Mux20~0_combout\ : std_logic;
SIGNAL \forward|Mux52~0_combout\ : std_logic;
SIGNAL \alu_main|Result~7_combout\ : std_logic;
SIGNAL \forward|Mux52~1_combout\ : std_logic;
SIGNAL \forward|Mux53~0_combout\ : std_logic;
SIGNAL \alu_main|Mux1~1_combout\ : std_logic;
SIGNAL \forward|Mux62~0_combout\ : std_logic;
SIGNAL \forward|Mux30~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~43_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~10_combout\ : std_logic;
SIGNAL \alu_main|Mux1~3_combout\ : std_logic;
SIGNAL \alu_main|Mux1~2_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \alu_main|Mux1~5_combout\ : std_logic;
SIGNAL \alu_main|Mux1~6_combout\ : std_logic;
SIGNAL \alu_main|Mux1~0_combout\ : std_logic;
SIGNAL \forward|Mux62~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~2\ : std_logic;
SIGNAL \alu_main|Add0~5_sumout\ : std_logic;
SIGNAL \alu_main|Mux1~7_combout\ : std_logic;
SIGNAL \alu_main|Mux1~11_combout\ : std_logic;
SIGNAL \alu_main|Mux1~14_combout\ : std_logic;
SIGNAL \alu_main|Mux1~23_combout\ : std_logic;
SIGNAL \alu_main|Mux1~26_combout\ : std_logic;
SIGNAL \forward|Mux61~0_combout\ : std_logic;
SIGNAL \alu_main|Mux1~24_combout\ : std_logic;
SIGNAL \alu_main|Mux1~15_combout\ : std_logic;
SIGNAL \alu_main|Mux1~16_combout\ : std_logic;
SIGNAL \alu_main|Mux1~17_combout\ : std_logic;
SIGNAL \alu_main|Mux1~13_combout\ : std_logic;
SIGNAL \alu_main|Mux1~12_combout\ : std_logic;
SIGNAL \alu_main|Mux1~25_combout\ : std_logic;
SIGNAL \alu_main|Mux1~18_combout\ : std_logic;
SIGNAL \alu_main|Mux1~19_combout\ : std_logic;
SIGNAL \forward|Mux54~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~13_combout\ : std_logic;
SIGNAL \forward|Mux57~0_combout\ : std_logic;
SIGNAL \forward|Mux56~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~39_combout\ : std_logic;
SIGNAL \reg_file|registers[5][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[5][5]~q\ : std_logic;
SIGNAL \reg_file|registers[7][5]~q\ : std_logic;
SIGNAL \reg_file|registers[4][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][5]~q\ : std_logic;
SIGNAL \reg_file|registers[6][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[6][5]~q\ : std_logic;
SIGNAL \reg_file|Mux26~8_combout\ : std_logic;
SIGNAL \reg_file|registers[11][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][5]~q\ : std_logic;
SIGNAL \reg_file|registers[9][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][5]~q\ : std_logic;
SIGNAL \reg_file|registers[10][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[10][5]~q\ : std_logic;
SIGNAL \reg_file|registers[8][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][5]~q\ : std_logic;
SIGNAL \reg_file|Mux26~5_combout\ : std_logic;
SIGNAL \reg_file|registers[1][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][5]~q\ : std_logic;
SIGNAL \reg_file|registers[2][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[2][5]~q\ : std_logic;
SIGNAL \reg_file|registers[3][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][5]~q\ : std_logic;
SIGNAL \reg_file|registers[0][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][5]~q\ : std_logic;
SIGNAL \reg_file|Mux26~6_combout\ : std_logic;
SIGNAL \reg_file|registers[15][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][5]~q\ : std_logic;
SIGNAL \reg_file|registers[12][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][5]~q\ : std_logic;
SIGNAL \reg_file|registers[14][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[14][5]~q\ : std_logic;
SIGNAL \reg_file|registers[13][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][5]~q\ : std_logic;
SIGNAL \reg_file|Mux26~7_combout\ : std_logic;
SIGNAL \reg_file|Mux26~9_combout\ : std_logic;
SIGNAL \reg_file|registers[16][5]~q\ : std_logic;
SIGNAL \reg_file|registers[20][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[20][5]~q\ : std_logic;
SIGNAL \reg_file|registers[24][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][5]~q\ : std_logic;
SIGNAL \reg_file|registers[28][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][5]~q\ : std_logic;
SIGNAL \reg_file|Mux26~0_combout\ : std_logic;
SIGNAL \reg_file|registers[21][5]~q\ : std_logic;
SIGNAL \reg_file|registers[25][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][5]~q\ : std_logic;
SIGNAL \reg_file|registers[17][5]~q\ : std_logic;
SIGNAL \reg_file|Mux26~1_combout\ : std_logic;
SIGNAL \reg_file|registers[23][5]~q\ : std_logic;
SIGNAL \reg_file|registers[27][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[27][5]~q\ : std_logic;
SIGNAL \reg_file|registers[31][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[31][5]~q\ : std_logic;
SIGNAL \reg_file|registers[19][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][5]~q\ : std_logic;
SIGNAL \reg_file|Mux26~3_combout\ : std_logic;
SIGNAL \reg_file|registers[18][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][5]~q\ : std_logic;
SIGNAL \reg_file|registers[26][5]~q\ : std_logic;
SIGNAL \reg_file|registers[30][5]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][5]~q\ : std_logic;
SIGNAL \reg_file|registers[22][5]~q\ : std_logic;
SIGNAL \reg_file|Mux26~2_combout\ : std_logic;
SIGNAL \reg_file|Mux26~4_combout\ : std_logic;
SIGNAL \reg_file|Mux26~10_combout\ : std_logic;
SIGNAL \forward|Mux26~0_combout\ : std_logic;
SIGNAL \forward|Mux58~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~18\ : std_logic;
SIGNAL \alu_main|Add0~21_sumout\ : std_logic;
SIGNAL \alu_main|Result~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \alu_main|Mux5~10_combout\ : std_logic;
SIGNAL \alu_main|Mux5~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~14_combout\ : std_logic;
SIGNAL \alu_main|Mux5~6_combout\ : std_logic;
SIGNAL \alu_main|Mux5~7_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~16_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~15_combout\ : std_logic;
SIGNAL \reg_file|registers[26][20]~q\ : std_logic;
SIGNAL \reg_file|registers[22][20]~q\ : std_logic;
SIGNAL \reg_file|registers[18][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][20]~q\ : std_logic;
SIGNAL \reg_file|registers[30][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][20]~q\ : std_logic;
SIGNAL \reg_file|Mux11~2_combout\ : std_logic;
SIGNAL \reg_file|registers[23][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][20]~q\ : std_logic;
SIGNAL \reg_file|registers[31][20]~q\ : std_logic;
SIGNAL \reg_file|registers[27][20]~q\ : std_logic;
SIGNAL \reg_file|registers[19][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][20]~q\ : std_logic;
SIGNAL \reg_file|Mux11~3_combout\ : std_logic;
SIGNAL \reg_file|registers[25][20]~q\ : std_logic;
SIGNAL \reg_file|registers[21][20]~q\ : std_logic;
SIGNAL \reg_file|registers[29][20]~q\ : std_logic;
SIGNAL \reg_file|registers[17][20]~q\ : std_logic;
SIGNAL \reg_file|Mux11~1_combout\ : std_logic;
SIGNAL \reg_file|registers[20][20]~q\ : std_logic;
SIGNAL \reg_file|registers[16][20]~q\ : std_logic;
SIGNAL \reg_file|registers[28][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][20]~q\ : std_logic;
SIGNAL \reg_file|registers[24][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][20]~q\ : std_logic;
SIGNAL \reg_file|Mux11~0_combout\ : std_logic;
SIGNAL \reg_file|Mux11~4_combout\ : std_logic;
SIGNAL \reg_file|registers[9][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][20]~q\ : std_logic;
SIGNAL \reg_file|registers[8][20]~q\ : std_logic;
SIGNAL \reg_file|registers[11][20]~q\ : std_logic;
SIGNAL \reg_file|Mux11~5_combout\ : std_logic;
SIGNAL \reg_file|registers[12][20]~q\ : std_logic;
SIGNAL \reg_file|registers[15][20]~q\ : std_logic;
SIGNAL \reg_file|registers[14][20]~q\ : std_logic;
SIGNAL \reg_file|registers[13][20]~q\ : std_logic;
SIGNAL \reg_file|Mux11~7_combout\ : std_logic;
SIGNAL \reg_file|registers[6][20]~q\ : std_logic;
SIGNAL \reg_file|registers[7][20]~q\ : std_logic;
SIGNAL \reg_file|registers[5][20]~q\ : std_logic;
SIGNAL \reg_file|registers[4][20]~q\ : std_logic;
SIGNAL \reg_file|Mux11~8_combout\ : std_logic;
SIGNAL \reg_file|registers[1][20]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][20]~q\ : std_logic;
SIGNAL \reg_file|registers[2][20]~q\ : std_logic;
SIGNAL \reg_file|registers[3][20]~q\ : std_logic;
SIGNAL \reg_file|registers[0][20]~q\ : std_logic;
SIGNAL \reg_file|Mux11~6_combout\ : std_logic;
SIGNAL \reg_file|Mux11~9_combout\ : std_logic;
SIGNAL \reg_file|Mux11~10_combout\ : std_logic;
SIGNAL \forward|Mux11~0_combout\ : std_logic;
SIGNAL \forward|Mux43~1_combout\ : std_logic;
SIGNAL \reg_file|registers[4][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][19]~q\ : std_logic;
SIGNAL \reg_file|registers[5][19]~q\ : std_logic;
SIGNAL \reg_file|registers[6][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[6][19]~q\ : std_logic;
SIGNAL \reg_file|registers[7][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][19]~q\ : std_logic;
SIGNAL \reg_file|Mux12~8_combout\ : std_logic;
SIGNAL \reg_file|registers[10][19]~q\ : std_logic;
SIGNAL \reg_file|registers[8][19]~q\ : std_logic;
SIGNAL \reg_file|registers[11][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][19]~q\ : std_logic;
SIGNAL \reg_file|Mux12~5_combout\ : std_logic;
SIGNAL \reg_file|registers[1][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][19]~q\ : std_logic;
SIGNAL \reg_file|registers[2][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[2][19]~q\ : std_logic;
SIGNAL \reg_file|registers[3][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][19]~q\ : std_logic;
SIGNAL \reg_file|registers[0][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][19]~q\ : std_logic;
SIGNAL \reg_file|Mux12~6_combout\ : std_logic;
SIGNAL \reg_file|registers[12][19]~q\ : std_logic;
SIGNAL \reg_file|registers[14][19]~q\ : std_logic;
SIGNAL \reg_file|registers[15][19]~q\ : std_logic;
SIGNAL \reg_file|registers[13][19]~q\ : std_logic;
SIGNAL \reg_file|Mux12~7_combout\ : std_logic;
SIGNAL \reg_file|Mux12~9_combout\ : std_logic;
SIGNAL \reg_file|registers[27][19]~q\ : std_logic;
SIGNAL \reg_file|registers[31][19]~q\ : std_logic;
SIGNAL \reg_file|registers[19][19]~q\ : std_logic;
SIGNAL \reg_file|registers[23][19]~q\ : std_logic;
SIGNAL \reg_file|Mux12~3_combout\ : std_logic;
SIGNAL \reg_file|registers[21][19]~q\ : std_logic;
SIGNAL \reg_file|registers[29][19]~q\ : std_logic;
SIGNAL \reg_file|registers[17][19]~q\ : std_logic;
SIGNAL \reg_file|registers[25][19]~q\ : std_logic;
SIGNAL \reg_file|Mux12~1_combout\ : std_logic;
SIGNAL \reg_file|registers[30][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][19]~q\ : std_logic;
SIGNAL \reg_file|registers[26][19]~q\ : std_logic;
SIGNAL \reg_file|registers[22][19]~q\ : std_logic;
SIGNAL \reg_file|registers[18][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][19]~q\ : std_logic;
SIGNAL \reg_file|Mux12~2_combout\ : std_logic;
SIGNAL \reg_file|registers[16][19]~q\ : std_logic;
SIGNAL \reg_file|registers[20][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[20][19]~q\ : std_logic;
SIGNAL \reg_file|registers[28][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][19]~q\ : std_logic;
SIGNAL \reg_file|registers[24][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][19]~q\ : std_logic;
SIGNAL \reg_file|Mux12~0_combout\ : std_logic;
SIGNAL \reg_file|Mux12~4_combout\ : std_logic;
SIGNAL \reg_file|Mux12~10_combout\ : std_logic;
SIGNAL \forward|Mux12~0_combout\ : std_logic;
SIGNAL \forward|Mux44~0_combout\ : std_logic;
SIGNAL \forward|Mux44~1_combout\ : std_logic;
SIGNAL \forward|Mux45~0_combout\ : std_logic;
SIGNAL \reg_file|registers[6][18]~q\ : std_logic;
SIGNAL \reg_file|registers[5][18]~q\ : std_logic;
SIGNAL \reg_file|registers[4][18]~q\ : std_logic;
SIGNAL \reg_file|registers[7][18]~q\ : std_logic;
SIGNAL \reg_file|Mux13~8_combout\ : std_logic;
SIGNAL \reg_file|registers[14][18]~q\ : std_logic;
SIGNAL \reg_file|registers[15][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[15][18]~q\ : std_logic;
SIGNAL \reg_file|registers[12][18]~q\ : std_logic;
SIGNAL \reg_file|registers[13][18]~q\ : std_logic;
SIGNAL \reg_file|Mux13~7_combout\ : std_logic;
SIGNAL \reg_file|registers[8][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][18]~q\ : std_logic;
SIGNAL \reg_file|registers[10][18]~q\ : std_logic;
SIGNAL \reg_file|registers[9][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][18]~q\ : std_logic;
SIGNAL \reg_file|Mux13~5_combout\ : std_logic;
SIGNAL \reg_file|registers[3][18]~q\ : std_logic;
SIGNAL \reg_file|registers[2][18]~q\ : std_logic;
SIGNAL \reg_file|registers[0][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][18]~q\ : std_logic;
SIGNAL \reg_file|registers[1][18]~q\ : std_logic;
SIGNAL \reg_file|Mux13~6_combout\ : std_logic;
SIGNAL \reg_file|Mux13~9_combout\ : std_logic;
SIGNAL \reg_file|registers[31][18]~q\ : std_logic;
SIGNAL \reg_file|registers[23][18]~q\ : std_logic;
SIGNAL \reg_file|registers[27][18]~q\ : std_logic;
SIGNAL \reg_file|registers[19][18]~q\ : std_logic;
SIGNAL \reg_file|Mux13~3_combout\ : std_logic;
SIGNAL \reg_file|registers[17][18]~q\ : std_logic;
SIGNAL \reg_file|registers[25][18]~q\ : std_logic;
SIGNAL \reg_file|registers[29][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][18]~q\ : std_logic;
SIGNAL \reg_file|registers[21][18]~q\ : std_logic;
SIGNAL \reg_file|Mux13~1_combout\ : std_logic;
SIGNAL \reg_file|registers[26][18]~q\ : std_logic;
SIGNAL \reg_file|registers[30][18]~q\ : std_logic;
SIGNAL \reg_file|registers[18][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][18]~q\ : std_logic;
SIGNAL \reg_file|registers[22][18]~q\ : std_logic;
SIGNAL \reg_file|Mux13~2_combout\ : std_logic;
SIGNAL \reg_file|registers[20][18]~q\ : std_logic;
SIGNAL \reg_file|registers[16][18]~q\ : std_logic;
SIGNAL \reg_file|registers[28][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][18]~q\ : std_logic;
SIGNAL \reg_file|registers[24][18]~q\ : std_logic;
SIGNAL \reg_file|Mux13~0_combout\ : std_logic;
SIGNAL \reg_file|Mux13~4_combout\ : std_logic;
SIGNAL \reg_file|Mux13~10_combout\ : std_logic;
SIGNAL \forward|Mux13~0_combout\ : std_logic;
SIGNAL \forward|Mux45~1_combout\ : std_logic;
SIGNAL \forward|Mux46~0_combout\ : std_logic;
SIGNAL \reg_file|registers[8][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][17]~q\ : std_logic;
SIGNAL \reg_file|registers[10][17]~q\ : std_logic;
SIGNAL \reg_file|registers[9][17]~q\ : std_logic;
SIGNAL \reg_file|registers[11][17]~q\ : std_logic;
SIGNAL \reg_file|Mux14~5_combout\ : std_logic;
SIGNAL \reg_file|registers[4][17]~q\ : std_logic;
SIGNAL \reg_file|registers[6][17]~q\ : std_logic;
SIGNAL \reg_file|registers[5][17]~q\ : std_logic;
SIGNAL \reg_file|registers[7][17]~q\ : std_logic;
SIGNAL \reg_file|Mux14~8_combout\ : std_logic;
SIGNAL \reg_file|registers[1][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][17]~q\ : std_logic;
SIGNAL \reg_file|registers[0][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][17]~q\ : std_logic;
SIGNAL \reg_file|registers[2][17]~q\ : std_logic;
SIGNAL \reg_file|registers[3][17]~q\ : std_logic;
SIGNAL \reg_file|Mux14~6_combout\ : std_logic;
SIGNAL \reg_file|registers[14][17]~q\ : std_logic;
SIGNAL \reg_file|registers[12][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][17]~q\ : std_logic;
SIGNAL \reg_file|registers[13][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][17]~q\ : std_logic;
SIGNAL \reg_file|registers[15][17]~q\ : std_logic;
SIGNAL \reg_file|Mux14~7_combout\ : std_logic;
SIGNAL \reg_file|Mux14~9_combout\ : std_logic;
SIGNAL \reg_file|registers[30][17]~q\ : std_logic;
SIGNAL \reg_file|registers[22][17]~q\ : std_logic;
SIGNAL \reg_file|registers[18][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][17]~q\ : std_logic;
SIGNAL \reg_file|Mux14~2_combout\ : std_logic;
SIGNAL \reg_file|registers[25][17]~q\ : std_logic;
SIGNAL \reg_file|registers[29][17]~q\ : std_logic;
SIGNAL \reg_file|registers[17][17]~q\ : std_logic;
SIGNAL \reg_file|registers[21][17]~q\ : std_logic;
SIGNAL \reg_file|Mux14~1_combout\ : std_logic;
SIGNAL \reg_file|registers[27][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[27][17]~q\ : std_logic;
SIGNAL \reg_file|registers[19][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][17]~q\ : std_logic;
SIGNAL \reg_file|registers[23][17]~q\ : std_logic;
SIGNAL \reg_file|registers[31][17]~q\ : std_logic;
SIGNAL \reg_file|Mux14~3_combout\ : std_logic;
SIGNAL \reg_file|registers[28][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][17]~q\ : std_logic;
SIGNAL \reg_file|registers[16][17]~q\ : std_logic;
SIGNAL \reg_file|registers[24][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][17]~q\ : std_logic;
SIGNAL \reg_file|registers[20][17]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[20][17]~q\ : std_logic;
SIGNAL \reg_file|Mux14~0_combout\ : std_logic;
SIGNAL \reg_file|Mux14~4_combout\ : std_logic;
SIGNAL \reg_file|Mux14~10_combout\ : std_logic;
SIGNAL \forward|Mux14~0_combout\ : std_logic;
SIGNAL \forward|Mux46~1_combout\ : std_logic;
SIGNAL \forward|Mux47~0_combout\ : std_logic;
SIGNAL \reg_file|registers[3][16]~q\ : std_logic;
SIGNAL \reg_file|registers[1][16]~q\ : std_logic;
SIGNAL \reg_file|registers[0][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][16]~q\ : std_logic;
SIGNAL \reg_file|registers[2][16]~q\ : std_logic;
SIGNAL \reg_file|Mux15~6_combout\ : std_logic;
SIGNAL \reg_file|registers[12][16]~q\ : std_logic;
SIGNAL \reg_file|registers[14][16]~q\ : std_logic;
SIGNAL \reg_file|registers[15][16]~q\ : std_logic;
SIGNAL \reg_file|registers[13][16]~q\ : std_logic;
SIGNAL \reg_file|Mux15~7_combout\ : std_logic;
SIGNAL \reg_file|registers[10][16]~q\ : std_logic;
SIGNAL \reg_file|registers[8][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][16]~q\ : std_logic;
SIGNAL \reg_file|registers[9][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][16]~q\ : std_logic;
SIGNAL \reg_file|registers[11][16]~q\ : std_logic;
SIGNAL \reg_file|Mux15~5_combout\ : std_logic;
SIGNAL \reg_file|registers[7][16]~q\ : std_logic;
SIGNAL \reg_file|registers[5][16]~q\ : std_logic;
SIGNAL \reg_file|registers[4][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][16]~q\ : std_logic;
SIGNAL \reg_file|Mux15~8_combout\ : std_logic;
SIGNAL \reg_file|Mux15~9_combout\ : std_logic;
SIGNAL \reg_file|registers[30][16]~q\ : std_logic;
SIGNAL \reg_file|registers[22][16]~q\ : std_logic;
SIGNAL \reg_file|registers[18][16]~q\ : std_logic;
SIGNAL \reg_file|registers[26][16]~q\ : std_logic;
SIGNAL \reg_file|Mux15~2_combout\ : std_logic;
SIGNAL \reg_file|registers[31][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[31][16]~q\ : std_logic;
SIGNAL \reg_file|registers[27][16]~q\ : std_logic;
SIGNAL \reg_file|registers[19][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][16]~q\ : std_logic;
SIGNAL \reg_file|registers[23][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][16]~q\ : std_logic;
SIGNAL \reg_file|Mux15~3_combout\ : std_logic;
SIGNAL \reg_file|registers[17][16]~q\ : std_logic;
SIGNAL \reg_file|registers[29][16]~q\ : std_logic;
SIGNAL \reg_file|registers[25][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][16]~q\ : std_logic;
SIGNAL \reg_file|registers[21][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[21][16]~q\ : std_logic;
SIGNAL \reg_file|Mux15~1_combout\ : std_logic;
SIGNAL \reg_file|registers[16][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[16][16]~q\ : std_logic;
SIGNAL \reg_file|registers[20][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[20][16]~q\ : std_logic;
SIGNAL \reg_file|registers[28][16]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][16]~q\ : std_logic;
SIGNAL \reg_file|registers[24][16]~q\ : std_logic;
SIGNAL \reg_file|Mux15~0_combout\ : std_logic;
SIGNAL \reg_file|Mux15~4_combout\ : std_logic;
SIGNAL \reg_file|Mux15~10_combout\ : std_logic;
SIGNAL \forward|Mux15~0_combout\ : std_logic;
SIGNAL \forward|Mux47~1_combout\ : std_logic;
SIGNAL \reg_file|registers[12][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][15]~q\ : std_logic;
SIGNAL \reg_file|registers[13][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][15]~q\ : std_logic;
SIGNAL \reg_file|registers[14][15]~q\ : std_logic;
SIGNAL \reg_file|registers[15][15]~q\ : std_logic;
SIGNAL \reg_file|Mux16~7_combout\ : std_logic;
SIGNAL \reg_file|registers[5][15]~q\ : std_logic;
SIGNAL \reg_file|registers[6][15]~q\ : std_logic;
SIGNAL \reg_file|registers[4][15]~q\ : std_logic;
SIGNAL \reg_file|registers[7][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][15]~q\ : std_logic;
SIGNAL \reg_file|Mux16~8_combout\ : std_logic;
SIGNAL \reg_file|registers[10][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[10][15]~q\ : std_logic;
SIGNAL \reg_file|registers[9][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][15]~q\ : std_logic;
SIGNAL \reg_file|registers[11][15]~q\ : std_logic;
SIGNAL \reg_file|registers[8][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][15]~q\ : std_logic;
SIGNAL \reg_file|Mux16~5_combout\ : std_logic;
SIGNAL \reg_file|registers[3][15]~q\ : std_logic;
SIGNAL \reg_file|registers[1][15]~q\ : std_logic;
SIGNAL \reg_file|registers[2][15]~q\ : std_logic;
SIGNAL \reg_file|registers[0][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][15]~q\ : std_logic;
SIGNAL \reg_file|Mux16~6_combout\ : std_logic;
SIGNAL \reg_file|Mux16~9_combout\ : std_logic;
SIGNAL \reg_file|registers[27][15]~q\ : std_logic;
SIGNAL \reg_file|registers[23][15]~q\ : std_logic;
SIGNAL \reg_file|registers[31][15]~q\ : std_logic;
SIGNAL \reg_file|registers[19][15]~q\ : std_logic;
SIGNAL \reg_file|Mux16~3_combout\ : std_logic;
SIGNAL \reg_file|registers[28][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][15]~q\ : std_logic;
SIGNAL \reg_file|registers[20][15]~q\ : std_logic;
SIGNAL \reg_file|registers[24][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][15]~q\ : std_logic;
SIGNAL \reg_file|Mux16~0_combout\ : std_logic;
SIGNAL \reg_file|registers[26][15]~q\ : std_logic;
SIGNAL \reg_file|registers[22][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][15]~q\ : std_logic;
SIGNAL \reg_file|registers[30][15]~q\ : std_logic;
SIGNAL \reg_file|registers[18][15]~q\ : std_logic;
SIGNAL \reg_file|Mux16~2_combout\ : std_logic;
SIGNAL \reg_file|registers[21][15]~q\ : std_logic;
SIGNAL \reg_file|registers[17][15]~q\ : std_logic;
SIGNAL \reg_file|registers[29][15]~q\ : std_logic;
SIGNAL \reg_file|registers[25][15]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][15]~q\ : std_logic;
SIGNAL \reg_file|Mux16~1_combout\ : std_logic;
SIGNAL \reg_file|Mux16~4_combout\ : std_logic;
SIGNAL \reg_file|Mux16~10_combout\ : std_logic;
SIGNAL \forward|Mux16~0_combout\ : std_logic;
SIGNAL \forward|Mux48~0_combout\ : std_logic;
SIGNAL \alu_main|Result~11_combout\ : std_logic;
SIGNAL \forward|Mux48~1_combout\ : std_logic;
SIGNAL \forward|Mux49~7_combout\ : std_logic;
SIGNAL \reg_file|registers[27][14]~q\ : std_logic;
SIGNAL \reg_file|registers[19][14]~q\ : std_logic;
SIGNAL \reg_file|registers[31][14]~q\ : std_logic;
SIGNAL \reg_file|registers[23][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][14]~q\ : std_logic;
SIGNAL \reg_file|Mux17~3_combout\ : std_logic;
SIGNAL \reg_file|registers[21][14]~q\ : std_logic;
SIGNAL \reg_file|registers[25][14]~q\ : std_logic;
SIGNAL \reg_file|registers[17][14]~q\ : std_logic;
SIGNAL \reg_file|registers[29][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][14]~q\ : std_logic;
SIGNAL \reg_file|Mux17~1_combout\ : std_logic;
SIGNAL \reg_file|registers[20][14]~q\ : std_logic;
SIGNAL \reg_file|registers[24][14]~q\ : std_logic;
SIGNAL \reg_file|registers[28][14]~q\ : std_logic;
SIGNAL \reg_file|registers[16][14]~q\ : std_logic;
SIGNAL \reg_file|Mux17~0_combout\ : std_logic;
SIGNAL \reg_file|registers[26][14]~q\ : std_logic;
SIGNAL \reg_file|registers[18][14]~q\ : std_logic;
SIGNAL \reg_file|registers[22][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][14]~q\ : std_logic;
SIGNAL \reg_file|registers[30][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][14]~q\ : std_logic;
SIGNAL \reg_file|Mux17~2_combout\ : std_logic;
SIGNAL \reg_file|Mux17~4_combout\ : std_logic;
SIGNAL \reg_file|registers[8][14]~q\ : std_logic;
SIGNAL \reg_file|registers[10][14]~q\ : std_logic;
SIGNAL \reg_file|registers[9][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][14]~q\ : std_logic;
SIGNAL \reg_file|Mux17~5_combout\ : std_logic;
SIGNAL \reg_file|registers[15][14]~q\ : std_logic;
SIGNAL \reg_file|registers[14][14]~q\ : std_logic;
SIGNAL \reg_file|registers[13][14]~q\ : std_logic;
SIGNAL \reg_file|registers[12][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][14]~q\ : std_logic;
SIGNAL \reg_file|Mux17~7_combout\ : std_logic;
SIGNAL \reg_file|registers[5][14]~q\ : std_logic;
SIGNAL \reg_file|registers[6][14]~q\ : std_logic;
SIGNAL \reg_file|registers[4][14]~q\ : std_logic;
SIGNAL \reg_file|registers[7][14]~q\ : std_logic;
SIGNAL \reg_file|Mux17~8_combout\ : std_logic;
SIGNAL \reg_file|registers[3][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][14]~q\ : std_logic;
SIGNAL \reg_file|registers[2][14]~q\ : std_logic;
SIGNAL \reg_file|registers[0][14]~q\ : std_logic;
SIGNAL \reg_file|registers[1][14]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][14]~q\ : std_logic;
SIGNAL \reg_file|Mux17~6_combout\ : std_logic;
SIGNAL \reg_file|Mux17~9_combout\ : std_logic;
SIGNAL \reg_file|Mux17~10_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[14]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux17~0_combout\ : std_logic;
SIGNAL \alu_main|Result~10_combout\ : std_logic;
SIGNAL \forward|Mux49~8_combout\ : std_logic;
SIGNAL \reg_file|registers[25][13]~q\ : std_logic;
SIGNAL \reg_file|registers[29][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][13]~q\ : std_logic;
SIGNAL \reg_file|registers[17][13]~q\ : std_logic;
SIGNAL \reg_file|Mux18~1_combout\ : std_logic;
SIGNAL \reg_file|registers[31][13]~q\ : std_logic;
SIGNAL \reg_file|registers[19][13]~q\ : std_logic;
SIGNAL \reg_file|registers[23][13]~q\ : std_logic;
SIGNAL \reg_file|registers[27][13]~q\ : std_logic;
SIGNAL \reg_file|Mux18~3_combout\ : std_logic;
SIGNAL \reg_file|registers[22][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][13]~q\ : std_logic;
SIGNAL \reg_file|registers[26][13]~q\ : std_logic;
SIGNAL \reg_file|registers[30][13]~q\ : std_logic;
SIGNAL \reg_file|registers[18][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][13]~q\ : std_logic;
SIGNAL \reg_file|Mux18~2_combout\ : std_logic;
SIGNAL \reg_file|registers[16][13]~q\ : std_logic;
SIGNAL \reg_file|registers[28][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][13]~q\ : std_logic;
SIGNAL \reg_file|registers[20][13]~q\ : std_logic;
SIGNAL \reg_file|registers[24][13]~q\ : std_logic;
SIGNAL \reg_file|Mux18~0_combout\ : std_logic;
SIGNAL \reg_file|Mux18~4_combout\ : std_logic;
SIGNAL \reg_file|registers[10][13]~q\ : std_logic;
SIGNAL \reg_file|registers[9][13]~q\ : std_logic;
SIGNAL \reg_file|registers[11][13]~q\ : std_logic;
SIGNAL \reg_file|registers[8][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][13]~q\ : std_logic;
SIGNAL \reg_file|Mux18~5_combout\ : std_logic;
SIGNAL \reg_file|registers[12][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][13]~q\ : std_logic;
SIGNAL \reg_file|registers[15][13]~q\ : std_logic;
SIGNAL \reg_file|registers[13][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][13]~q\ : std_logic;
SIGNAL \reg_file|registers[14][13]~q\ : std_logic;
SIGNAL \reg_file|Mux18~7_combout\ : std_logic;
SIGNAL \reg_file|registers[1][13]~q\ : std_logic;
SIGNAL \reg_file|registers[2][13]~q\ : std_logic;
SIGNAL \reg_file|registers[0][13]~q\ : std_logic;
SIGNAL \reg_file|registers[3][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][13]~q\ : std_logic;
SIGNAL \reg_file|Mux18~6_combout\ : std_logic;
SIGNAL \reg_file|registers[6][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[6][13]~q\ : std_logic;
SIGNAL \reg_file|registers[4][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][13]~q\ : std_logic;
SIGNAL \reg_file|registers[5][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[5][13]~q\ : std_logic;
SIGNAL \reg_file|registers[7][13]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][13]~q\ : std_logic;
SIGNAL \reg_file|Mux18~8_combout\ : std_logic;
SIGNAL \reg_file|Mux18~9_combout\ : std_logic;
SIGNAL \reg_file|Mux18~10_combout\ : std_logic;
SIGNAL \forward|Mux18~0_combout\ : std_logic;
SIGNAL \forward|Mux50~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~50\ : std_logic;
SIGNAL \alu_main|Add0~53_sumout\ : std_logic;
SIGNAL \forward|Mux50~0_combout\ : std_logic;
SIGNAL \alu_main|Result~9_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~13_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~11_combout\ : std_logic;
SIGNAL \alu_main|Mux13~1_combout\ : std_logic;
SIGNAL \reg_file|registers[19][21]~q\ : std_logic;
SIGNAL \reg_file|registers[27][21]~q\ : std_logic;
SIGNAL \reg_file|registers[23][21]~q\ : std_logic;
SIGNAL \reg_file|registers[31][21]~q\ : std_logic;
SIGNAL \reg_file|Mux10~3_combout\ : std_logic;
SIGNAL \reg_file|registers[22][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][21]~q\ : std_logic;
SIGNAL \reg_file|registers[18][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][21]~q\ : std_logic;
SIGNAL \reg_file|registers[30][21]~q\ : std_logic;
SIGNAL \reg_file|registers[26][21]~q\ : std_logic;
SIGNAL \reg_file|Mux10~2_combout\ : std_logic;
SIGNAL \reg_file|registers[29][21]~q\ : std_logic;
SIGNAL \reg_file|registers[25][21]~q\ : std_logic;
SIGNAL \reg_file|registers[17][21]~q\ : std_logic;
SIGNAL \reg_file|registers[21][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[21][21]~q\ : std_logic;
SIGNAL \reg_file|Mux10~1_combout\ : std_logic;
SIGNAL \reg_file|registers[16][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[16][21]~q\ : std_logic;
SIGNAL \reg_file|registers[20][21]~q\ : std_logic;
SIGNAL \reg_file|registers[28][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][21]~q\ : std_logic;
SIGNAL \reg_file|Mux10~0_combout\ : std_logic;
SIGNAL \reg_file|Mux10~4_combout\ : std_logic;
SIGNAL \reg_file|registers[11][21]~q\ : std_logic;
SIGNAL \reg_file|registers[9][21]~q\ : std_logic;
SIGNAL \reg_file|registers[10][21]~q\ : std_logic;
SIGNAL \reg_file|registers[8][21]~q\ : std_logic;
SIGNAL \reg_file|Mux10~5_combout\ : std_logic;
SIGNAL \reg_file|registers[6][21]~q\ : std_logic;
SIGNAL \reg_file|registers[4][21]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][21]~q\ : std_logic;
SIGNAL \reg_file|registers[5][21]~q\ : std_logic;
SIGNAL \reg_file|registers[7][21]~q\ : std_logic;
SIGNAL \reg_file|Mux10~8_combout\ : std_logic;
SIGNAL \reg_file|registers[2][21]~q\ : std_logic;
SIGNAL \reg_file|registers[0][21]~q\ : std_logic;
SIGNAL \reg_file|registers[1][21]~q\ : std_logic;
SIGNAL \reg_file|registers[3][21]~q\ : std_logic;
SIGNAL \reg_file|Mux10~6_combout\ : std_logic;
SIGNAL \reg_file|registers[12][21]~q\ : std_logic;
SIGNAL \reg_file|registers[13][21]~q\ : std_logic;
SIGNAL \reg_file|registers[14][21]~q\ : std_logic;
SIGNAL \reg_file|registers[15][21]~q\ : std_logic;
SIGNAL \reg_file|Mux10~7_combout\ : std_logic;
SIGNAL \reg_file|Mux10~9_combout\ : std_logic;
SIGNAL \reg_file|Mux10~10_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[21]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux10~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \alu_main|Mux21~0_combout\ : std_logic;
SIGNAL \alu_main|Mux30~0_combout\ : std_logic;
SIGNAL \mux_jal|output[24]~24_combout\ : std_logic;
SIGNAL \reg_file|registers[2][24]~q\ : std_logic;
SIGNAL \reg_file|registers[1][24]~q\ : std_logic;
SIGNAL \reg_file|registers[3][24]~q\ : std_logic;
SIGNAL \reg_file|registers[0][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][24]~q\ : std_logic;
SIGNAL \reg_file|Mux7~6_combout\ : std_logic;
SIGNAL \reg_file|registers[8][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][24]~q\ : std_logic;
SIGNAL \reg_file|registers[10][24]~q\ : std_logic;
SIGNAL \reg_file|registers[11][24]~q\ : std_logic;
SIGNAL \reg_file|registers[9][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][24]~q\ : std_logic;
SIGNAL \reg_file|Mux7~5_combout\ : std_logic;
SIGNAL \reg_file|registers[5][24]~q\ : std_logic;
SIGNAL \reg_file|registers[6][24]~q\ : std_logic;
SIGNAL \reg_file|registers[4][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][24]~q\ : std_logic;
SIGNAL \reg_file|registers[7][24]~q\ : std_logic;
SIGNAL \reg_file|Mux7~8_combout\ : std_logic;
SIGNAL \reg_file|registers[13][24]~q\ : std_logic;
SIGNAL \reg_file|registers[14][24]~q\ : std_logic;
SIGNAL \reg_file|registers[12][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][24]~q\ : std_logic;
SIGNAL \reg_file|registers[15][24]~q\ : std_logic;
SIGNAL \reg_file|Mux7~7_combout\ : std_logic;
SIGNAL \reg_file|Mux7~9_combout\ : std_logic;
SIGNAL \reg_file|registers[29][24]~q\ : std_logic;
SIGNAL \reg_file|registers[25][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][24]~q\ : std_logic;
SIGNAL \reg_file|registers[17][24]~q\ : std_logic;
SIGNAL \reg_file|registers[21][24]~q\ : std_logic;
SIGNAL \reg_file|Mux7~1_combout\ : std_logic;
SIGNAL \reg_file|registers[27][24]~q\ : std_logic;
SIGNAL \reg_file|registers[23][24]~q\ : std_logic;
SIGNAL \reg_file|registers[19][24]~q\ : std_logic;
SIGNAL \reg_file|registers[31][24]~q\ : std_logic;
SIGNAL \reg_file|Mux7~3_combout\ : std_logic;
SIGNAL \reg_file|registers[16][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[16][24]~q\ : std_logic;
SIGNAL \reg_file|registers[20][24]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[20][24]~q\ : std_logic;
SIGNAL \reg_file|registers[28][24]~q\ : std_logic;
SIGNAL \reg_file|registers[24][24]~q\ : std_logic;
SIGNAL \reg_file|Mux7~0_combout\ : std_logic;
SIGNAL \reg_file|registers[26][24]~q\ : std_logic;
SIGNAL \reg_file|registers[18][24]~q\ : std_logic;
SIGNAL \reg_file|registers[30][24]~q\ : std_logic;
SIGNAL \reg_file|registers[22][24]~q\ : std_logic;
SIGNAL \reg_file|Mux7~2_combout\ : std_logic;
SIGNAL \reg_file|Mux7~4_combout\ : std_logic;
SIGNAL \reg_file|Mux7~10_combout\ : std_logic;
SIGNAL \forward|Mux7~0_combout\ : std_logic;
SIGNAL \reg_file|Mux39~5_combout\ : std_logic;
SIGNAL \reg_file|Mux39~6_combout\ : std_logic;
SIGNAL \reg_file|Mux39~8_combout\ : std_logic;
SIGNAL \reg_file|Mux39~7_combout\ : std_logic;
SIGNAL \reg_file|Mux39~9_combout\ : std_logic;
SIGNAL \reg_file|Mux39~1_combout\ : std_logic;
SIGNAL \reg_file|Mux39~3_combout\ : std_logic;
SIGNAL \reg_file|Mux39~2_combout\ : std_logic;
SIGNAL \reg_file|Mux39~0_combout\ : std_logic;
SIGNAL \reg_file|Mux39~4_combout\ : std_logic;
SIGNAL \reg_file|Mux39~10_combout\ : std_logic;
SIGNAL \forward|Mux39~1_combout\ : std_logic;
SIGNAL \forward|Mux40~1_combout\ : std_logic;
SIGNAL \reg_file|registers[17][22]~q\ : std_logic;
SIGNAL \reg_file|registers[21][22]~q\ : std_logic;
SIGNAL \reg_file|registers[29][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][22]~q\ : std_logic;
SIGNAL \reg_file|registers[25][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][22]~q\ : std_logic;
SIGNAL \reg_file|Mux41~1_combout\ : std_logic;
SIGNAL \reg_file|registers[27][22]~q\ : std_logic;
SIGNAL \reg_file|registers[31][22]~q\ : std_logic;
SIGNAL \reg_file|registers[23][22]~q\ : std_logic;
SIGNAL \reg_file|Mux41~3_combout\ : std_logic;
SIGNAL \reg_file|registers[28][22]~q\ : std_logic;
SIGNAL \reg_file|registers[16][22]~q\ : std_logic;
SIGNAL \reg_file|registers[24][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][22]~q\ : std_logic;
SIGNAL \reg_file|registers[20][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[20][22]~q\ : std_logic;
SIGNAL \reg_file|Mux41~0_combout\ : std_logic;
SIGNAL \reg_file|registers[18][22]~q\ : std_logic;
SIGNAL \reg_file|registers[30][22]~q\ : std_logic;
SIGNAL \reg_file|registers[22][22]~q\ : std_logic;
SIGNAL \reg_file|registers[26][22]~q\ : std_logic;
SIGNAL \reg_file|Mux41~2_combout\ : std_logic;
SIGNAL \reg_file|Mux41~4_combout\ : std_logic;
SIGNAL \reg_file|registers[9][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][22]~q\ : std_logic;
SIGNAL \reg_file|registers[10][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[10][22]~q\ : std_logic;
SIGNAL \reg_file|registers[8][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][22]~q\ : std_logic;
SIGNAL \reg_file|registers[11][22]~q\ : std_logic;
SIGNAL \reg_file|Mux41~5_combout\ : std_logic;
SIGNAL \reg_file|registers[15][22]~q\ : std_logic;
SIGNAL \reg_file|registers[14][22]~q\ : std_logic;
SIGNAL \reg_file|registers[12][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][22]~q\ : std_logic;
SIGNAL \reg_file|registers[13][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][22]~q\ : std_logic;
SIGNAL \reg_file|Mux41~7_combout\ : std_logic;
SIGNAL \reg_file|registers[6][22]~q\ : std_logic;
SIGNAL \reg_file|registers[5][22]~q\ : std_logic;
SIGNAL \reg_file|registers[4][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][22]~q\ : std_logic;
SIGNAL \reg_file|registers[7][22]~q\ : std_logic;
SIGNAL \reg_file|Mux41~8_combout\ : std_logic;
SIGNAL \reg_file|registers[2][22]~q\ : std_logic;
SIGNAL \reg_file|registers[3][22]~q\ : std_logic;
SIGNAL \reg_file|registers[1][22]~q\ : std_logic;
SIGNAL \reg_file|registers[0][22]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][22]~q\ : std_logic;
SIGNAL \reg_file|Mux41~6_combout\ : std_logic;
SIGNAL \reg_file|Mux41~9_combout\ : std_logic;
SIGNAL \reg_file|Mux41~10_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[22]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux41~0_combout\ : std_logic;
SIGNAL \forward|Mux42~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~82\ : std_logic;
SIGNAL \alu_main|Add0~86\ : std_logic;
SIGNAL \alu_main|Add0~89_sumout\ : std_logic;
SIGNAL \alu_main|Mux22~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~21_combout\ : std_logic;
SIGNAL \mux_jal|output[25]~25_combout\ : std_logic;
SIGNAL \reg_file|registers[29][25]~q\ : std_logic;
SIGNAL \reg_file|registers[21][25]~q\ : std_logic;
SIGNAL \reg_file|registers[17][25]~q\ : std_logic;
SIGNAL \reg_file|registers[25][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][25]~q\ : std_logic;
SIGNAL \reg_file|Mux6~1_combout\ : std_logic;
SIGNAL \reg_file|registers[26][25]~q\ : std_logic;
SIGNAL \reg_file|registers[30][25]~q\ : std_logic;
SIGNAL \reg_file|registers[18][25]~q\ : std_logic;
SIGNAL \reg_file|registers[22][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][25]~q\ : std_logic;
SIGNAL \reg_file|Mux6~2_combout\ : std_logic;
SIGNAL \reg_file|registers[16][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[16][25]~q\ : std_logic;
SIGNAL \reg_file|registers[20][25]~q\ : std_logic;
SIGNAL \reg_file|registers[24][25]~q\ : std_logic;
SIGNAL \reg_file|registers[28][25]~q\ : std_logic;
SIGNAL \reg_file|Mux6~0_combout\ : std_logic;
SIGNAL \reg_file|registers[31][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[31][25]~q\ : std_logic;
SIGNAL \reg_file|registers[19][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][25]~q\ : std_logic;
SIGNAL \reg_file|registers[27][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[27][25]~q\ : std_logic;
SIGNAL \reg_file|registers[23][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][25]~q\ : std_logic;
SIGNAL \reg_file|Mux6~3_combout\ : std_logic;
SIGNAL \reg_file|Mux6~4_combout\ : std_logic;
SIGNAL \reg_file|registers[8][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][25]~q\ : std_logic;
SIGNAL \reg_file|registers[9][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][25]~q\ : std_logic;
SIGNAL \reg_file|registers[11][25]~q\ : std_logic;
SIGNAL \reg_file|registers[10][25]~q\ : std_logic;
SIGNAL \reg_file|Mux6~5_combout\ : std_logic;
SIGNAL \reg_file|registers[12][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][25]~q\ : std_logic;
SIGNAL \reg_file|registers[14][25]~q\ : std_logic;
SIGNAL \reg_file|registers[15][25]~q\ : std_logic;
SIGNAL \reg_file|registers[13][25]~q\ : std_logic;
SIGNAL \reg_file|Mux6~7_combout\ : std_logic;
SIGNAL \reg_file|registers[6][25]~q\ : std_logic;
SIGNAL \reg_file|registers[4][25]~q\ : std_logic;
SIGNAL \reg_file|registers[5][25]~q\ : std_logic;
SIGNAL \reg_file|registers[7][25]~q\ : std_logic;
SIGNAL \reg_file|Mux6~8_combout\ : std_logic;
SIGNAL \reg_file|registers[3][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[3][25]~q\ : std_logic;
SIGNAL \reg_file|registers[1][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][25]~q\ : std_logic;
SIGNAL \reg_file|registers[2][25]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[2][25]~q\ : std_logic;
SIGNAL \reg_file|registers[0][25]~q\ : std_logic;
SIGNAL \reg_file|Mux6~6_combout\ : std_logic;
SIGNAL \reg_file|Mux6~9_combout\ : std_logic;
SIGNAL \reg_file|Mux6~10_combout\ : std_logic;
SIGNAL \forward|Mux6~0_combout\ : std_logic;
SIGNAL \reg_file|Mux38~5_combout\ : std_logic;
SIGNAL \reg_file|Mux38~8_combout\ : std_logic;
SIGNAL \reg_file|Mux38~7_combout\ : std_logic;
SIGNAL \reg_file|Mux38~6_combout\ : std_logic;
SIGNAL \reg_file|Mux38~9_combout\ : std_logic;
SIGNAL \reg_file|Mux38~1_combout\ : std_logic;
SIGNAL \reg_file|Mux38~0_combout\ : std_logic;
SIGNAL \reg_file|Mux38~2_combout\ : std_logic;
SIGNAL \reg_file|Mux38~3_combout\ : std_logic;
SIGNAL \reg_file|Mux38~4_combout\ : std_logic;
SIGNAL \reg_file|Mux38~10_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[25]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux38~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~98\ : std_logic;
SIGNAL \alu_main|Add0~101_sumout\ : std_logic;
SIGNAL \alu_main|Mux25~4_combout\ : std_logic;
SIGNAL \reg_file|registers[17][26]~q\ : std_logic;
SIGNAL \reg_file|registers[21][26]~q\ : std_logic;
SIGNAL \reg_file|registers[25][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][26]~q\ : std_logic;
SIGNAL \reg_file|Mux5~1_combout\ : std_logic;
SIGNAL \reg_file|registers[19][26]~q\ : std_logic;
SIGNAL \reg_file|registers[23][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][26]~q\ : std_logic;
SIGNAL \reg_file|registers[27][26]~q\ : std_logic;
SIGNAL \reg_file|registers[31][26]~q\ : std_logic;
SIGNAL \reg_file|Mux5~3_combout\ : std_logic;
SIGNAL \reg_file|registers[22][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][26]~q\ : std_logic;
SIGNAL \reg_file|registers[26][26]~q\ : std_logic;
SIGNAL \reg_file|registers[18][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][26]~q\ : std_logic;
SIGNAL \reg_file|registers[30][26]~q\ : std_logic;
SIGNAL \reg_file|Mux5~2_combout\ : std_logic;
SIGNAL \reg_file|registers[16][26]~q\ : std_logic;
SIGNAL \reg_file|registers[28][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][26]~q\ : std_logic;
SIGNAL \reg_file|registers[20][26]~q\ : std_logic;
SIGNAL \reg_file|registers[24][26]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][26]~q\ : std_logic;
SIGNAL \reg_file|Mux5~0_combout\ : std_logic;
SIGNAL \reg_file|Mux5~4_combout\ : std_logic;
SIGNAL \reg_file|registers[11][26]~q\ : std_logic;
SIGNAL \reg_file|registers[10][26]~q\ : std_logic;
SIGNAL \reg_file|registers[8][26]~q\ : std_logic;
SIGNAL \reg_file|registers[9][26]~q\ : std_logic;
SIGNAL \reg_file|Mux5~5_combout\ : std_logic;
SIGNAL \reg_file|registers[15][26]~q\ : std_logic;
SIGNAL \reg_file|registers[12][26]~q\ : std_logic;
SIGNAL \reg_file|registers[14][26]~q\ : std_logic;
SIGNAL \reg_file|registers[13][26]~q\ : std_logic;
SIGNAL \reg_file|Mux5~7_combout\ : std_logic;
SIGNAL \reg_file|registers[6][26]~q\ : std_logic;
SIGNAL \reg_file|registers[7][26]~q\ : std_logic;
SIGNAL \reg_file|registers[4][26]~q\ : std_logic;
SIGNAL \reg_file|registers[5][26]~q\ : std_logic;
SIGNAL \reg_file|Mux5~8_combout\ : std_logic;
SIGNAL \reg_file|registers[3][26]~q\ : std_logic;
SIGNAL \reg_file|registers[2][26]~q\ : std_logic;
SIGNAL \reg_file|registers[1][26]~q\ : std_logic;
SIGNAL \reg_file|registers[0][26]~q\ : std_logic;
SIGNAL \reg_file|Mux5~6_combout\ : std_logic;
SIGNAL \reg_file|Mux5~9_combout\ : std_logic;
SIGNAL \reg_file|Mux5~10_combout\ : std_logic;
SIGNAL \forward|Mux5~0_combout\ : std_logic;
SIGNAL \forward|Mux37~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~102\ : std_logic;
SIGNAL \alu_main|Add0~105_sumout\ : std_logic;
SIGNAL \alu_main|Mux26~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \alu_main|Mux26~0_combout\ : std_logic;
SIGNAL \alu_main|Mux19~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \mux_jal|output[27]~27_combout\ : std_logic;
SIGNAL \reg_file|registers[3][27]~q\ : std_logic;
SIGNAL \reg_file|registers[2][27]~q\ : std_logic;
SIGNAL \reg_file|registers[0][27]~q\ : std_logic;
SIGNAL \reg_file|registers[1][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][27]~q\ : std_logic;
SIGNAL \reg_file|Mux4~6_combout\ : std_logic;
SIGNAL \reg_file|registers[11][27]~q\ : std_logic;
SIGNAL \reg_file|registers[10][27]~q\ : std_logic;
SIGNAL \reg_file|registers[9][27]~q\ : std_logic;
SIGNAL \reg_file|registers[8][27]~q\ : std_logic;
SIGNAL \reg_file|Mux4~5_combout\ : std_logic;
SIGNAL \reg_file|registers[15][27]~q\ : std_logic;
SIGNAL \reg_file|registers[14][27]~q\ : std_logic;
SIGNAL \reg_file|registers[12][27]~q\ : std_logic;
SIGNAL \reg_file|registers[13][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][27]~q\ : std_logic;
SIGNAL \reg_file|Mux4~7_combout\ : std_logic;
SIGNAL \reg_file|registers[5][27]~q\ : std_logic;
SIGNAL \reg_file|registers[6][27]~q\ : std_logic;
SIGNAL \reg_file|registers[4][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][27]~q\ : std_logic;
SIGNAL \reg_file|registers[7][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][27]~q\ : std_logic;
SIGNAL \reg_file|Mux4~8_combout\ : std_logic;
SIGNAL \reg_file|Mux4~9_combout\ : std_logic;
SIGNAL \reg_file|registers[17][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[17][27]~q\ : std_logic;
SIGNAL \reg_file|registers[25][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][27]~q\ : std_logic;
SIGNAL \reg_file|registers[29][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][27]~q\ : std_logic;
SIGNAL \reg_file|registers[21][27]~q\ : std_logic;
SIGNAL \reg_file|Mux4~1_combout\ : std_logic;
SIGNAL \reg_file|registers[22][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][27]~q\ : std_logic;
SIGNAL \reg_file|registers[30][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[30][27]~q\ : std_logic;
SIGNAL \reg_file|registers[18][27]~q\ : std_logic;
SIGNAL \reg_file|registers[26][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[26][27]~q\ : std_logic;
SIGNAL \reg_file|Mux4~2_combout\ : std_logic;
SIGNAL \reg_file|registers[31][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[31][27]~q\ : std_logic;
SIGNAL \reg_file|registers[19][27]~q\ : std_logic;
SIGNAL \reg_file|registers[27][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[27][27]~q\ : std_logic;
SIGNAL \reg_file|registers[23][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][27]~q\ : std_logic;
SIGNAL \reg_file|Mux4~3_combout\ : std_logic;
SIGNAL \reg_file|registers[28][27]~q\ : std_logic;
SIGNAL \reg_file|registers[16][27]~q\ : std_logic;
SIGNAL \reg_file|registers[20][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[20][27]~q\ : std_logic;
SIGNAL \reg_file|registers[24][27]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][27]~q\ : std_logic;
SIGNAL \reg_file|Mux4~0_combout\ : std_logic;
SIGNAL \reg_file|Mux4~4_combout\ : std_logic;
SIGNAL \reg_file|Mux4~10_combout\ : std_logic;
SIGNAL \forward|Mux4~0_combout\ : std_logic;
SIGNAL \reg_file|Mux36~7_combout\ : std_logic;
SIGNAL \reg_file|Mux36~5_combout\ : std_logic;
SIGNAL \reg_file|Mux36~6_combout\ : std_logic;
SIGNAL \reg_file|Mux36~8_combout\ : std_logic;
SIGNAL \reg_file|Mux36~9_combout\ : std_logic;
SIGNAL \reg_file|Mux36~2_combout\ : std_logic;
SIGNAL \reg_file|Mux36~0_combout\ : std_logic;
SIGNAL \reg_file|Mux36~1_combout\ : std_logic;
SIGNAL \reg_file|Mux36~3_combout\ : std_logic;
SIGNAL \reg_file|Mux36~4_combout\ : std_logic;
SIGNAL \reg_file|Mux36~10_combout\ : std_logic;
SIGNAL \forward|Mux36~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~106\ : std_logic;
SIGNAL \alu_main|Add0~109_sumout\ : std_logic;
SIGNAL \alu_main|Mux27~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~28_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~41_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \alu_main|Mux27~0_combout\ : std_logic;
SIGNAL \alu_main|Mux19~11_combout\ : std_logic;
SIGNAL \alu_main|Mux5~9_combout\ : std_logic;
SIGNAL \alu_main|Mux19~2_combout\ : std_logic;
SIGNAL \alu_main|Mux19~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~56_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~40_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~50_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~70_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~12_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~57_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~46_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~47_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~82_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~20_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~39_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~42_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~31_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~62_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~52_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~26_combout\ : std_logic;
SIGNAL \alu_main|Mux27~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~54_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~53_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~47_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~48_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~26_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~38_combout\ : std_logic;
SIGNAL \alu_main|Mux27~2_combout\ : std_logic;
SIGNAL \alu_main|Mux27~3_combout\ : std_logic;
SIGNAL \alu_main|Mux27~5_combout\ : std_logic;
SIGNAL \forward|Mux36~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~20_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~40_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~24_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~37_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~55_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~58_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~30_combout\ : std_logic;
SIGNAL \alu_main|Mux26~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~51_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~19_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~18_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~37_combout\ : std_logic;
SIGNAL \alu_main|Mux26~2_combout\ : std_logic;
SIGNAL \alu_main|Mux26~3_combout\ : std_logic;
SIGNAL \alu_main|Mux26~5_combout\ : std_logic;
SIGNAL \mux_jal|output[26]~26_combout\ : std_logic;
SIGNAL \reg_file|registers[29][26]~q\ : std_logic;
SIGNAL \reg_file|Mux37~1_combout\ : std_logic;
SIGNAL \reg_file|Mux37~3_combout\ : std_logic;
SIGNAL \reg_file|Mux37~0_combout\ : std_logic;
SIGNAL \reg_file|Mux37~2_combout\ : std_logic;
SIGNAL \reg_file|Mux37~4_combout\ : std_logic;
SIGNAL \reg_file|Mux37~5_combout\ : std_logic;
SIGNAL \reg_file|Mux37~7_combout\ : std_logic;
SIGNAL \reg_file|Mux37~8_combout\ : std_logic;
SIGNAL \reg_file|Mux37~6_combout\ : std_logic;
SIGNAL \reg_file|Mux37~9_combout\ : std_logic;
SIGNAL \reg_file|Mux37~10_combout\ : std_logic;
SIGNAL \forward|Mux37~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~12_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~39_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \alu_main|Mux25~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~16_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~17_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~29_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~22_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~35_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~41_combout\ : std_logic;
SIGNAL \alu_main|Mux25~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~10_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~36_combout\ : std_logic;
SIGNAL \alu_main|Mux25~2_combout\ : std_logic;
SIGNAL \alu_main|Mux25~3_combout\ : std_logic;
SIGNAL \alu_main|Mux25~5_combout\ : std_logic;
SIGNAL \forward|Mux38~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~19_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~36_combout\ : std_logic;
SIGNAL \alu_main|Mux22~0_combout\ : std_logic;
SIGNAL \alu_main|Mux22~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~17_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~33_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~11_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~45_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~44_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~86_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~36_combout\ : std_logic;
SIGNAL \alu_main|Mux22~2_combout\ : std_logic;
SIGNAL \alu_main|Mux22~3_combout\ : std_logic;
SIGNAL \alu_main|Mux22~5_combout\ : std_logic;
SIGNAL \forward|Mux41~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~90\ : std_logic;
SIGNAL \alu_main|Add0~94\ : std_logic;
SIGNAL \alu_main|Add0~97_sumout\ : std_logic;
SIGNAL \alu_main|Mux24~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~2_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~38_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \alu_main|Mux24~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~48_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~15_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~13_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~78_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~40_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~51_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~66_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~54_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~53_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~28_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~33_combout\ : std_logic;
SIGNAL \alu_main|Mux24~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~46_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~45_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~2_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~44_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~62_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~52_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~35_combout\ : std_logic;
SIGNAL \alu_main|Mux24~2_combout\ : std_logic;
SIGNAL \alu_main|Mux24~3_combout\ : std_logic;
SIGNAL \alu_main|Mux24~5_combout\ : std_logic;
SIGNAL \forward|Mux39~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~11_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~35_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~34_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~32_combout\ : std_logic;
SIGNAL \alu_main|Mux21~1_combout\ : std_logic;
SIGNAL \alu_main|Mux21~2_combout\ : std_logic;
SIGNAL \alu_main|Mux21~3_combout\ : std_logic;
SIGNAL \alu_main|Add0~85_sumout\ : std_logic;
SIGNAL \alu_main|Mux21~4_combout\ : std_logic;
SIGNAL \alu_main|Mux21~5_combout\ : std_logic;
SIGNAL \mux_jal|output[21]~21_combout\ : std_logic;
SIGNAL \reg_file|registers[24][21]~q\ : std_logic;
SIGNAL \reg_file|Mux42~0_combout\ : std_logic;
SIGNAL \reg_file|Mux42~3_combout\ : std_logic;
SIGNAL \reg_file|Mux42~2_combout\ : std_logic;
SIGNAL \reg_file|Mux42~1_combout\ : std_logic;
SIGNAL \reg_file|Mux42~4_combout\ : std_logic;
SIGNAL \reg_file|Mux42~7_combout\ : std_logic;
SIGNAL \reg_file|Mux42~6_combout\ : std_logic;
SIGNAL \reg_file|Mux42~5_combout\ : std_logic;
SIGNAL \reg_file|Mux42~8_combout\ : std_logic;
SIGNAL \reg_file|Mux42~9_combout\ : std_logic;
SIGNAL \reg_file|Mux42~10_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[21]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux42~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~9_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~15_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~8_combout\ : std_logic;
SIGNAL \alu_main|Mux13~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~17_combout\ : std_logic;
SIGNAL \alu_main|Mux13~2_combout\ : std_logic;
SIGNAL \alu_main|Mux13~3_combout\ : std_logic;
SIGNAL \alu_main|Mux13~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~23_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \alu_main|Mux13~5_combout\ : std_logic;
SIGNAL \alu_main|Mux13~6_combout\ : std_logic;
SIGNAL \mux_jal|output[13]~13_combout\ : std_logic;
SIGNAL \reg_file|registers[21][13]~q\ : std_logic;
SIGNAL \reg_file|Mux50~1_combout\ : std_logic;
SIGNAL \reg_file|Mux50~3_combout\ : std_logic;
SIGNAL \reg_file|Mux50~0_combout\ : std_logic;
SIGNAL \reg_file|Mux50~2_combout\ : std_logic;
SIGNAL \reg_file|Mux50~4_combout\ : std_logic;
SIGNAL \reg_file|Mux50~6_combout\ : std_logic;
SIGNAL \reg_file|Mux50~5_combout\ : std_logic;
SIGNAL \reg_file|Mux50~7_combout\ : std_logic;
SIGNAL \reg_file|Mux50~8_combout\ : std_logic;
SIGNAL \reg_file|Mux50~9_combout\ : std_logic;
SIGNAL \reg_file|Mux50~10_combout\ : std_logic;
SIGNAL \alu_main|Add0~54\ : std_logic;
SIGNAL \alu_main|Add0~57_sumout\ : std_logic;
SIGNAL \alu_main|Mux14~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~18_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~25_combout\ : std_logic;
SIGNAL \alu_main|Mux14~2_combout\ : std_logic;
SIGNAL \alu_main|Mux14~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~23_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~16_combout\ : std_logic;
SIGNAL \alu_main|Mux14~0_combout\ : std_logic;
SIGNAL \alu_main|Mux14~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~25_combout\ : std_logic;
SIGNAL \alu_main|Mux14~5_combout\ : std_logic;
SIGNAL \alu_main|Mux14~6_combout\ : std_logic;
SIGNAL \mux_jal|output[14]~14_combout\ : std_logic;
SIGNAL \reg_file|registers[11][14]~q\ : std_logic;
SIGNAL \reg_file|Mux49~5_combout\ : std_logic;
SIGNAL \reg_file|Mux49~6_combout\ : std_logic;
SIGNAL \reg_file|Mux49~7_combout\ : std_logic;
SIGNAL \reg_file|Mux49~8_combout\ : std_logic;
SIGNAL \reg_file|Mux49~9_combout\ : std_logic;
SIGNAL \reg_file|Mux49~1_combout\ : std_logic;
SIGNAL \reg_file|Mux49~3_combout\ : std_logic;
SIGNAL \reg_file|Mux49~2_combout\ : std_logic;
SIGNAL \reg_file|Mux49~0_combout\ : std_logic;
SIGNAL \reg_file|Mux49~4_combout\ : std_logic;
SIGNAL \reg_file|Mux49~10_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[14]~feeder_combout\ : std_logic;
SIGNAL \alu_main|Add0~58\ : std_logic;
SIGNAL \alu_main|Add0~61_sumout\ : std_logic;
SIGNAL \alu_main|Mux15~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~25_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~24_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~30_combout\ : std_logic;
SIGNAL \alu_main|Mux15~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~26_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~33_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~27_combout\ : std_logic;
SIGNAL \alu_main|Mux15~2_combout\ : std_logic;
SIGNAL \alu_main|Mux15~3_combout\ : std_logic;
SIGNAL \alu_main|Mux15~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~27_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \alu_main|Mux15~5_combout\ : std_logic;
SIGNAL \alu_main|Mux15~6_combout\ : std_logic;
SIGNAL \mux_jal|output[15]~15_combout\ : std_logic;
SIGNAL \reg_file|registers[16][15]~q\ : std_logic;
SIGNAL \reg_file|Mux48~0_combout\ : std_logic;
SIGNAL \reg_file|Mux48~3_combout\ : std_logic;
SIGNAL \reg_file|Mux48~2_combout\ : std_logic;
SIGNAL \reg_file|Mux48~1_combout\ : std_logic;
SIGNAL \reg_file|Mux48~4_combout\ : std_logic;
SIGNAL \reg_file|Mux48~8_combout\ : std_logic;
SIGNAL \reg_file|Mux48~7_combout\ : std_logic;
SIGNAL \reg_file|Mux48~5_combout\ : std_logic;
SIGNAL \reg_file|Mux48~6_combout\ : std_logic;
SIGNAL \reg_file|Mux48~9_combout\ : std_logic;
SIGNAL \reg_file|Mux48~10_combout\ : std_logic;
SIGNAL \alu_main|Add0~62\ : std_logic;
SIGNAL \alu_main|Add0~65_sumout\ : std_logic;
SIGNAL \alu_main|Mux16~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \alu_main|Mux16~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~3_combout\ : std_logic;
SIGNAL \alu_main|Mux16~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~0_combout\ : std_logic;
SIGNAL \alu_main|Mux16~2_combout\ : std_logic;
SIGNAL \alu_main|Mux16~3_combout\ : std_logic;
SIGNAL \alu_main|Mux16~5_combout\ : std_logic;
SIGNAL \mux_jal|output[16]~16_combout\ : std_logic;
SIGNAL \reg_file|registers[6][16]~q\ : std_logic;
SIGNAL \reg_file|Mux47~8_combout\ : std_logic;
SIGNAL \reg_file|Mux47~6_combout\ : std_logic;
SIGNAL \reg_file|Mux47~7_combout\ : std_logic;
SIGNAL \reg_file|Mux47~5_combout\ : std_logic;
SIGNAL \reg_file|Mux47~9_combout\ : std_logic;
SIGNAL \reg_file|Mux47~2_combout\ : std_logic;
SIGNAL \reg_file|Mux47~1_combout\ : std_logic;
SIGNAL \reg_file|Mux47~3_combout\ : std_logic;
SIGNAL \reg_file|Mux47~0_combout\ : std_logic;
SIGNAL \reg_file|Mux47~4_combout\ : std_logic;
SIGNAL \reg_file|Mux47~10_combout\ : std_logic;
SIGNAL \alu_main|Add0~66\ : std_logic;
SIGNAL \alu_main|Add0~69_sumout\ : std_logic;
SIGNAL \alu_main|Mux17~4_combout\ : std_logic;
SIGNAL \alu_main|Mux17~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~14_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~12_combout\ : std_logic;
SIGNAL \alu_main|Mux17~1_combout\ : std_logic;
SIGNAL \alu_main|Mux17~2_combout\ : std_logic;
SIGNAL \alu_main|Mux17~3_combout\ : std_logic;
SIGNAL \alu_main|Mux17~5_combout\ : std_logic;
SIGNAL \mux_jal|output[17]~17_combout\ : std_logic;
SIGNAL \reg_file|registers[26][17]~q\ : std_logic;
SIGNAL \reg_file|Mux46~2_combout\ : std_logic;
SIGNAL \reg_file|Mux46~1_combout\ : std_logic;
SIGNAL \reg_file|Mux46~3_combout\ : std_logic;
SIGNAL \reg_file|Mux46~0_combout\ : std_logic;
SIGNAL \reg_file|Mux46~4_combout\ : std_logic;
SIGNAL \reg_file|Mux46~5_combout\ : std_logic;
SIGNAL \reg_file|Mux46~7_combout\ : std_logic;
SIGNAL \reg_file|Mux46~8_combout\ : std_logic;
SIGNAL \reg_file|Mux46~6_combout\ : std_logic;
SIGNAL \reg_file|Mux46~9_combout\ : std_logic;
SIGNAL \reg_file|Mux46~10_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[17]~feeder_combout\ : std_logic;
SIGNAL \alu_main|Add0~70\ : std_logic;
SIGNAL \alu_main|Add0~73_sumout\ : std_logic;
SIGNAL \alu_main|Mux18~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \alu_main|Mux18~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~22_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~20_combout\ : std_logic;
SIGNAL \alu_main|Mux18~1_combout\ : std_logic;
SIGNAL \alu_main|Mux18~2_combout\ : std_logic;
SIGNAL \alu_main|Mux18~3_combout\ : std_logic;
SIGNAL \alu_main|Mux18~5_combout\ : std_logic;
SIGNAL \mux_jal|output[18]~18_combout\ : std_logic;
SIGNAL \reg_file|registers[11][18]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][18]~q\ : std_logic;
SIGNAL \reg_file|Mux45~5_combout\ : std_logic;
SIGNAL \reg_file|Mux45~7_combout\ : std_logic;
SIGNAL \reg_file|Mux45~6_combout\ : std_logic;
SIGNAL \reg_file|Mux45~8_combout\ : std_logic;
SIGNAL \reg_file|Mux45~9_combout\ : std_logic;
SIGNAL \reg_file|Mux45~3_combout\ : std_logic;
SIGNAL \reg_file|Mux45~1_combout\ : std_logic;
SIGNAL \reg_file|Mux45~0_combout\ : std_logic;
SIGNAL \reg_file|Mux45~2_combout\ : std_logic;
SIGNAL \reg_file|Mux45~4_combout\ : std_logic;
SIGNAL \reg_file|Mux45~10_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[18]~feeder_combout\ : std_logic;
SIGNAL \alu_main|Add0~74\ : std_logic;
SIGNAL \alu_main|Add0~77_sumout\ : std_logic;
SIGNAL \alu_main|Mux19~9_combout\ : std_logic;
SIGNAL \alu_main|Mux19~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~30_combout\ : std_logic;
SIGNAL \alu_main|Mux19~6_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~27_combout\ : std_logic;
SIGNAL \alu_main|Mux19~7_combout\ : std_logic;
SIGNAL \alu_main|Mux19~8_combout\ : std_logic;
SIGNAL \alu_main|Mux19~10_combout\ : std_logic;
SIGNAL \mux_jal|output[19]~19_combout\ : std_logic;
SIGNAL \reg_file|registers[9][19]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][19]~q\ : std_logic;
SIGNAL \reg_file|Mux44~5_combout\ : std_logic;
SIGNAL \reg_file|Mux44~6_combout\ : std_logic;
SIGNAL \reg_file|Mux44~8_combout\ : std_logic;
SIGNAL \reg_file|Mux44~7_combout\ : std_logic;
SIGNAL \reg_file|Mux44~9_combout\ : std_logic;
SIGNAL \reg_file|Mux44~2_combout\ : std_logic;
SIGNAL \reg_file|Mux44~0_combout\ : std_logic;
SIGNAL \reg_file|Mux44~3_combout\ : std_logic;
SIGNAL \reg_file|Mux44~1_combout\ : std_logic;
SIGNAL \reg_file|Mux44~4_combout\ : std_logic;
SIGNAL \reg_file|Mux44~10_combout\ : std_logic;
SIGNAL \alu_main|Add0~78\ : std_logic;
SIGNAL \alu_main|Add0~81_sumout\ : std_logic;
SIGNAL \alu_main|Mux20~4_combout\ : std_logic;
SIGNAL \alu_main|Mux20~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~34_combout\ : std_logic;
SIGNAL \alu_main|Mux20~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~31_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~32_combout\ : std_logic;
SIGNAL \alu_main|Mux20~2_combout\ : std_logic;
SIGNAL \alu_main|Mux20~3_combout\ : std_logic;
SIGNAL \alu_main|Mux20~5_combout\ : std_logic;
SIGNAL \mux_jal|output[20]~20_combout\ : std_logic;
SIGNAL \reg_file|registers[10][20]~q\ : std_logic;
SIGNAL \reg_file|Mux43~5_combout\ : std_logic;
SIGNAL \reg_file|Mux43~8_combout\ : std_logic;
SIGNAL \reg_file|Mux43~6_combout\ : std_logic;
SIGNAL \reg_file|Mux43~7_combout\ : std_logic;
SIGNAL \reg_file|Mux43~9_combout\ : std_logic;
SIGNAL \reg_file|Mux43~1_combout\ : std_logic;
SIGNAL \reg_file|Mux43~3_combout\ : std_logic;
SIGNAL \reg_file|Mux43~0_combout\ : std_logic;
SIGNAL \reg_file|Mux43~2_combout\ : std_logic;
SIGNAL \reg_file|Mux43~4_combout\ : std_logic;
SIGNAL \reg_file|Mux43~10_combout\ : std_logic;
SIGNAL \forward|Mux43~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~10_combout\ : std_logic;
SIGNAL \alu_main|Mux5~2_combout\ : std_logic;
SIGNAL \alu_main|Mux5~4_combout\ : std_logic;
SIGNAL \alu_main|Mux5~0_combout\ : std_logic;
SIGNAL \alu_main|Mux5~1_combout\ : std_logic;
SIGNAL \alu_main|Mux5~5_combout\ : std_logic;
SIGNAL \alu_main|Mux5~8_combout\ : std_logic;
SIGNAL \mux_jal|output[5]~5_combout\ : std_logic;
SIGNAL \reg_file|registers[29][5]~q\ : std_logic;
SIGNAL \reg_file|Mux58~1_combout\ : std_logic;
SIGNAL \reg_file|Mux58~3_combout\ : std_logic;
SIGNAL \reg_file|Mux58~0_combout\ : std_logic;
SIGNAL \reg_file|Mux58~2_combout\ : std_logic;
SIGNAL \reg_file|Mux58~4_combout\ : std_logic;
SIGNAL \reg_file|Mux58~5_combout\ : std_logic;
SIGNAL \reg_file|Mux58~6_combout\ : std_logic;
SIGNAL \reg_file|Mux58~7_combout\ : std_logic;
SIGNAL \reg_file|Mux58~8_combout\ : std_logic;
SIGNAL \reg_file|Mux58~9_combout\ : std_logic;
SIGNAL \reg_file|Mux58~10_combout\ : std_logic;
SIGNAL \forward|Mux58~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~14_combout\ : std_logic;
SIGNAL \alu_main|Mux1~20_combout\ : std_logic;
SIGNAL \alu_main|Mux1~8_combout\ : std_logic;
SIGNAL \alu_main|Mux1~9_combout\ : std_logic;
SIGNAL \alu_main|Mux1~10_combout\ : std_logic;
SIGNAL \alu_main|Mux1~21_combout\ : std_logic;
SIGNAL \alu_main|Mux1~22_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~74_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~49_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~18_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~19_combout\ : std_logic;
SIGNAL \reg_file|registers[15][10]~q\ : std_logic;
SIGNAL \reg_file|registers[14][10]~q\ : std_logic;
SIGNAL \reg_file|registers[12][10]~q\ : std_logic;
SIGNAL \reg_file|registers[13][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][10]~q\ : std_logic;
SIGNAL \reg_file|Mux21~7_combout\ : std_logic;
SIGNAL \reg_file|registers[11][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[11][10]~q\ : std_logic;
SIGNAL \reg_file|registers[8][10]~q\ : std_logic;
SIGNAL \reg_file|registers[9][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][10]~q\ : std_logic;
SIGNAL \reg_file|Mux21~5_combout\ : std_logic;
SIGNAL \reg_file|registers[3][10]~q\ : std_logic;
SIGNAL \reg_file|registers[1][10]~q\ : std_logic;
SIGNAL \reg_file|registers[2][10]~q\ : std_logic;
SIGNAL \reg_file|registers[0][10]~q\ : std_logic;
SIGNAL \reg_file|Mux21~6_combout\ : std_logic;
SIGNAL \reg_file|registers[7][10]~q\ : std_logic;
SIGNAL \reg_file|registers[5][10]~q\ : std_logic;
SIGNAL \reg_file|registers[4][10]~q\ : std_logic;
SIGNAL \reg_file|registers[6][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[6][10]~q\ : std_logic;
SIGNAL \reg_file|Mux21~8_combout\ : std_logic;
SIGNAL \reg_file|Mux21~9_combout\ : std_logic;
SIGNAL \reg_file|registers[30][10]~q\ : std_logic;
SIGNAL \reg_file|registers[22][10]~q\ : std_logic;
SIGNAL \reg_file|registers[26][10]~q\ : std_logic;
SIGNAL \reg_file|registers[18][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[18][10]~q\ : std_logic;
SIGNAL \reg_file|Mux21~2_combout\ : std_logic;
SIGNAL \reg_file|registers[29][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][10]~q\ : std_logic;
SIGNAL \reg_file|registers[17][10]~q\ : std_logic;
SIGNAL \reg_file|registers[25][10]~q\ : std_logic;
SIGNAL \reg_file|registers[21][10]~q\ : std_logic;
SIGNAL \reg_file|Mux21~1_combout\ : std_logic;
SIGNAL \reg_file|registers[23][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[23][10]~q\ : std_logic;
SIGNAL \reg_file|registers[27][10]~q\ : std_logic;
SIGNAL \reg_file|registers[19][10]~q\ : std_logic;
SIGNAL \reg_file|registers[31][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[31][10]~q\ : std_logic;
SIGNAL \reg_file|Mux21~3_combout\ : std_logic;
SIGNAL \reg_file|registers[28][10]~q\ : std_logic;
SIGNAL \reg_file|registers[20][10]~q\ : std_logic;
SIGNAL \reg_file|registers[16][10]~q\ : std_logic;
SIGNAL \reg_file|registers[24][10]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][10]~q\ : std_logic;
SIGNAL \reg_file|Mux21~0_combout\ : std_logic;
SIGNAL \reg_file|Mux21~4_combout\ : std_logic;
SIGNAL \reg_file|Mux21~10_combout\ : std_logic;
SIGNAL \forward|Mux21~0_combout\ : std_logic;
SIGNAL \alu_main|Mux10~5_combout\ : std_logic;
SIGNAL \alu_main|Result~6_combout\ : std_logic;
SIGNAL \forward|Mux53~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~38\ : std_logic;
SIGNAL \alu_main|Add0~41_sumout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~21_combout\ : std_logic;
SIGNAL \alu_main|Mux10~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~23_combout\ : std_logic;
SIGNAL \alu_main|Mux10~2_combout\ : std_logic;
SIGNAL \alu_main|Mux10~3_combout\ : std_logic;
SIGNAL \alu_main|Mux10~1_combout\ : std_logic;
SIGNAL \alu_main|Mux10~4_combout\ : std_logic;
SIGNAL \alu_main|Mux10~6_combout\ : std_logic;
SIGNAL \mux_jal|output[10]~10_combout\ : std_logic;
SIGNAL \reg_file|registers[10][10]~q\ : std_logic;
SIGNAL \reg_file|Mux53~5_combout\ : std_logic;
SIGNAL \reg_file|Mux53~6_combout\ : std_logic;
SIGNAL \reg_file|Mux53~8_combout\ : std_logic;
SIGNAL \reg_file|Mux53~7_combout\ : std_logic;
SIGNAL \reg_file|Mux53~9_combout\ : std_logic;
SIGNAL \reg_file|Mux53~1_combout\ : std_logic;
SIGNAL \reg_file|Mux53~2_combout\ : std_logic;
SIGNAL \reg_file|Mux53~0_combout\ : std_logic;
SIGNAL \reg_file|Mux53~3_combout\ : std_logic;
SIGNAL \reg_file|Mux53~4_combout\ : std_logic;
SIGNAL \reg_file|Mux53~10_combout\ : std_logic;
SIGNAL \alu_main|Add0~42\ : std_logic;
SIGNAL \alu_main|Add0~45_sumout\ : std_logic;
SIGNAL \alu_main|Mux11~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~28_combout\ : std_logic;
SIGNAL \alu_main|Mux11~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~31_combout\ : std_logic;
SIGNAL \alu_main|Mux11~2_combout\ : std_logic;
SIGNAL \alu_main|Mux11~3_combout\ : std_logic;
SIGNAL \alu_main|Mux11~1_combout\ : std_logic;
SIGNAL \alu_main|Mux11~4_combout\ : std_logic;
SIGNAL \alu_main|Mux11~6_combout\ : std_logic;
SIGNAL \mux_jal|output[11]~11_combout\ : std_logic;
SIGNAL \reg_file|registers[8][11]~q\ : std_logic;
SIGNAL \reg_file|Mux52~5_combout\ : std_logic;
SIGNAL \reg_file|Mux52~8_combout\ : std_logic;
SIGNAL \reg_file|Mux52~7_combout\ : std_logic;
SIGNAL \reg_file|Mux52~6_combout\ : std_logic;
SIGNAL \reg_file|Mux52~9_combout\ : std_logic;
SIGNAL \reg_file|Mux52~0_combout\ : std_logic;
SIGNAL \reg_file|Mux52~1_combout\ : std_logic;
SIGNAL \reg_file|Mux52~2_combout\ : std_logic;
SIGNAL \reg_file|Mux52~3_combout\ : std_logic;
SIGNAL \reg_file|Mux52~4_combout\ : std_logic;
SIGNAL \reg_file|Mux52~10_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[11]~feeder_combout\ : std_logic;
SIGNAL \alu_main|Add0~46\ : std_logic;
SIGNAL \alu_main|Add0~49_sumout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~21_combout\ : std_logic;
SIGNAL \alu_main|Mux12~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~43_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~58_combout\ : std_logic;
SIGNAL \alu_main|Mux12~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~8_combout\ : std_logic;
SIGNAL \alu_main|Mux12~2_combout\ : std_logic;
SIGNAL \alu_main|Mux12~3_combout\ : std_logic;
SIGNAL \alu_main|Mux12~1_combout\ : std_logic;
SIGNAL \alu_main|Mux12~4_combout\ : std_logic;
SIGNAL \alu_main|Mux12~6_combout\ : std_logic;
SIGNAL \reg_file|Mux19~7_combout\ : std_logic;
SIGNAL \reg_file|Mux19~8_combout\ : std_logic;
SIGNAL \reg_file|Mux19~6_combout\ : std_logic;
SIGNAL \reg_file|Mux19~5_combout\ : std_logic;
SIGNAL \reg_file|Mux19~9_combout\ : std_logic;
SIGNAL \reg_file|Mux19~1_combout\ : std_logic;
SIGNAL \reg_file|Mux19~3_combout\ : std_logic;
SIGNAL \reg_file|Mux19~0_combout\ : std_logic;
SIGNAL \reg_file|Mux19~2_combout\ : std_logic;
SIGNAL \reg_file|Mux19~4_combout\ : std_logic;
SIGNAL \reg_file|Mux19~10_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[12]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux19~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~4_combout\ : std_logic;
SIGNAL \alu_main|Mux28~9_combout\ : std_logic;
SIGNAL \alu_main|Mux28~2_combout\ : std_logic;
SIGNAL \alu_main|Mux30~13_combout\ : std_logic;
SIGNAL \alu_main|Mux30~2_combout\ : std_logic;
SIGNAL \alu_main|Mux30~1_combout\ : std_logic;
SIGNAL \alu_main|Mux28~1_combout\ : std_logic;
SIGNAL \alu_main|Mux28~3_combout\ : std_logic;
SIGNAL \alu_main|Mux28~0_combout\ : std_logic;
SIGNAL \alu_main|Mux30~3_combout\ : std_logic;
SIGNAL \alu_main|Mux30~15_combout\ : std_logic;
SIGNAL \alu_main|Mux30~16_combout\ : std_logic;
SIGNAL \alu_main|Mux30~5_combout\ : std_logic;
SIGNAL \alu_main|Mux28~4_combout\ : std_logic;
SIGNAL \alu_main|Mux28~14_combout\ : std_logic;
SIGNAL \forward|Mux35~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~110\ : std_logic;
SIGNAL \alu_main|Add0~113_sumout\ : std_logic;
SIGNAL \alu_main|Mux28~7_combout\ : std_logic;
SIGNAL \alu_main|Mux28~10_combout\ : std_logic;
SIGNAL \alu_main|Mux28~8_combout\ : std_logic;
SIGNAL \mux_jal|output[28]~28_combout\ : std_logic;
SIGNAL \reg_file|registers[10][28]~q\ : std_logic;
SIGNAL \reg_file|Mux3~5_combout\ : std_logic;
SIGNAL \reg_file|Mux3~8_combout\ : std_logic;
SIGNAL \reg_file|Mux3~6_combout\ : std_logic;
SIGNAL \reg_file|Mux3~7_combout\ : std_logic;
SIGNAL \reg_file|Mux3~9_combout\ : std_logic;
SIGNAL \reg_file|Mux3~2_combout\ : std_logic;
SIGNAL \reg_file|Mux3~1_combout\ : std_logic;
SIGNAL \reg_file|Mux3~0_combout\ : std_logic;
SIGNAL \reg_file|Mux3~3_combout\ : std_logic;
SIGNAL \reg_file|Mux3~4_combout\ : std_logic;
SIGNAL \reg_file|Mux3~10_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[28]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux3~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~2_combout\ : std_logic;
SIGNAL \alu_main|Mux4~16_combout\ : std_logic;
SIGNAL \alu_main|Mux4~3_combout\ : std_logic;
SIGNAL \alu_main|Mux9~0_combout\ : std_logic;
SIGNAL \alu_main|Mux9~2_combout\ : std_logic;
SIGNAL \alu_main|Mux9~3_combout\ : std_logic;
SIGNAL \alu_main|Mux9~1_combout\ : std_logic;
SIGNAL \alu_main|Mux9~4_combout\ : std_logic;
SIGNAL \alu_main|Mux9~5_combout\ : std_logic;
SIGNAL \alu_main|Result~5_combout\ : std_logic;
SIGNAL \alu_main|Mux9~6_combout\ : std_logic;
SIGNAL \mux_jal|output[9]~9_combout\ : std_logic;
SIGNAL \reg_file|registers[8][9]~q\ : std_logic;
SIGNAL \reg_file|Mux22~5_combout\ : std_logic;
SIGNAL \reg_file|Mux22~6_combout\ : std_logic;
SIGNAL \reg_file|Mux22~8_combout\ : std_logic;
SIGNAL \reg_file|Mux22~7_combout\ : std_logic;
SIGNAL \reg_file|Mux22~9_combout\ : std_logic;
SIGNAL \reg_file|Mux22~0_combout\ : std_logic;
SIGNAL \reg_file|Mux22~1_combout\ : std_logic;
SIGNAL \reg_file|Mux22~3_combout\ : std_logic;
SIGNAL \reg_file|Mux22~2_combout\ : std_logic;
SIGNAL \reg_file|Mux22~4_combout\ : std_logic;
SIGNAL \reg_file|Mux22~10_combout\ : std_logic;
SIGNAL \forward|Mux22~0_combout\ : std_logic;
SIGNAL \reg_file|registers[2][6]~q\ : std_logic;
SIGNAL \reg_file|registers[1][6]~q\ : std_logic;
SIGNAL \reg_file|registers[3][6]~q\ : std_logic;
SIGNAL \reg_file|registers[0][6]~q\ : std_logic;
SIGNAL \reg_file|Mux25~6_combout\ : std_logic;
SIGNAL \reg_file|registers[6][6]~q\ : std_logic;
SIGNAL \reg_file|registers[7][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][6]~q\ : std_logic;
SIGNAL \reg_file|registers[5][6]~q\ : std_logic;
SIGNAL \reg_file|registers[4][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][6]~q\ : std_logic;
SIGNAL \reg_file|Mux25~8_combout\ : std_logic;
SIGNAL \reg_file|registers[14][6]~q\ : std_logic;
SIGNAL \reg_file|registers[13][6]~q\ : std_logic;
SIGNAL \reg_file|registers[12][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[12][6]~q\ : std_logic;
SIGNAL \reg_file|Mux25~7_combout\ : std_logic;
SIGNAL \reg_file|registers[11][6]~q\ : std_logic;
SIGNAL \reg_file|registers[9][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[9][6]~q\ : std_logic;
SIGNAL \reg_file|registers[10][6]~q\ : std_logic;
SIGNAL \reg_file|registers[8][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[8][6]~q\ : std_logic;
SIGNAL \reg_file|Mux25~5_combout\ : std_logic;
SIGNAL \reg_file|Mux25~9_combout\ : std_logic;
SIGNAL \reg_file|registers[28][6]~q\ : std_logic;
SIGNAL \reg_file|registers[20][6]~q\ : std_logic;
SIGNAL \reg_file|registers[16][6]~q\ : std_logic;
SIGNAL \reg_file|registers[24][6]~q\ : std_logic;
SIGNAL \reg_file|Mux25~0_combout\ : std_logic;
SIGNAL \reg_file|registers[31][6]~q\ : std_logic;
SIGNAL \reg_file|registers[19][6]~q\ : std_logic;
SIGNAL \reg_file|registers[27][6]~q\ : std_logic;
SIGNAL \reg_file|registers[23][6]~q\ : std_logic;
SIGNAL \reg_file|Mux25~3_combout\ : std_logic;
SIGNAL \reg_file|registers[18][6]~q\ : std_logic;
SIGNAL \reg_file|registers[26][6]~q\ : std_logic;
SIGNAL \reg_file|registers[30][6]~q\ : std_logic;
SIGNAL \reg_file|registers[22][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[22][6]~q\ : std_logic;
SIGNAL \reg_file|Mux25~2_combout\ : std_logic;
SIGNAL \reg_file|registers[25][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[25][6]~q\ : std_logic;
SIGNAL \reg_file|registers[17][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[17][6]~q\ : std_logic;
SIGNAL \reg_file|registers[29][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][6]~q\ : std_logic;
SIGNAL \reg_file|registers[21][6]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[21][6]~q\ : std_logic;
SIGNAL \reg_file|Mux25~1_combout\ : std_logic;
SIGNAL \reg_file|Mux25~4_combout\ : std_logic;
SIGNAL \reg_file|Mux25~10_combout\ : std_logic;
SIGNAL \forward|Mux25~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~5_combout\ : std_logic;
SIGNAL \alu_main|Mux30~28_combout\ : std_logic;
SIGNAL \alu_main|Mux30~14_combout\ : std_logic;
SIGNAL \alu_main|Mux30~4_combout\ : std_logic;
SIGNAL \alu_main|Mux29~2_combout\ : std_logic;
SIGNAL \alu_main|Mux29~1_combout\ : std_logic;
SIGNAL \alu_main|Mux29~3_combout\ : std_logic;
SIGNAL \alu_main|Mux29~4_combout\ : std_logic;
SIGNAL \alu_main|Mux29~0_combout\ : std_logic;
SIGNAL \reg_file|registers[21][29]~q\ : std_logic;
SIGNAL \reg_file|registers[17][29]~q\ : std_logic;
SIGNAL \reg_file|registers[29][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[29][29]~q\ : std_logic;
SIGNAL \reg_file|registers[25][29]~q\ : std_logic;
SIGNAL \reg_file|Mux2~1_combout\ : std_logic;
SIGNAL \reg_file|registers[22][29]~q\ : std_logic;
SIGNAL \reg_file|registers[30][29]~q\ : std_logic;
SIGNAL \reg_file|registers[26][29]~q\ : std_logic;
SIGNAL \reg_file|registers[18][29]~q\ : std_logic;
SIGNAL \reg_file|Mux2~2_combout\ : std_logic;
SIGNAL \reg_file|registers[16][29]~q\ : std_logic;
SIGNAL \reg_file|registers[20][29]~q\ : std_logic;
SIGNAL \reg_file|registers[28][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[28][29]~q\ : std_logic;
SIGNAL \reg_file|registers[24][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[24][29]~q\ : std_logic;
SIGNAL \reg_file|Mux2~0_combout\ : std_logic;
SIGNAL \reg_file|registers[19][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[19][29]~q\ : std_logic;
SIGNAL \reg_file|registers[31][29]~q\ : std_logic;
SIGNAL \reg_file|registers[23][29]~q\ : std_logic;
SIGNAL \reg_file|registers[27][29]~q\ : std_logic;
SIGNAL \reg_file|Mux2~3_combout\ : std_logic;
SIGNAL \reg_file|Mux2~4_combout\ : std_logic;
SIGNAL \reg_file|registers[4][29]~q\ : std_logic;
SIGNAL \reg_file|registers[6][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[6][29]~q\ : std_logic;
SIGNAL \reg_file|registers[7][29]~q\ : std_logic;
SIGNAL \reg_file|registers[5][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[5][29]~q\ : std_logic;
SIGNAL \reg_file|Mux2~8_combout\ : std_logic;
SIGNAL \reg_file|registers[10][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[10][29]~q\ : std_logic;
SIGNAL \reg_file|registers[11][29]~q\ : std_logic;
SIGNAL \reg_file|registers[9][29]~q\ : std_logic;
SIGNAL \reg_file|Mux2~5_combout\ : std_logic;
SIGNAL \reg_file|registers[12][29]~q\ : std_logic;
SIGNAL \reg_file|registers[14][29]~q\ : std_logic;
SIGNAL \reg_file|registers[15][29]~q\ : std_logic;
SIGNAL \reg_file|registers[13][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[13][29]~q\ : std_logic;
SIGNAL \reg_file|Mux2~7_combout\ : std_logic;
SIGNAL \reg_file|registers[3][29]~q\ : std_logic;
SIGNAL \reg_file|registers[2][29]~q\ : std_logic;
SIGNAL \reg_file|registers[1][29]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[1][29]~q\ : std_logic;
SIGNAL \reg_file|registers[0][29]~q\ : std_logic;
SIGNAL \reg_file|Mux2~6_combout\ : std_logic;
SIGNAL \reg_file|Mux2~9_combout\ : std_logic;
SIGNAL \reg_file|Mux2~10_combout\ : std_logic;
SIGNAL \forward|Mux2~0_combout\ : std_logic;
SIGNAL \alu_main|Mux29~10_combout\ : std_logic;
SIGNAL \forward|Mux34~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~114\ : std_logic;
SIGNAL \alu_main|Add0~117_sumout\ : std_logic;
SIGNAL \alu_main|Mux29~6_combout\ : std_logic;
SIGNAL \alu_main|Mux29~5_combout\ : std_logic;
SIGNAL \mux_jal|output[29]~29_combout\ : std_logic;
SIGNAL \reg_file|registers[8][29]~q\ : std_logic;
SIGNAL \reg_file|Mux34~5_combout\ : std_logic;
SIGNAL \reg_file|Mux34~8_combout\ : std_logic;
SIGNAL \reg_file|Mux34~7_combout\ : std_logic;
SIGNAL \reg_file|Mux34~6_combout\ : std_logic;
SIGNAL \reg_file|Mux34~9_combout\ : std_logic;
SIGNAL \reg_file|Mux34~2_combout\ : std_logic;
SIGNAL \reg_file|Mux34~1_combout\ : std_logic;
SIGNAL \reg_file|Mux34~3_combout\ : std_logic;
SIGNAL \reg_file|Mux34~0_combout\ : std_logic;
SIGNAL \reg_file|Mux34~4_combout\ : std_logic;
SIGNAL \reg_file|Mux34~10_combout\ : std_logic;
SIGNAL \alu_main|Add0~118\ : std_logic;
SIGNAL \alu_main|Add0~122\ : std_logic;
SIGNAL \alu_main|Add0~125_sumout\ : std_logic;
SIGNAL \alu_main|Mux31~1_combout\ : std_logic;
SIGNAL \alu_main|Mux31~7_combout\ : std_logic;
SIGNAL \alu_main|Mux31~4_combout\ : std_logic;
SIGNAL \alu_main|Mux31~2_combout\ : std_logic;
SIGNAL \alu_main|Mux31~8_combout\ : std_logic;
SIGNAL \alu_main|Mux31~13_combout\ : std_logic;
SIGNAL \alu_main|Mux31~3_combout\ : std_logic;
SIGNAL \alu_main|Mux31~5_combout\ : std_logic;
SIGNAL \alu_main|Mux28~6_combout\ : std_logic;
SIGNAL \alu_main|Mux31~6_combout\ : std_logic;
SIGNAL \mux_jal|output[31]~31_combout\ : std_logic;
SIGNAL \reg_file|registers[27][31]~q\ : std_logic;
SIGNAL \reg_file|Mux32~3_combout\ : std_logic;
SIGNAL \reg_file|Mux32~1_combout\ : std_logic;
SIGNAL \reg_file|Mux32~2_combout\ : std_logic;
SIGNAL \reg_file|Mux32~0_combout\ : std_logic;
SIGNAL \reg_file|Mux32~4_combout\ : std_logic;
SIGNAL \reg_file|Mux32~7_combout\ : std_logic;
SIGNAL \reg_file|Mux32~6_combout\ : std_logic;
SIGNAL \reg_file|Mux32~5_combout\ : std_logic;
SIGNAL \reg_file|Mux32~8_combout\ : std_logic;
SIGNAL \reg_file|Mux32~9_combout\ : std_logic;
SIGNAL \reg_file|Mux32~10_combout\ : std_logic;
SIGNAL \sreaddata2_IDEX[31]~feeder_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~29_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~37_combout\ : std_logic;
SIGNAL \alu_main|Mux23~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \alu_main|Mux23~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~38_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~34_combout\ : std_logic;
SIGNAL \alu_main|Mux23~2_combout\ : std_logic;
SIGNAL \alu_main|Mux23~3_combout\ : std_logic;
SIGNAL \alu_main|Add0~93_sumout\ : std_logic;
SIGNAL \alu_main|Mux23~4_combout\ : std_logic;
SIGNAL \alu_main|Mux23~5_combout\ : std_logic;
SIGNAL \mux_jal|output[23]~23_combout\ : std_logic;
SIGNAL \reg_file|registers[1][23]~q\ : std_logic;
SIGNAL \reg_file|Mux8~6_combout\ : std_logic;
SIGNAL \reg_file|Mux8~5_combout\ : std_logic;
SIGNAL \reg_file|Mux8~8_combout\ : std_logic;
SIGNAL \reg_file|Mux8~7_combout\ : std_logic;
SIGNAL \reg_file|Mux8~9_combout\ : std_logic;
SIGNAL \reg_file|Mux8~1_combout\ : std_logic;
SIGNAL \reg_file|Mux8~2_combout\ : std_logic;
SIGNAL \reg_file|Mux8~3_combout\ : std_logic;
SIGNAL \reg_file|Mux8~0_combout\ : std_logic;
SIGNAL \reg_file|Mux8~4_combout\ : std_logic;
SIGNAL \reg_file|Mux8~10_combout\ : std_logic;
SIGNAL \Add0~85_sumout\ : std_logic;
SIGNAL \Add1~86\ : std_logic;
SIGNAL \Add1~89_sumout\ : std_logic;
SIGNAL \mux_jr|output[24]~23_combout\ : std_logic;
SIGNAL \Add0~89_sumout\ : std_logic;
SIGNAL \Add1~90\ : std_logic;
SIGNAL \Add1~93_sumout\ : std_logic;
SIGNAL \mux_jr|output[25]~24_combout\ : std_logic;
SIGNAL \Add0~93_sumout\ : std_logic;
SIGNAL \Add1~94\ : std_logic;
SIGNAL \Add1~97_sumout\ : std_logic;
SIGNAL \mux_jr|output[26]~25_combout\ : std_logic;
SIGNAL \Add0~97_sumout\ : std_logic;
SIGNAL \Add1~98\ : std_logic;
SIGNAL \Add1~101_sumout\ : std_logic;
SIGNAL \mux_jr|output[27]~26_combout\ : std_logic;
SIGNAL \Add0~101_sumout\ : std_logic;
SIGNAL \Add1~102\ : std_logic;
SIGNAL \Add1~105_sumout\ : std_logic;
SIGNAL \mux_jr|output[28]~27_combout\ : std_logic;
SIGNAL \Add0~105_sumout\ : std_logic;
SIGNAL \Add1~106\ : std_logic;
SIGNAL \Add1~109_sumout\ : std_logic;
SIGNAL \mux_jr|output[29]~28_combout\ : std_logic;
SIGNAL \Add0~109_sumout\ : std_logic;
SIGNAL \Add1~110\ : std_logic;
SIGNAL \Add1~113_sumout\ : std_logic;
SIGNAL \mux_jr|output[30]~29_combout\ : std_logic;
SIGNAL \Add0~113_sumout\ : std_logic;
SIGNAL \mux_jal|output[30]~30_combout\ : std_logic;
SIGNAL \reg_file|registers[8][30]~q\ : std_logic;
SIGNAL \reg_file|Mux1~5_combout\ : std_logic;
SIGNAL \reg_file|Mux1~6_combout\ : std_logic;
SIGNAL \reg_file|Mux1~7_combout\ : std_logic;
SIGNAL \reg_file|Mux1~8_combout\ : std_logic;
SIGNAL \reg_file|Mux1~9_combout\ : std_logic;
SIGNAL \reg_file|Mux1~1_combout\ : std_logic;
SIGNAL \reg_file|Mux1~2_combout\ : std_logic;
SIGNAL \reg_file|Mux1~0_combout\ : std_logic;
SIGNAL \reg_file|Mux1~3_combout\ : std_logic;
SIGNAL \reg_file|Mux1~4_combout\ : std_logic;
SIGNAL \reg_file|Mux1~10_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[30]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux1~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~6_combout\ : std_logic;
SIGNAL \alu_main|Mux4~15_combout\ : std_logic;
SIGNAL \alu_main|Mux4~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~41_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~42_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~6_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~5_combout\ : std_logic;
SIGNAL \alu_main|Mux4~0_combout\ : std_logic;
SIGNAL \alu_main|Mux4~4_combout\ : std_logic;
SIGNAL \alu_main|Mux4~7_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~7_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~6_combout\ : std_logic;
SIGNAL \alu_main|Mux4~6_combout\ : std_logic;
SIGNAL \alu_main|Mux4~8_combout\ : std_logic;
SIGNAL \alu_main|Mux4~9_combout\ : std_logic;
SIGNAL \alu_main|Mux4~10_combout\ : std_logic;
SIGNAL \alu_main|Mux4~11_combout\ : std_logic;
SIGNAL \alu_main|Mux4~14_combout\ : std_logic;
SIGNAL \mux_jal|output[4]~4_combout\ : std_logic;
SIGNAL \reg_file|registers[2][4]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[2][4]~q\ : std_logic;
SIGNAL \reg_file|Mux27~6_combout\ : std_logic;
SIGNAL \reg_file|Mux27~7_combout\ : std_logic;
SIGNAL \reg_file|Mux27~8_combout\ : std_logic;
SIGNAL \reg_file|Mux27~5_combout\ : std_logic;
SIGNAL \reg_file|Mux27~9_combout\ : std_logic;
SIGNAL \reg_file|Mux27~0_combout\ : std_logic;
SIGNAL \reg_file|Mux27~1_combout\ : std_logic;
SIGNAL \reg_file|Mux27~2_combout\ : std_logic;
SIGNAL \reg_file|Mux27~3_combout\ : std_logic;
SIGNAL \reg_file|Mux27~4_combout\ : std_logic;
SIGNAL \reg_file|Mux27~10_combout\ : std_logic;
SIGNAL \forward|Mux27~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~7_combout\ : std_logic;
SIGNAL \alu_main|Mux8~6_combout\ : std_logic;
SIGNAL \alu_main|Mux8~7_combout\ : std_logic;
SIGNAL \alu_main|Mux8~2_combout\ : std_logic;
SIGNAL \alu_main|Mux8~3_combout\ : std_logic;
SIGNAL \alu_main|Mux8~0_combout\ : std_logic;
SIGNAL \alu_main|Mux8~1_combout\ : std_logic;
SIGNAL \alu_main|Mux8~4_combout\ : std_logic;
SIGNAL \alu_main|Mux8~5_combout\ : std_logic;
SIGNAL \mux_jal|output[8]~8_combout\ : std_logic;
SIGNAL \reg_file|registers[4][8]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[4][8]~q\ : std_logic;
SIGNAL \reg_file|Mux23~8_combout\ : std_logic;
SIGNAL \reg_file|Mux23~5_combout\ : std_logic;
SIGNAL \reg_file|Mux23~7_combout\ : std_logic;
SIGNAL \reg_file|Mux23~6_combout\ : std_logic;
SIGNAL \reg_file|Mux23~9_combout\ : std_logic;
SIGNAL \reg_file|Mux23~2_combout\ : std_logic;
SIGNAL \reg_file|Mux23~0_combout\ : std_logic;
SIGNAL \reg_file|Mux23~1_combout\ : std_logic;
SIGNAL \reg_file|Mux23~3_combout\ : std_logic;
SIGNAL \reg_file|Mux23~4_combout\ : std_logic;
SIGNAL \reg_file|Mux23~10_combout\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \mux_jr|output[9]~9_combout\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~33_sumout\ : std_logic;
SIGNAL \mux_jr|output[10]~10_combout\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \Add1~34\ : std_logic;
SIGNAL \Add1~37_sumout\ : std_logic;
SIGNAL \mux_jr|output[11]~11_combout\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \Add1~38\ : std_logic;
SIGNAL \Add1~41_sumout\ : std_logic;
SIGNAL \mux_jr|output[12]~12_combout\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \Add1~42\ : std_logic;
SIGNAL \Add1~45_sumout\ : std_logic;
SIGNAL \mux_jr|output[13]~13_combout\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \Add1~46\ : std_logic;
SIGNAL \Add1~49_sumout\ : std_logic;
SIGNAL \mux_jr|output[14]~14_combout\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \Add1~50\ : std_logic;
SIGNAL \Add1~53_sumout\ : std_logic;
SIGNAL \mux_jr|output[15]~15_combout\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \Add1~54\ : std_logic;
SIGNAL \Add1~57_sumout\ : std_logic;
SIGNAL \mux_jr|output[16]~16_combout\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \Add1~58\ : std_logic;
SIGNAL \Add1~61_sumout\ : std_logic;
SIGNAL \mux_jr|output[17]~17_combout\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \Add1~62\ : std_logic;
SIGNAL \Add1~65_sumout\ : std_logic;
SIGNAL \mux_jr|output[18]~18_combout\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \Add1~66\ : std_logic;
SIGNAL \Add1~69_sumout\ : std_logic;
SIGNAL \mux_jr|output[19]~19_combout\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \Add1~70\ : std_logic;
SIGNAL \Add1~73_sumout\ : std_logic;
SIGNAL \mux_jr|output[20]~20_combout\ : std_logic;
SIGNAL \Add0~73_sumout\ : std_logic;
SIGNAL \Add1~74\ : std_logic;
SIGNAL \Add1~77_sumout\ : std_logic;
SIGNAL \mux_jr|output[21]~21_combout\ : std_logic;
SIGNAL \Add0~77_sumout\ : std_logic;
SIGNAL \Add1~78\ : std_logic;
SIGNAL \Add1~81_sumout\ : std_logic;
SIGNAL \mux_jump|output[22]~0_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[22]~_wirecell_combout\ : std_logic;
SIGNAL \Add0~81_sumout\ : std_logic;
SIGNAL \mux_jal|output[22]~22_combout\ : std_logic;
SIGNAL \reg_file|registers[19][22]~q\ : std_logic;
SIGNAL \reg_file|Mux9~3_combout\ : std_logic;
SIGNAL \reg_file|Mux9~2_combout\ : std_logic;
SIGNAL \reg_file|Mux9~0_combout\ : std_logic;
SIGNAL \reg_file|Mux9~1_combout\ : std_logic;
SIGNAL \reg_file|Mux9~4_combout\ : std_logic;
SIGNAL \reg_file|Mux9~5_combout\ : std_logic;
SIGNAL \reg_file|Mux9~7_combout\ : std_logic;
SIGNAL \reg_file|Mux9~8_combout\ : std_logic;
SIGNAL \reg_file|Mux9~6_combout\ : std_logic;
SIGNAL \reg_file|Mux9~9_combout\ : std_logic;
SIGNAL \reg_file|Mux9~10_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[22]~feeder_combout\ : std_logic;
SIGNAL \forward|Mux9~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~9_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~9_combout\ : std_logic;
SIGNAL \alu_main|Mux0~1_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~7_combout\ : std_logic;
SIGNAL \alu_main|Mux0~10_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft1~8_combout\ : std_logic;
SIGNAL \alu_main|Mux0~14_combout\ : std_logic;
SIGNAL \alu_main|Mux0~4_combout\ : std_logic;
SIGNAL \alu_main|Mux0~5_combout\ : std_logic;
SIGNAL \alu_main|Mux0~6_combout\ : std_logic;
SIGNAL \alu_main|Mux0~7_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~31_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~29_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~30_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~28_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~32_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~18_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~19_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~20_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~24_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~25_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~26_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~27_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~7_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~0_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~8_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~16_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~10_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~11_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~9_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~17_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~1_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~4_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~5_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~3_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~2_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~6_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~21_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~22_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~14_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~15_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~12_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~13_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~23_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~33_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~34_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~35_combout\ : std_logic;
SIGNAL \alu_main|LessThan0~36_combout\ : std_logic;
SIGNAL \alu_main|Mux0~8_combout\ : std_logic;
SIGNAL \alu_main|Mux0~9_combout\ : std_logic;
SIGNAL \reg_file|Mux31~1_combout\ : std_logic;
SIGNAL \reg_file|Mux31~2_combout\ : std_logic;
SIGNAL \reg_file|Mux31~0_combout\ : std_logic;
SIGNAL \reg_file|Mux31~3_combout\ : std_logic;
SIGNAL \reg_file|Mux31~4_combout\ : std_logic;
SIGNAL \reg_file|Mux31~5_combout\ : std_logic;
SIGNAL \reg_file|Mux31~6_combout\ : std_logic;
SIGNAL \reg_file|Mux31~8_combout\ : std_logic;
SIGNAL \reg_file|Mux31~7_combout\ : std_logic;
SIGNAL \reg_file|Mux31~9_combout\ : std_logic;
SIGNAL \reg_file|Mux31~10_combout\ : std_logic;
SIGNAL \forward|Mux31~6_combout\ : std_logic;
SIGNAL \alu_main|Mux30~18_combout\ : std_logic;
SIGNAL \alu_main|Mux30~19_combout\ : std_logic;
SIGNAL \alu_main|Mux30~17_combout\ : std_logic;
SIGNAL \alu_main|Mux30~6_combout\ : std_logic;
SIGNAL \alu_main|Mux28~5_combout\ : std_logic;
SIGNAL \alu_main|Mux30~7_combout\ : std_logic;
SIGNAL \alu_main|Mux30~8_combout\ : std_logic;
SIGNAL \alu_main|Mux30~9_combout\ : std_logic;
SIGNAL \alu_main|Mux30~10_combout\ : std_logic;
SIGNAL \alu_main|Mux30~11_combout\ : std_logic;
SIGNAL \alu_main|Mux30~24_combout\ : std_logic;
SIGNAL \alu_main|Add0~121_sumout\ : std_logic;
SIGNAL \alu_main|Mux30~20_combout\ : std_logic;
SIGNAL \alu_main|Mux30~12_combout\ : std_logic;
SIGNAL \alu_main|Equal0~0_combout\ : std_logic;
SIGNAL \alu_main|Equal0~2_combout\ : std_logic;
SIGNAL \alu_main|Equal0~3_combout\ : std_logic;
SIGNAL \alu_main|Equal0~4_combout\ : std_logic;
SIGNAL \alu_main|Equal0~1_combout\ : std_logic;
SIGNAL \alu_main|Equal0~5_combout\ : std_logic;
SIGNAL \alu_main|Equal0~6_combout\ : std_logic;
SIGNAL \pc_mips|pc_output[1]~0_combout\ : std_logic;
SIGNAL \mux_jal|output[1]~1_combout\ : std_logic;
SIGNAL \reg_file|registers[14][1]~q\ : std_logic;
SIGNAL \reg_file|Mux62~7_combout\ : std_logic;
SIGNAL \reg_file|Mux62~5_combout\ : std_logic;
SIGNAL \reg_file|Mux62~6_combout\ : std_logic;
SIGNAL \reg_file|Mux62~8_combout\ : std_logic;
SIGNAL \reg_file|Mux62~9_combout\ : std_logic;
SIGNAL \reg_file|Mux62~1_combout\ : std_logic;
SIGNAL \reg_file|Mux62~2_combout\ : std_logic;
SIGNAL \reg_file|Mux62~0_combout\ : std_logic;
SIGNAL \reg_file|Mux62~3_combout\ : std_logic;
SIGNAL \reg_file|Mux62~4_combout\ : std_logic;
SIGNAL \reg_file|Mux62~10_combout\ : std_logic;
SIGNAL \alu_main|Add0~6\ : std_logic;
SIGNAL \alu_main|Add0~9_sumout\ : std_logic;
SIGNAL \alu_main|Mux2~0_combout\ : std_logic;
SIGNAL \alu_main|Mux2~5_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~24_combout\ : std_logic;
SIGNAL \alu_main|Mux2~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~22_combout\ : std_logic;
SIGNAL \alu_main|Mux2~6_combout\ : std_logic;
SIGNAL \alu_main|Mux2~7_combout\ : std_logic;
SIGNAL \alu_main|Mux2~1_combout\ : std_logic;
SIGNAL \alu_main|Mux2~2_combout\ : std_logic;
SIGNAL \alu_main|Mux2~3_combout\ : std_logic;
SIGNAL \alu_main|Mux2~8_combout\ : std_logic;
SIGNAL \mux_jal|output[2]~2_combout\ : std_logic;
SIGNAL \reg_file|registers[11][2]~q\ : std_logic;
SIGNAL \reg_file|Mux61~5_combout\ : std_logic;
SIGNAL \reg_file|Mux61~6_combout\ : std_logic;
SIGNAL \reg_file|Mux61~7_combout\ : std_logic;
SIGNAL \reg_file|Mux61~8_combout\ : std_logic;
SIGNAL \reg_file|Mux61~9_combout\ : std_logic;
SIGNAL \reg_file|Mux61~3_combout\ : std_logic;
SIGNAL \reg_file|Mux61~2_combout\ : std_logic;
SIGNAL \reg_file|Mux61~1_combout\ : std_logic;
SIGNAL \reg_file|Mux61~0_combout\ : std_logic;
SIGNAL \reg_file|Mux61~4_combout\ : std_logic;
SIGNAL \reg_file|Mux61~10_combout\ : std_logic;
SIGNAL \alu_main|Add0~10\ : std_logic;
SIGNAL \alu_main|Add0~13_sumout\ : std_logic;
SIGNAL \alu_main|Mux3~2_combout\ : std_logic;
SIGNAL \alu_main|Mux3~4_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight0~32_combout\ : std_logic;
SIGNAL \alu_main|Mux3~3_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~49_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~50_combout\ : std_logic;
SIGNAL \alu_main|ShiftRight1~29_combout\ : std_logic;
SIGNAL \alu_main|Mux3~5_combout\ : std_logic;
SIGNAL \alu_main|Mux3~6_combout\ : std_logic;
SIGNAL \alu_main|Mux3~0_combout\ : std_logic;
SIGNAL \alu_main|Mux3~1_combout\ : std_logic;
SIGNAL \alu_main|Mux3~7_combout\ : std_logic;
SIGNAL \forward|Mux60~0_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \alu_main|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \alu_main|Mux6~3_combout\ : std_logic;
SIGNAL \alu_main|Mux6~6_combout\ : std_logic;
SIGNAL \alu_main|Mux6~7_combout\ : std_logic;
SIGNAL \alu_main|Result~2_combout\ : std_logic;
SIGNAL \alu_main|Mux6~0_combout\ : std_logic;
SIGNAL \alu_main|Mux6~2_combout\ : std_logic;
SIGNAL \alu_main|Mux6~4_combout\ : std_logic;
SIGNAL \alu_main|Mux6~1_combout\ : std_logic;
SIGNAL \alu_main|Mux6~5_combout\ : std_logic;
SIGNAL \forward|Mux57~1_combout\ : std_logic;
SIGNAL \alu_main|Add0~22\ : std_logic;
SIGNAL \alu_main|Add0~25_sumout\ : std_logic;
SIGNAL \alu_main|Mux6~8_combout\ : std_logic;
SIGNAL \mux_jal|output[6]~6_combout\ : std_logic;
SIGNAL \reg_file|registers[15][6]~q\ : std_logic;
SIGNAL \reg_file|Mux57~7_combout\ : std_logic;
SIGNAL \reg_file|Mux57~8_combout\ : std_logic;
SIGNAL \reg_file|Mux57~6_combout\ : std_logic;
SIGNAL \reg_file|Mux57~5_combout\ : std_logic;
SIGNAL \reg_file|Mux57~9_combout\ : std_logic;
SIGNAL \reg_file|Mux57~3_combout\ : std_logic;
SIGNAL \reg_file|Mux57~2_combout\ : std_logic;
SIGNAL \reg_file|Mux57~0_combout\ : std_logic;
SIGNAL \reg_file|Mux57~1_combout\ : std_logic;
SIGNAL \reg_file|Mux57~4_combout\ : std_logic;
SIGNAL \reg_file|Mux57~10_combout\ : std_logic;
SIGNAL \alu_main|Add0~26\ : std_logic;
SIGNAL \alu_main|Add0~29_sumout\ : std_logic;
SIGNAL \alu_main|Mux7~0_combout\ : std_logic;
SIGNAL \alu_main|Mux7~1_combout\ : std_logic;
SIGNAL \alu_main|Mux7~3_combout\ : std_logic;
SIGNAL \alu_main|Mux7~2_combout\ : std_logic;
SIGNAL \alu_main|Mux7~4_combout\ : std_logic;
SIGNAL \alu_main|Mux7~5_combout\ : std_logic;
SIGNAL \alu_main|Mux7~6_combout\ : std_logic;
SIGNAL \alu_main|Mux7~7_combout\ : std_logic;
SIGNAL \alu_main|Result~3_combout\ : std_logic;
SIGNAL \alu_main|Mux7~8_combout\ : std_logic;
SIGNAL \mux_jal|output[7]~7_combout\ : std_logic;
SIGNAL \reg_file|registers[0][7]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][7]~q\ : std_logic;
SIGNAL \reg_file|Mux24~6_combout\ : std_logic;
SIGNAL \reg_file|Mux24~7_combout\ : std_logic;
SIGNAL \reg_file|Mux24~5_combout\ : std_logic;
SIGNAL \reg_file|Mux24~8_combout\ : std_logic;
SIGNAL \reg_file|Mux24~9_combout\ : std_logic;
SIGNAL \reg_file|Mux24~3_combout\ : std_logic;
SIGNAL \reg_file|Mux24~2_combout\ : std_logic;
SIGNAL \reg_file|Mux24~0_combout\ : std_logic;
SIGNAL \reg_file|Mux24~1_combout\ : std_logic;
SIGNAL \reg_file|Mux24~4_combout\ : std_logic;
SIGNAL \reg_file|Mux24~10_combout\ : std_logic;
SIGNAL \sreaddata1_IDEX[7]~feeder_combout\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \mux_jr|output[6]~6_combout\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \mux_jr|output[5]~5_combout\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \mux_jr|output[4]~4_combout\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \mux_jr|output[3]~3_combout\ : std_logic;
SIGNAL \control|Mux6~0_combout\ : std_logic;
SIGNAL \sbeq_IDEX~q\ : std_logic;
SIGNAL \sbeq_EXMEM~q\ : std_logic;
SIGNAL \reset_stages~combout\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \mux_jr|output[2]~2_combout\ : std_logic;
SIGNAL \control|Mux3~0_combout\ : std_logic;
SIGNAL \sjump_IDEX~q\ : std_logic;
SIGNAL \mux_jr|output[0]~0_combout\ : std_logic;
SIGNAL \main_alu_out[0]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[1]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[2]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[3]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[4]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[5]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[6]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[7]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[8]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[9]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[10]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[11]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[12]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[13]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[14]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[15]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[16]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[17]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[18]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[19]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[20]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[21]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[22]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[23]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[24]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[25]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[26]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[27]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[28]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[29]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[30]~reg0_q\ : std_logic;
SIGNAL \main_alu_out[31]~reg0_q\ : std_logic;
SIGNAL sreaddata1_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL \pc_mips|pc_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL sinstruction_IFID : std_logic_vector(31 DOWNTO 0);
SIGNAL spc_MEMWB : std_logic_vector(31 DOWNTO 0);
SIGNAL \rom|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL spc_IFID : std_logic_vector(31 DOWNTO 0);
SIGNAL spc_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL spc_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL sreaddata2_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL sreadreg2_IDEX : std_logic_vector(4 DOWNTO 0);
SIGNAL salumainresult_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL sreadreg1_IDEX : std_logic_vector(4 DOWNTO 0);
SIGNAL salucontrol_IDEX : std_logic_vector(3 DOWNTO 0);
SIGNAL swriteregister_IDEX : std_logic_vector(4 DOWNTO 0);
SIGNAL swriteregister_EXMEM : std_logic_vector(4 DOWNTO 0);
SIGNAL swriteregister_MEMWB : std_logic_vector(4 DOWNTO 0);
SIGNAL \alu_main|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_file|ALT_INV_registers[4][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux24~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux24~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux24~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux24~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][7]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux25~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux25~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux25~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][6]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux26~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux26~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux26~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][5]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux27~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][4]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux28~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][3]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux29~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux15~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux15~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][16]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux16~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux16~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux16~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][15]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux17~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux17~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][14]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux18~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux18~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux18~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][13]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux19~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux19~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][12]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux20~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux20~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux20~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][11]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux21~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux21~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][10]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux22~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux22~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][9]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux23~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][8]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][2]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][1]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][0]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][0]~q\ : std_logic;
SIGNAL \mux_writeregister|ALT_INV_output[4]~4_combout\ : std_logic;
SIGNAL \mux_writeregister|ALT_INV_output[3]~3_combout\ : std_logic;
SIGNAL \mux_writeregister|ALT_INV_output[2]~2_combout\ : std_logic;
SIGNAL \mux_writeregister|ALT_INV_output[1]~1_combout\ : std_logic;
SIGNAL \mux_writeregister|ALT_INV_output[0]~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~62_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~58_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~26_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~58_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~54_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~54_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~50_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~86_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~82_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~78_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~74_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~70_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~66_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~62_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~58_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL ALT_INV_spc_IFID : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_spc_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL ALT_INV_spc_EXMEM : std_logic_vector(31 DOWNTO 31);
SIGNAL \alu_main|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL ALT_INV_salucontrol_IDEX : std_logic_vector(3 DOWNTO 0);
SIGNAL ALT_INV_sreaddata1_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_sreaddata2_IDEX : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_salumainresult_EXMEM : std_logic_vector(31 DOWNTO 0);
SIGNAL \alu_main|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL ALT_INV_sreadreg1_IDEX : std_logic_vector(4 DOWNTO 0);
SIGNAL ALT_INV_sreadreg2_IDEX : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_sregwrite_EXMEM~q\ : std_logic;
SIGNAL \ALT_INV_sregwrite_MEMWB~q\ : std_logic;
SIGNAL \rom|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(18 DOWNTO 12);
SIGNAL \pc_mips|ALT_INV_pc_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_sbne_EXMEM~q\ : std_logic;
SIGNAL \ALT_INV_sbeq_EXMEM~q\ : std_logic;
SIGNAL \ALT_INV_sjr_IDEX~q\ : std_logic;
SIGNAL \ALT_INV_sjump_IDEX~q\ : std_logic;
SIGNAL ALT_INV_spc_MEMWB : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_sjal_MEMWB~q\ : std_logic;
SIGNAL ALT_INV_sinstruction_IFID : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \ALT_INV_slow_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \alu_main|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~28_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~49_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~57_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~56_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~48_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~53_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~52_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~51_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~25_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~23_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~55_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~54_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~53_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~52_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~47_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~46_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~51_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~50_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~49_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~48_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~47_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~46_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~45_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~44_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~45_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~44_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~50_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~49_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~48_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~47_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~46_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~45_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~44_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~43_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~42_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~41_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~40_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~43_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~43_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~39_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux49~8_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux53~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux56~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux59~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \ALT_INV_salucontrol_IDEX~5_combout\ : std_logic;
SIGNAL \control|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \ALT_INV_salucontrol_IDEX[1]~4_combout\ : std_logic;
SIGNAL \control|ALT_INV_ALUControl[0]~3_combout\ : std_logic;
SIGNAL \ALT_INV_salucontrol_IDEX~2_combout\ : std_logic;
SIGNAL \ALT_INV_salucontrol_IDEX~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_ALUControl[3]~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_ALUControl[3]~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Jr~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALT_INV_salucontrol_IDEX~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~42_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~42_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~41_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~41_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~40_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~40_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~39_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~39_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~38_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~38_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~37_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~36_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~37_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~35_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~34_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~36_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~33_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~32_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~35_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~31_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~34_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~30_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~33_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~29_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~32_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~28_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~31_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~27_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~26_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~30_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~29_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~25_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~28_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~27_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~23_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~22_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~26_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~25_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~21_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~23_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~22_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~21_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~41_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~38_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~40_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~37_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~39_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~36_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~38_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~35_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~37_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~34_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~36_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~33_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~35_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~32_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~34_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~31_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Result~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~30_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~29_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~28_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~27_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~26_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~25_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~33_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~32_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~31_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~30_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~29_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~28_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~27_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~26_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~23_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~22_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~21_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~25_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~23_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~22_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~21_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~22_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~21_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~36_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~35_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~34_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~33_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~32_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~31_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~30_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~29_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~28_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~27_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~26_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~25_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~24_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~23_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~22_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~21_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~20_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~19_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~18_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~7_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux49~7_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~6_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~5_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~4_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~2_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftRight1~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~9_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~8_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~7_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~6_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~5_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~4_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~3_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~2_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft1~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux49~6_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux49~5_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux49~4_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux49~3_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux49~2_combout\ : std_logic;
SIGNAL \forward|ALT_INV_Mux49~1_combout\ : std_logic;
SIGNAL \forward|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL ALT_INV_swriteregister_MEMWB : std_logic_vector(4 DOWNTO 0);
SIGNAL \forward|ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL ALT_INV_swriteregister_EXMEM : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_reset_stages~combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \alu_main|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[31]~31_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[30]~30_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[29]~29_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[28]~28_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[27]~27_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[26]~26_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[25]~25_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[24]~24_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[23]~23_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[22]~22_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[21]~21_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[20]~20_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[19]~19_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[18]~18_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[17]~17_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[16]~16_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[15]~15_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[14]~14_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[13]~13_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[12]~12_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[11]~11_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[10]~10_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[9]~9_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[8]~8_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[7]~7_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[6]~6_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[5]~5_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[4]~4_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[3]~3_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[2]~2_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[1]~1_combout\ : std_logic;
SIGNAL \mux_jal|ALT_INV_output[0]~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux32~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux32~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux32~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux32~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux32~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux32~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux33~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux33~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux33~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux33~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux33~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux34~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux34~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux34~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux34~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux34~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux35~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux35~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux35~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux35~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux35~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux36~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux36~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux36~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux36~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux36~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux37~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux37~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux37~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux37~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux37~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux38~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux38~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux38~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux38~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux38~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux38~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux39~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux39~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux39~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux39~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux39~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux40~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux40~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux40~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux40~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux40~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux41~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux41~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux41~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux41~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux41~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux41~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux42~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux42~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux42~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux42~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux42~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux42~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux43~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux43~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux43~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux43~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux43~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux44~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux44~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux44~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux44~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux44~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux45~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux45~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux45~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux45~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux45~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux45~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux46~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux46~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux46~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux46~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux46~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux46~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux47~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux47~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux47~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux47~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux47~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux48~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux48~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux48~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux48~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux48~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux48~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux48~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux48~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux49~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux49~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux49~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux49~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux49~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux49~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux49~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux49~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux49~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux49~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux50~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux50~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux50~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux50~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux50~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux50~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux50~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux50~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux51~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux51~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux51~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux51~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux51~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux51~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux51~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux51~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux51~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux52~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux52~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux52~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux52~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux52~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux52~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux52~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux52~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux52~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux53~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux53~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux53~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux53~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux53~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux53~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux53~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux53~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux53~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux54~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux54~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux54~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux54~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux54~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux54~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux54~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux54~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux55~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux55~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux55~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux55~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux55~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux55~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux55~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux55~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux56~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux56~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux56~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux56~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux56~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux56~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux56~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux56~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux56~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux56~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux57~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux57~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux57~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux57~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux57~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux57~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux57~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux57~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux58~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux58~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux58~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux58~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux58~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux58~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux58~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux58~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux59~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux59~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux59~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux59~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux59~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux59~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux59~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux59~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux59~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux60~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux60~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux60~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux60~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux60~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux60~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux60~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux60~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux60~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux61~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux61~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux61~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux61~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux61~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux61~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux61~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux61~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux62~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux62~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux62~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux62~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux62~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux62~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux62~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux63~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux63~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux63~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux63~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux63~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux63~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux63~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux63~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][31]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][30]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][29]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][28]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][27]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][26]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][25]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][24]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][23]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux9~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux9~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][22]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux10~10_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux10~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux10~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][21]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux11~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][20]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux12~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux12~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux12~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][19]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux13~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux13~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[11][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[10][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[9][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[8][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[31][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[27][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[23][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[19][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[30][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[26][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[22][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[18][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[29][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[25][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[21][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[17][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[28][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[24][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[20][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[16][18]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux14~9_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux14~8_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[15][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[14][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[13][17]~q\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[12][17]~q\ : std_logic;

BEGIN

ww_reset <= reset;
ww_slow_clock <= slow_clock;
ww_fast_clock <= fast_clock;
PC_out <= ww_PC_out;
Instruction_out <= ww_Instruction_out;
Read_reg1_out <= ww_Read_reg1_out;
Read_reg2_out <= ww_Read_reg2_out;
Write_reg_out <= ww_Write_reg_out;
Read_data1_out <= ww_Read_data1_out;
Read_data2_out <= ww_Read_data2_out;
Write_data_out <= ww_Write_data_out;
main_alu_out <= ww_main_alu_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\rom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\pc_mips|pc_output\(7) & \pc_mips|pc_output\(6) & \pc_mips|pc_output\(5) & \pc_mips|pc_output\(4) & \pc_mips|pc_output\(3) & \pc_mips|pc_output\(2));

\rom|altsyncram_component|auto_generated|q_a\(0) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\rom|altsyncram_component|auto_generated|q_a\(1) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\rom|altsyncram_component|auto_generated|q_a\(2) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\rom|altsyncram_component|auto_generated|q_a\(3) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\rom|altsyncram_component|auto_generated|q_a\(4) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\rom|altsyncram_component|auto_generated|q_a\(5) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\rom|altsyncram_component|auto_generated|q_a\(6) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\rom|altsyncram_component|auto_generated|q_a\(7) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\rom|altsyncram_component|auto_generated|q_a\(8) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\rom|altsyncram_component|auto_generated|q_a\(9) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\rom|altsyncram_component|auto_generated|q_a\(10) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\rom|altsyncram_component|auto_generated|q_a\(11) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\rom|altsyncram_component|auto_generated|q_a\(12) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\rom|altsyncram_component|auto_generated|q_a\(13) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\rom|altsyncram_component|auto_generated|q_a\(14) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\rom|altsyncram_component|auto_generated|q_a\(15) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\rom|altsyncram_component|auto_generated|q_a\(16) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\rom|altsyncram_component|auto_generated|q_a\(17) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\rom|altsyncram_component|auto_generated|q_a\(18) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\rom|altsyncram_component|auto_generated|q_a\(19) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\rom|altsyncram_component|auto_generated|q_a\(20) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\rom|altsyncram_component|auto_generated|q_a\(21) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\rom|altsyncram_component|auto_generated|q_a\(22) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\rom|altsyncram_component|auto_generated|q_a\(23) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\rom|altsyncram_component|auto_generated|q_a\(24) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\rom|altsyncram_component|auto_generated|q_a\(25) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\rom|altsyncram_component|auto_generated|q_a\(26) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\rom|altsyncram_component|auto_generated|q_a\(27) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\rom|altsyncram_component|auto_generated|q_a\(28) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\rom|altsyncram_component|auto_generated|q_a\(29) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\rom|altsyncram_component|auto_generated|q_a\(30) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\rom|altsyncram_component|auto_generated|q_a\(31) <= \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);
\reg_file|ALT_INV_registers[4][8]~q\ <= NOT \reg_file|registers[4][8]~q\;
\reg_file|ALT_INV_Mux23~7_combout\ <= NOT \reg_file|Mux23~7_combout\;
\reg_file|ALT_INV_registers[15][8]~q\ <= NOT \reg_file|registers[15][8]~q\;
\reg_file|ALT_INV_registers[14][8]~q\ <= NOT \reg_file|registers[14][8]~q\;
\reg_file|ALT_INV_registers[13][8]~q\ <= NOT \reg_file|registers[13][8]~q\;
\reg_file|ALT_INV_registers[12][8]~q\ <= NOT \reg_file|registers[12][8]~q\;
\reg_file|ALT_INV_Mux23~6_combout\ <= NOT \reg_file|Mux23~6_combout\;
\reg_file|ALT_INV_registers[3][8]~q\ <= NOT \reg_file|registers[3][8]~q\;
\reg_file|ALT_INV_registers[2][8]~q\ <= NOT \reg_file|registers[2][8]~q\;
\reg_file|ALT_INV_registers[1][8]~q\ <= NOT \reg_file|registers[1][8]~q\;
\reg_file|ALT_INV_registers[0][8]~q\ <= NOT \reg_file|registers[0][8]~q\;
\reg_file|ALT_INV_Mux23~5_combout\ <= NOT \reg_file|Mux23~5_combout\;
\reg_file|ALT_INV_registers[11][8]~q\ <= NOT \reg_file|registers[11][8]~q\;
\reg_file|ALT_INV_registers[10][8]~q\ <= NOT \reg_file|registers[10][8]~q\;
\reg_file|ALT_INV_registers[9][8]~q\ <= NOT \reg_file|registers[9][8]~q\;
\reg_file|ALT_INV_registers[8][8]~q\ <= NOT \reg_file|registers[8][8]~q\;
\reg_file|ALT_INV_Mux23~4_combout\ <= NOT \reg_file|Mux23~4_combout\;
\reg_file|ALT_INV_Mux23~3_combout\ <= NOT \reg_file|Mux23~3_combout\;
\reg_file|ALT_INV_registers[31][8]~q\ <= NOT \reg_file|registers[31][8]~q\;
\reg_file|ALT_INV_registers[27][8]~q\ <= NOT \reg_file|registers[27][8]~q\;
\reg_file|ALT_INV_registers[23][8]~q\ <= NOT \reg_file|registers[23][8]~q\;
\reg_file|ALT_INV_registers[19][8]~q\ <= NOT \reg_file|registers[19][8]~q\;
\reg_file|ALT_INV_Mux23~2_combout\ <= NOT \reg_file|Mux23~2_combout\;
\reg_file|ALT_INV_registers[30][8]~q\ <= NOT \reg_file|registers[30][8]~q\;
\reg_file|ALT_INV_registers[26][8]~q\ <= NOT \reg_file|registers[26][8]~q\;
\reg_file|ALT_INV_registers[22][8]~q\ <= NOT \reg_file|registers[22][8]~q\;
\reg_file|ALT_INV_registers[18][8]~q\ <= NOT \reg_file|registers[18][8]~q\;
\reg_file|ALT_INV_Mux23~1_combout\ <= NOT \reg_file|Mux23~1_combout\;
\reg_file|ALT_INV_registers[29][8]~q\ <= NOT \reg_file|registers[29][8]~q\;
\reg_file|ALT_INV_registers[25][8]~q\ <= NOT \reg_file|registers[25][8]~q\;
\reg_file|ALT_INV_registers[21][8]~q\ <= NOT \reg_file|registers[21][8]~q\;
\reg_file|ALT_INV_registers[17][8]~q\ <= NOT \reg_file|registers[17][8]~q\;
\reg_file|ALT_INV_Mux23~0_combout\ <= NOT \reg_file|Mux23~0_combout\;
\reg_file|ALT_INV_registers[28][8]~q\ <= NOT \reg_file|registers[28][8]~q\;
\reg_file|ALT_INV_registers[24][8]~q\ <= NOT \reg_file|registers[24][8]~q\;
\reg_file|ALT_INV_registers[20][8]~q\ <= NOT \reg_file|registers[20][8]~q\;
\reg_file|ALT_INV_registers[16][8]~q\ <= NOT \reg_file|registers[16][8]~q\;
\reg_file|ALT_INV_Mux24~10_combout\ <= NOT \reg_file|Mux24~10_combout\;
\reg_file|ALT_INV_Mux24~9_combout\ <= NOT \reg_file|Mux24~9_combout\;
\reg_file|ALT_INV_Mux24~8_combout\ <= NOT \reg_file|Mux24~8_combout\;
\reg_file|ALT_INV_registers[7][7]~q\ <= NOT \reg_file|registers[7][7]~q\;
\reg_file|ALT_INV_registers[6][7]~q\ <= NOT \reg_file|registers[6][7]~q\;
\reg_file|ALT_INV_registers[5][7]~q\ <= NOT \reg_file|registers[5][7]~q\;
\reg_file|ALT_INV_registers[4][7]~q\ <= NOT \reg_file|registers[4][7]~q\;
\reg_file|ALT_INV_Mux24~7_combout\ <= NOT \reg_file|Mux24~7_combout\;
\reg_file|ALT_INV_registers[15][7]~q\ <= NOT \reg_file|registers[15][7]~q\;
\reg_file|ALT_INV_registers[14][7]~q\ <= NOT \reg_file|registers[14][7]~q\;
\reg_file|ALT_INV_registers[13][7]~q\ <= NOT \reg_file|registers[13][7]~q\;
\reg_file|ALT_INV_registers[12][7]~q\ <= NOT \reg_file|registers[12][7]~q\;
\reg_file|ALT_INV_Mux24~6_combout\ <= NOT \reg_file|Mux24~6_combout\;
\reg_file|ALT_INV_registers[3][7]~q\ <= NOT \reg_file|registers[3][7]~q\;
\reg_file|ALT_INV_registers[2][7]~q\ <= NOT \reg_file|registers[2][7]~q\;
\reg_file|ALT_INV_registers[1][7]~q\ <= NOT \reg_file|registers[1][7]~q\;
\reg_file|ALT_INV_registers[0][7]~q\ <= NOT \reg_file|registers[0][7]~q\;
\reg_file|ALT_INV_Mux24~5_combout\ <= NOT \reg_file|Mux24~5_combout\;
\reg_file|ALT_INV_registers[11][7]~q\ <= NOT \reg_file|registers[11][7]~q\;
\reg_file|ALT_INV_registers[10][7]~q\ <= NOT \reg_file|registers[10][7]~q\;
\reg_file|ALT_INV_registers[9][7]~q\ <= NOT \reg_file|registers[9][7]~q\;
\reg_file|ALT_INV_registers[8][7]~q\ <= NOT \reg_file|registers[8][7]~q\;
\reg_file|ALT_INV_Mux24~4_combout\ <= NOT \reg_file|Mux24~4_combout\;
\reg_file|ALT_INV_Mux24~3_combout\ <= NOT \reg_file|Mux24~3_combout\;
\reg_file|ALT_INV_registers[31][7]~q\ <= NOT \reg_file|registers[31][7]~q\;
\reg_file|ALT_INV_registers[27][7]~q\ <= NOT \reg_file|registers[27][7]~q\;
\reg_file|ALT_INV_registers[23][7]~q\ <= NOT \reg_file|registers[23][7]~q\;
\reg_file|ALT_INV_registers[19][7]~q\ <= NOT \reg_file|registers[19][7]~q\;
\reg_file|ALT_INV_Mux24~2_combout\ <= NOT \reg_file|Mux24~2_combout\;
\reg_file|ALT_INV_registers[30][7]~q\ <= NOT \reg_file|registers[30][7]~q\;
\reg_file|ALT_INV_registers[26][7]~q\ <= NOT \reg_file|registers[26][7]~q\;
\reg_file|ALT_INV_registers[22][7]~q\ <= NOT \reg_file|registers[22][7]~q\;
\reg_file|ALT_INV_registers[18][7]~q\ <= NOT \reg_file|registers[18][7]~q\;
\reg_file|ALT_INV_Mux24~1_combout\ <= NOT \reg_file|Mux24~1_combout\;
\reg_file|ALT_INV_registers[29][7]~q\ <= NOT \reg_file|registers[29][7]~q\;
\reg_file|ALT_INV_registers[25][7]~q\ <= NOT \reg_file|registers[25][7]~q\;
\reg_file|ALT_INV_registers[21][7]~q\ <= NOT \reg_file|registers[21][7]~q\;
\reg_file|ALT_INV_registers[17][7]~q\ <= NOT \reg_file|registers[17][7]~q\;
\reg_file|ALT_INV_Mux24~0_combout\ <= NOT \reg_file|Mux24~0_combout\;
\reg_file|ALT_INV_registers[28][7]~q\ <= NOT \reg_file|registers[28][7]~q\;
\reg_file|ALT_INV_registers[24][7]~q\ <= NOT \reg_file|registers[24][7]~q\;
\reg_file|ALT_INV_registers[20][7]~q\ <= NOT \reg_file|registers[20][7]~q\;
\reg_file|ALT_INV_registers[16][7]~q\ <= NOT \reg_file|registers[16][7]~q\;
\reg_file|ALT_INV_Mux25~9_combout\ <= NOT \reg_file|Mux25~9_combout\;
\reg_file|ALT_INV_Mux25~8_combout\ <= NOT \reg_file|Mux25~8_combout\;
\reg_file|ALT_INV_registers[7][6]~q\ <= NOT \reg_file|registers[7][6]~q\;
\reg_file|ALT_INV_registers[6][6]~q\ <= NOT \reg_file|registers[6][6]~q\;
\reg_file|ALT_INV_registers[5][6]~q\ <= NOT \reg_file|registers[5][6]~q\;
\reg_file|ALT_INV_registers[4][6]~q\ <= NOT \reg_file|registers[4][6]~q\;
\reg_file|ALT_INV_Mux25~7_combout\ <= NOT \reg_file|Mux25~7_combout\;
\reg_file|ALT_INV_registers[15][6]~q\ <= NOT \reg_file|registers[15][6]~q\;
\reg_file|ALT_INV_registers[14][6]~q\ <= NOT \reg_file|registers[14][6]~q\;
\reg_file|ALT_INV_registers[13][6]~q\ <= NOT \reg_file|registers[13][6]~q\;
\reg_file|ALT_INV_registers[12][6]~q\ <= NOT \reg_file|registers[12][6]~q\;
\reg_file|ALT_INV_Mux25~6_combout\ <= NOT \reg_file|Mux25~6_combout\;
\reg_file|ALT_INV_registers[3][6]~q\ <= NOT \reg_file|registers[3][6]~q\;
\reg_file|ALT_INV_registers[2][6]~q\ <= NOT \reg_file|registers[2][6]~q\;
\reg_file|ALT_INV_registers[1][6]~q\ <= NOT \reg_file|registers[1][6]~q\;
\reg_file|ALT_INV_registers[0][6]~q\ <= NOT \reg_file|registers[0][6]~q\;
\reg_file|ALT_INV_Mux25~5_combout\ <= NOT \reg_file|Mux25~5_combout\;
\reg_file|ALT_INV_registers[11][6]~q\ <= NOT \reg_file|registers[11][6]~q\;
\reg_file|ALT_INV_registers[10][6]~q\ <= NOT \reg_file|registers[10][6]~q\;
\reg_file|ALT_INV_registers[9][6]~q\ <= NOT \reg_file|registers[9][6]~q\;
\reg_file|ALT_INV_registers[8][6]~q\ <= NOT \reg_file|registers[8][6]~q\;
\reg_file|ALT_INV_Mux25~4_combout\ <= NOT \reg_file|Mux25~4_combout\;
\reg_file|ALT_INV_Mux25~3_combout\ <= NOT \reg_file|Mux25~3_combout\;
\reg_file|ALT_INV_registers[31][6]~q\ <= NOT \reg_file|registers[31][6]~q\;
\reg_file|ALT_INV_registers[27][6]~q\ <= NOT \reg_file|registers[27][6]~q\;
\reg_file|ALT_INV_registers[23][6]~q\ <= NOT \reg_file|registers[23][6]~q\;
\reg_file|ALT_INV_registers[19][6]~q\ <= NOT \reg_file|registers[19][6]~q\;
\reg_file|ALT_INV_Mux25~2_combout\ <= NOT \reg_file|Mux25~2_combout\;
\reg_file|ALT_INV_registers[30][6]~q\ <= NOT \reg_file|registers[30][6]~q\;
\reg_file|ALT_INV_registers[26][6]~q\ <= NOT \reg_file|registers[26][6]~q\;
\reg_file|ALT_INV_registers[22][6]~q\ <= NOT \reg_file|registers[22][6]~q\;
\reg_file|ALT_INV_registers[18][6]~q\ <= NOT \reg_file|registers[18][6]~q\;
\reg_file|ALT_INV_Mux25~1_combout\ <= NOT \reg_file|Mux25~1_combout\;
\reg_file|ALT_INV_registers[29][6]~q\ <= NOT \reg_file|registers[29][6]~q\;
\reg_file|ALT_INV_registers[25][6]~q\ <= NOT \reg_file|registers[25][6]~q\;
\reg_file|ALT_INV_registers[21][6]~q\ <= NOT \reg_file|registers[21][6]~q\;
\reg_file|ALT_INV_registers[17][6]~q\ <= NOT \reg_file|registers[17][6]~q\;
\reg_file|ALT_INV_Mux25~0_combout\ <= NOT \reg_file|Mux25~0_combout\;
\reg_file|ALT_INV_registers[28][6]~q\ <= NOT \reg_file|registers[28][6]~q\;
\reg_file|ALT_INV_registers[24][6]~q\ <= NOT \reg_file|registers[24][6]~q\;
\reg_file|ALT_INV_registers[20][6]~q\ <= NOT \reg_file|registers[20][6]~q\;
\reg_file|ALT_INV_registers[16][6]~q\ <= NOT \reg_file|registers[16][6]~q\;
\reg_file|ALT_INV_Mux26~9_combout\ <= NOT \reg_file|Mux26~9_combout\;
\reg_file|ALT_INV_Mux26~8_combout\ <= NOT \reg_file|Mux26~8_combout\;
\reg_file|ALT_INV_registers[7][5]~q\ <= NOT \reg_file|registers[7][5]~q\;
\reg_file|ALT_INV_registers[6][5]~q\ <= NOT \reg_file|registers[6][5]~q\;
\reg_file|ALT_INV_registers[5][5]~q\ <= NOT \reg_file|registers[5][5]~q\;
\reg_file|ALT_INV_registers[4][5]~q\ <= NOT \reg_file|registers[4][5]~q\;
\reg_file|ALT_INV_Mux26~7_combout\ <= NOT \reg_file|Mux26~7_combout\;
\reg_file|ALT_INV_registers[15][5]~q\ <= NOT \reg_file|registers[15][5]~q\;
\reg_file|ALT_INV_registers[14][5]~q\ <= NOT \reg_file|registers[14][5]~q\;
\reg_file|ALT_INV_registers[13][5]~q\ <= NOT \reg_file|registers[13][5]~q\;
\reg_file|ALT_INV_registers[12][5]~q\ <= NOT \reg_file|registers[12][5]~q\;
\reg_file|ALT_INV_Mux26~6_combout\ <= NOT \reg_file|Mux26~6_combout\;
\reg_file|ALT_INV_registers[3][5]~q\ <= NOT \reg_file|registers[3][5]~q\;
\reg_file|ALT_INV_registers[2][5]~q\ <= NOT \reg_file|registers[2][5]~q\;
\reg_file|ALT_INV_registers[1][5]~q\ <= NOT \reg_file|registers[1][5]~q\;
\reg_file|ALT_INV_registers[0][5]~q\ <= NOT \reg_file|registers[0][5]~q\;
\reg_file|ALT_INV_Mux26~5_combout\ <= NOT \reg_file|Mux26~5_combout\;
\reg_file|ALT_INV_registers[11][5]~q\ <= NOT \reg_file|registers[11][5]~q\;
\reg_file|ALT_INV_registers[10][5]~q\ <= NOT \reg_file|registers[10][5]~q\;
\reg_file|ALT_INV_registers[9][5]~q\ <= NOT \reg_file|registers[9][5]~q\;
\reg_file|ALT_INV_registers[8][5]~q\ <= NOT \reg_file|registers[8][5]~q\;
\reg_file|ALT_INV_Mux26~4_combout\ <= NOT \reg_file|Mux26~4_combout\;
\reg_file|ALT_INV_Mux26~3_combout\ <= NOT \reg_file|Mux26~3_combout\;
\reg_file|ALT_INV_registers[31][5]~q\ <= NOT \reg_file|registers[31][5]~q\;
\reg_file|ALT_INV_registers[27][5]~q\ <= NOT \reg_file|registers[27][5]~q\;
\reg_file|ALT_INV_registers[23][5]~q\ <= NOT \reg_file|registers[23][5]~q\;
\reg_file|ALT_INV_registers[19][5]~q\ <= NOT \reg_file|registers[19][5]~q\;
\reg_file|ALT_INV_Mux26~2_combout\ <= NOT \reg_file|Mux26~2_combout\;
\reg_file|ALT_INV_registers[30][5]~q\ <= NOT \reg_file|registers[30][5]~q\;
\reg_file|ALT_INV_registers[26][5]~q\ <= NOT \reg_file|registers[26][5]~q\;
\reg_file|ALT_INV_registers[22][5]~q\ <= NOT \reg_file|registers[22][5]~q\;
\reg_file|ALT_INV_registers[18][5]~q\ <= NOT \reg_file|registers[18][5]~q\;
\reg_file|ALT_INV_Mux26~1_combout\ <= NOT \reg_file|Mux26~1_combout\;
\reg_file|ALT_INV_registers[29][5]~q\ <= NOT \reg_file|registers[29][5]~q\;
\reg_file|ALT_INV_registers[25][5]~q\ <= NOT \reg_file|registers[25][5]~q\;
\reg_file|ALT_INV_registers[21][5]~q\ <= NOT \reg_file|registers[21][5]~q\;
\reg_file|ALT_INV_registers[17][5]~q\ <= NOT \reg_file|registers[17][5]~q\;
\reg_file|ALT_INV_Mux26~0_combout\ <= NOT \reg_file|Mux26~0_combout\;
\reg_file|ALT_INV_registers[28][5]~q\ <= NOT \reg_file|registers[28][5]~q\;
\reg_file|ALT_INV_registers[24][5]~q\ <= NOT \reg_file|registers[24][5]~q\;
\reg_file|ALT_INV_registers[20][5]~q\ <= NOT \reg_file|registers[20][5]~q\;
\reg_file|ALT_INV_registers[16][5]~q\ <= NOT \reg_file|registers[16][5]~q\;
\reg_file|ALT_INV_Mux27~9_combout\ <= NOT \reg_file|Mux27~9_combout\;
\reg_file|ALT_INV_Mux27~8_combout\ <= NOT \reg_file|Mux27~8_combout\;
\reg_file|ALT_INV_registers[7][4]~q\ <= NOT \reg_file|registers[7][4]~q\;
\reg_file|ALT_INV_registers[6][4]~q\ <= NOT \reg_file|registers[6][4]~q\;
\reg_file|ALT_INV_registers[5][4]~q\ <= NOT \reg_file|registers[5][4]~q\;
\reg_file|ALT_INV_registers[4][4]~q\ <= NOT \reg_file|registers[4][4]~q\;
\reg_file|ALT_INV_Mux27~7_combout\ <= NOT \reg_file|Mux27~7_combout\;
\reg_file|ALT_INV_registers[15][4]~q\ <= NOT \reg_file|registers[15][4]~q\;
\reg_file|ALT_INV_registers[14][4]~q\ <= NOT \reg_file|registers[14][4]~q\;
\reg_file|ALT_INV_registers[13][4]~q\ <= NOT \reg_file|registers[13][4]~q\;
\reg_file|ALT_INV_registers[12][4]~q\ <= NOT \reg_file|registers[12][4]~q\;
\reg_file|ALT_INV_Mux27~6_combout\ <= NOT \reg_file|Mux27~6_combout\;
\reg_file|ALT_INV_registers[3][4]~q\ <= NOT \reg_file|registers[3][4]~q\;
\reg_file|ALT_INV_registers[2][4]~q\ <= NOT \reg_file|registers[2][4]~q\;
\reg_file|ALT_INV_registers[1][4]~q\ <= NOT \reg_file|registers[1][4]~q\;
\reg_file|ALT_INV_registers[0][4]~q\ <= NOT \reg_file|registers[0][4]~q\;
\reg_file|ALT_INV_Mux27~5_combout\ <= NOT \reg_file|Mux27~5_combout\;
\reg_file|ALT_INV_registers[11][4]~q\ <= NOT \reg_file|registers[11][4]~q\;
\reg_file|ALT_INV_registers[10][4]~q\ <= NOT \reg_file|registers[10][4]~q\;
\reg_file|ALT_INV_registers[9][4]~q\ <= NOT \reg_file|registers[9][4]~q\;
\reg_file|ALT_INV_registers[8][4]~q\ <= NOT \reg_file|registers[8][4]~q\;
\reg_file|ALT_INV_Mux27~4_combout\ <= NOT \reg_file|Mux27~4_combout\;
\reg_file|ALT_INV_Mux27~3_combout\ <= NOT \reg_file|Mux27~3_combout\;
\reg_file|ALT_INV_registers[31][4]~q\ <= NOT \reg_file|registers[31][4]~q\;
\reg_file|ALT_INV_registers[27][4]~q\ <= NOT \reg_file|registers[27][4]~q\;
\reg_file|ALT_INV_registers[23][4]~q\ <= NOT \reg_file|registers[23][4]~q\;
\reg_file|ALT_INV_registers[19][4]~q\ <= NOT \reg_file|registers[19][4]~q\;
\reg_file|ALT_INV_Mux27~2_combout\ <= NOT \reg_file|Mux27~2_combout\;
\reg_file|ALT_INV_registers[30][4]~q\ <= NOT \reg_file|registers[30][4]~q\;
\reg_file|ALT_INV_registers[26][4]~q\ <= NOT \reg_file|registers[26][4]~q\;
\reg_file|ALT_INV_registers[22][4]~q\ <= NOT \reg_file|registers[22][4]~q\;
\reg_file|ALT_INV_registers[18][4]~q\ <= NOT \reg_file|registers[18][4]~q\;
\reg_file|ALT_INV_Mux27~1_combout\ <= NOT \reg_file|Mux27~1_combout\;
\reg_file|ALT_INV_registers[29][4]~q\ <= NOT \reg_file|registers[29][4]~q\;
\reg_file|ALT_INV_registers[25][4]~q\ <= NOT \reg_file|registers[25][4]~q\;
\reg_file|ALT_INV_registers[21][4]~q\ <= NOT \reg_file|registers[21][4]~q\;
\reg_file|ALT_INV_registers[17][4]~q\ <= NOT \reg_file|registers[17][4]~q\;
\reg_file|ALT_INV_Mux27~0_combout\ <= NOT \reg_file|Mux27~0_combout\;
\reg_file|ALT_INV_registers[28][4]~q\ <= NOT \reg_file|registers[28][4]~q\;
\reg_file|ALT_INV_registers[24][4]~q\ <= NOT \reg_file|registers[24][4]~q\;
\reg_file|ALT_INV_registers[20][4]~q\ <= NOT \reg_file|registers[20][4]~q\;
\reg_file|ALT_INV_registers[16][4]~q\ <= NOT \reg_file|registers[16][4]~q\;
\reg_file|ALT_INV_Mux28~10_combout\ <= NOT \reg_file|Mux28~10_combout\;
\reg_file|ALT_INV_Mux28~9_combout\ <= NOT \reg_file|Mux28~9_combout\;
\reg_file|ALT_INV_Mux28~8_combout\ <= NOT \reg_file|Mux28~8_combout\;
\reg_file|ALT_INV_registers[7][3]~q\ <= NOT \reg_file|registers[7][3]~q\;
\reg_file|ALT_INV_registers[6][3]~q\ <= NOT \reg_file|registers[6][3]~q\;
\reg_file|ALT_INV_registers[5][3]~q\ <= NOT \reg_file|registers[5][3]~q\;
\reg_file|ALT_INV_registers[4][3]~q\ <= NOT \reg_file|registers[4][3]~q\;
\reg_file|ALT_INV_Mux28~7_combout\ <= NOT \reg_file|Mux28~7_combout\;
\reg_file|ALT_INV_registers[15][3]~q\ <= NOT \reg_file|registers[15][3]~q\;
\reg_file|ALT_INV_registers[14][3]~q\ <= NOT \reg_file|registers[14][3]~q\;
\reg_file|ALT_INV_registers[13][3]~q\ <= NOT \reg_file|registers[13][3]~q\;
\reg_file|ALT_INV_registers[12][3]~q\ <= NOT \reg_file|registers[12][3]~q\;
\reg_file|ALT_INV_Mux28~6_combout\ <= NOT \reg_file|Mux28~6_combout\;
\reg_file|ALT_INV_registers[3][3]~q\ <= NOT \reg_file|registers[3][3]~q\;
\reg_file|ALT_INV_registers[2][3]~q\ <= NOT \reg_file|registers[2][3]~q\;
\reg_file|ALT_INV_registers[1][3]~q\ <= NOT \reg_file|registers[1][3]~q\;
\reg_file|ALT_INV_registers[0][3]~q\ <= NOT \reg_file|registers[0][3]~q\;
\reg_file|ALT_INV_Mux28~5_combout\ <= NOT \reg_file|Mux28~5_combout\;
\reg_file|ALT_INV_registers[11][3]~q\ <= NOT \reg_file|registers[11][3]~q\;
\reg_file|ALT_INV_registers[10][3]~q\ <= NOT \reg_file|registers[10][3]~q\;
\reg_file|ALT_INV_registers[9][3]~q\ <= NOT \reg_file|registers[9][3]~q\;
\reg_file|ALT_INV_registers[8][3]~q\ <= NOT \reg_file|registers[8][3]~q\;
\reg_file|ALT_INV_Mux28~4_combout\ <= NOT \reg_file|Mux28~4_combout\;
\reg_file|ALT_INV_Mux28~3_combout\ <= NOT \reg_file|Mux28~3_combout\;
\reg_file|ALT_INV_registers[31][3]~q\ <= NOT \reg_file|registers[31][3]~q\;
\reg_file|ALT_INV_registers[27][3]~q\ <= NOT \reg_file|registers[27][3]~q\;
\reg_file|ALT_INV_registers[23][3]~q\ <= NOT \reg_file|registers[23][3]~q\;
\reg_file|ALT_INV_registers[19][3]~q\ <= NOT \reg_file|registers[19][3]~q\;
\reg_file|ALT_INV_Mux28~2_combout\ <= NOT \reg_file|Mux28~2_combout\;
\reg_file|ALT_INV_registers[30][3]~q\ <= NOT \reg_file|registers[30][3]~q\;
\reg_file|ALT_INV_registers[26][3]~q\ <= NOT \reg_file|registers[26][3]~q\;
\reg_file|ALT_INV_registers[22][3]~q\ <= NOT \reg_file|registers[22][3]~q\;
\reg_file|ALT_INV_registers[18][3]~q\ <= NOT \reg_file|registers[18][3]~q\;
\reg_file|ALT_INV_Mux28~1_combout\ <= NOT \reg_file|Mux28~1_combout\;
\reg_file|ALT_INV_registers[29][3]~q\ <= NOT \reg_file|registers[29][3]~q\;
\reg_file|ALT_INV_registers[25][3]~q\ <= NOT \reg_file|registers[25][3]~q\;
\reg_file|ALT_INV_registers[21][3]~q\ <= NOT \reg_file|registers[21][3]~q\;
\reg_file|ALT_INV_registers[17][3]~q\ <= NOT \reg_file|registers[17][3]~q\;
\reg_file|ALT_INV_Mux28~0_combout\ <= NOT \reg_file|Mux28~0_combout\;
\reg_file|ALT_INV_registers[28][3]~q\ <= NOT \reg_file|registers[28][3]~q\;
\reg_file|ALT_INV_registers[24][3]~q\ <= NOT \reg_file|registers[24][3]~q\;
\reg_file|ALT_INV_registers[20][3]~q\ <= NOT \reg_file|registers[20][3]~q\;
\reg_file|ALT_INV_registers[16][3]~q\ <= NOT \reg_file|registers[16][3]~q\;
\reg_file|ALT_INV_Mux29~9_combout\ <= NOT \reg_file|Mux29~9_combout\;
\reg_file|ALT_INV_Mux14~6_combout\ <= NOT \reg_file|Mux14~6_combout\;
\reg_file|ALT_INV_registers[3][17]~q\ <= NOT \reg_file|registers[3][17]~q\;
\reg_file|ALT_INV_registers[2][17]~q\ <= NOT \reg_file|registers[2][17]~q\;
\reg_file|ALT_INV_registers[1][17]~q\ <= NOT \reg_file|registers[1][17]~q\;
\reg_file|ALT_INV_registers[0][17]~q\ <= NOT \reg_file|registers[0][17]~q\;
\reg_file|ALT_INV_Mux14~5_combout\ <= NOT \reg_file|Mux14~5_combout\;
\reg_file|ALT_INV_registers[11][17]~q\ <= NOT \reg_file|registers[11][17]~q\;
\reg_file|ALT_INV_registers[10][17]~q\ <= NOT \reg_file|registers[10][17]~q\;
\reg_file|ALT_INV_registers[9][17]~q\ <= NOT \reg_file|registers[9][17]~q\;
\reg_file|ALT_INV_registers[8][17]~q\ <= NOT \reg_file|registers[8][17]~q\;
\reg_file|ALT_INV_Mux14~4_combout\ <= NOT \reg_file|Mux14~4_combout\;
\reg_file|ALT_INV_Mux14~3_combout\ <= NOT \reg_file|Mux14~3_combout\;
\reg_file|ALT_INV_registers[31][17]~q\ <= NOT \reg_file|registers[31][17]~q\;
\reg_file|ALT_INV_registers[27][17]~q\ <= NOT \reg_file|registers[27][17]~q\;
\reg_file|ALT_INV_registers[23][17]~q\ <= NOT \reg_file|registers[23][17]~q\;
\reg_file|ALT_INV_registers[19][17]~q\ <= NOT \reg_file|registers[19][17]~q\;
\reg_file|ALT_INV_Mux14~2_combout\ <= NOT \reg_file|Mux14~2_combout\;
\reg_file|ALT_INV_registers[30][17]~q\ <= NOT \reg_file|registers[30][17]~q\;
\reg_file|ALT_INV_registers[26][17]~q\ <= NOT \reg_file|registers[26][17]~q\;
\reg_file|ALT_INV_registers[22][17]~q\ <= NOT \reg_file|registers[22][17]~q\;
\reg_file|ALT_INV_registers[18][17]~q\ <= NOT \reg_file|registers[18][17]~q\;
\reg_file|ALT_INV_Mux14~1_combout\ <= NOT \reg_file|Mux14~1_combout\;
\reg_file|ALT_INV_registers[29][17]~q\ <= NOT \reg_file|registers[29][17]~q\;
\reg_file|ALT_INV_registers[25][17]~q\ <= NOT \reg_file|registers[25][17]~q\;
\reg_file|ALT_INV_registers[21][17]~q\ <= NOT \reg_file|registers[21][17]~q\;
\reg_file|ALT_INV_registers[17][17]~q\ <= NOT \reg_file|registers[17][17]~q\;
\reg_file|ALT_INV_Mux14~0_combout\ <= NOT \reg_file|Mux14~0_combout\;
\reg_file|ALT_INV_registers[28][17]~q\ <= NOT \reg_file|registers[28][17]~q\;
\reg_file|ALT_INV_registers[24][17]~q\ <= NOT \reg_file|registers[24][17]~q\;
\reg_file|ALT_INV_registers[20][17]~q\ <= NOT \reg_file|registers[20][17]~q\;
\reg_file|ALT_INV_registers[16][17]~q\ <= NOT \reg_file|registers[16][17]~q\;
\reg_file|ALT_INV_Mux15~9_combout\ <= NOT \reg_file|Mux15~9_combout\;
\reg_file|ALT_INV_Mux15~8_combout\ <= NOT \reg_file|Mux15~8_combout\;
\reg_file|ALT_INV_registers[7][16]~q\ <= NOT \reg_file|registers[7][16]~q\;
\reg_file|ALT_INV_registers[6][16]~q\ <= NOT \reg_file|registers[6][16]~q\;
\reg_file|ALT_INV_registers[5][16]~q\ <= NOT \reg_file|registers[5][16]~q\;
\reg_file|ALT_INV_registers[4][16]~q\ <= NOT \reg_file|registers[4][16]~q\;
\reg_file|ALT_INV_Mux15~7_combout\ <= NOT \reg_file|Mux15~7_combout\;
\reg_file|ALT_INV_registers[15][16]~q\ <= NOT \reg_file|registers[15][16]~q\;
\reg_file|ALT_INV_registers[14][16]~q\ <= NOT \reg_file|registers[14][16]~q\;
\reg_file|ALT_INV_registers[13][16]~q\ <= NOT \reg_file|registers[13][16]~q\;
\reg_file|ALT_INV_registers[12][16]~q\ <= NOT \reg_file|registers[12][16]~q\;
\reg_file|ALT_INV_Mux15~6_combout\ <= NOT \reg_file|Mux15~6_combout\;
\reg_file|ALT_INV_registers[3][16]~q\ <= NOT \reg_file|registers[3][16]~q\;
\reg_file|ALT_INV_registers[2][16]~q\ <= NOT \reg_file|registers[2][16]~q\;
\reg_file|ALT_INV_registers[1][16]~q\ <= NOT \reg_file|registers[1][16]~q\;
\reg_file|ALT_INV_registers[0][16]~q\ <= NOT \reg_file|registers[0][16]~q\;
\reg_file|ALT_INV_Mux15~5_combout\ <= NOT \reg_file|Mux15~5_combout\;
\reg_file|ALT_INV_registers[11][16]~q\ <= NOT \reg_file|registers[11][16]~q\;
\reg_file|ALT_INV_registers[10][16]~q\ <= NOT \reg_file|registers[10][16]~q\;
\reg_file|ALT_INV_registers[9][16]~q\ <= NOT \reg_file|registers[9][16]~q\;
\reg_file|ALT_INV_registers[8][16]~q\ <= NOT \reg_file|registers[8][16]~q\;
\reg_file|ALT_INV_Mux15~4_combout\ <= NOT \reg_file|Mux15~4_combout\;
\reg_file|ALT_INV_Mux15~3_combout\ <= NOT \reg_file|Mux15~3_combout\;
\reg_file|ALT_INV_registers[31][16]~q\ <= NOT \reg_file|registers[31][16]~q\;
\reg_file|ALT_INV_registers[27][16]~q\ <= NOT \reg_file|registers[27][16]~q\;
\reg_file|ALT_INV_registers[23][16]~q\ <= NOT \reg_file|registers[23][16]~q\;
\reg_file|ALT_INV_registers[19][16]~q\ <= NOT \reg_file|registers[19][16]~q\;
\reg_file|ALT_INV_Mux15~2_combout\ <= NOT \reg_file|Mux15~2_combout\;
\reg_file|ALT_INV_registers[30][16]~q\ <= NOT \reg_file|registers[30][16]~q\;
\reg_file|ALT_INV_registers[26][16]~q\ <= NOT \reg_file|registers[26][16]~q\;
\reg_file|ALT_INV_registers[22][16]~q\ <= NOT \reg_file|registers[22][16]~q\;
\reg_file|ALT_INV_registers[18][16]~q\ <= NOT \reg_file|registers[18][16]~q\;
\reg_file|ALT_INV_Mux15~1_combout\ <= NOT \reg_file|Mux15~1_combout\;
\reg_file|ALT_INV_registers[29][16]~q\ <= NOT \reg_file|registers[29][16]~q\;
\reg_file|ALT_INV_registers[25][16]~q\ <= NOT \reg_file|registers[25][16]~q\;
\reg_file|ALT_INV_registers[21][16]~q\ <= NOT \reg_file|registers[21][16]~q\;
\reg_file|ALT_INV_registers[17][16]~q\ <= NOT \reg_file|registers[17][16]~q\;
\reg_file|ALT_INV_Mux15~0_combout\ <= NOT \reg_file|Mux15~0_combout\;
\reg_file|ALT_INV_registers[28][16]~q\ <= NOT \reg_file|registers[28][16]~q\;
\reg_file|ALT_INV_registers[24][16]~q\ <= NOT \reg_file|registers[24][16]~q\;
\reg_file|ALT_INV_registers[20][16]~q\ <= NOT \reg_file|registers[20][16]~q\;
\reg_file|ALT_INV_registers[16][16]~q\ <= NOT \reg_file|registers[16][16]~q\;
\reg_file|ALT_INV_Mux16~9_combout\ <= NOT \reg_file|Mux16~9_combout\;
\reg_file|ALT_INV_Mux16~8_combout\ <= NOT \reg_file|Mux16~8_combout\;
\reg_file|ALT_INV_registers[7][15]~q\ <= NOT \reg_file|registers[7][15]~q\;
\reg_file|ALT_INV_registers[6][15]~q\ <= NOT \reg_file|registers[6][15]~q\;
\reg_file|ALT_INV_registers[5][15]~q\ <= NOT \reg_file|registers[5][15]~q\;
\reg_file|ALT_INV_registers[4][15]~q\ <= NOT \reg_file|registers[4][15]~q\;
\reg_file|ALT_INV_Mux16~7_combout\ <= NOT \reg_file|Mux16~7_combout\;
\reg_file|ALT_INV_registers[15][15]~q\ <= NOT \reg_file|registers[15][15]~q\;
\reg_file|ALT_INV_registers[14][15]~q\ <= NOT \reg_file|registers[14][15]~q\;
\reg_file|ALT_INV_registers[13][15]~q\ <= NOT \reg_file|registers[13][15]~q\;
\reg_file|ALT_INV_registers[12][15]~q\ <= NOT \reg_file|registers[12][15]~q\;
\reg_file|ALT_INV_Mux16~6_combout\ <= NOT \reg_file|Mux16~6_combout\;
\reg_file|ALT_INV_registers[3][15]~q\ <= NOT \reg_file|registers[3][15]~q\;
\reg_file|ALT_INV_registers[2][15]~q\ <= NOT \reg_file|registers[2][15]~q\;
\reg_file|ALT_INV_registers[1][15]~q\ <= NOT \reg_file|registers[1][15]~q\;
\reg_file|ALT_INV_registers[0][15]~q\ <= NOT \reg_file|registers[0][15]~q\;
\reg_file|ALT_INV_Mux16~5_combout\ <= NOT \reg_file|Mux16~5_combout\;
\reg_file|ALT_INV_registers[11][15]~q\ <= NOT \reg_file|registers[11][15]~q\;
\reg_file|ALT_INV_registers[10][15]~q\ <= NOT \reg_file|registers[10][15]~q\;
\reg_file|ALT_INV_registers[9][15]~q\ <= NOT \reg_file|registers[9][15]~q\;
\reg_file|ALT_INV_registers[8][15]~q\ <= NOT \reg_file|registers[8][15]~q\;
\reg_file|ALT_INV_Mux16~4_combout\ <= NOT \reg_file|Mux16~4_combout\;
\reg_file|ALT_INV_Mux16~3_combout\ <= NOT \reg_file|Mux16~3_combout\;
\reg_file|ALT_INV_registers[31][15]~q\ <= NOT \reg_file|registers[31][15]~q\;
\reg_file|ALT_INV_registers[27][15]~q\ <= NOT \reg_file|registers[27][15]~q\;
\reg_file|ALT_INV_registers[23][15]~q\ <= NOT \reg_file|registers[23][15]~q\;
\reg_file|ALT_INV_registers[19][15]~q\ <= NOT \reg_file|registers[19][15]~q\;
\reg_file|ALT_INV_Mux16~2_combout\ <= NOT \reg_file|Mux16~2_combout\;
\reg_file|ALT_INV_registers[30][15]~q\ <= NOT \reg_file|registers[30][15]~q\;
\reg_file|ALT_INV_registers[26][15]~q\ <= NOT \reg_file|registers[26][15]~q\;
\reg_file|ALT_INV_registers[22][15]~q\ <= NOT \reg_file|registers[22][15]~q\;
\reg_file|ALT_INV_registers[18][15]~q\ <= NOT \reg_file|registers[18][15]~q\;
\reg_file|ALT_INV_Mux16~1_combout\ <= NOT \reg_file|Mux16~1_combout\;
\reg_file|ALT_INV_registers[29][15]~q\ <= NOT \reg_file|registers[29][15]~q\;
\reg_file|ALT_INV_registers[25][15]~q\ <= NOT \reg_file|registers[25][15]~q\;
\reg_file|ALT_INV_registers[21][15]~q\ <= NOT \reg_file|registers[21][15]~q\;
\reg_file|ALT_INV_registers[17][15]~q\ <= NOT \reg_file|registers[17][15]~q\;
\reg_file|ALT_INV_Mux16~0_combout\ <= NOT \reg_file|Mux16~0_combout\;
\reg_file|ALT_INV_registers[28][15]~q\ <= NOT \reg_file|registers[28][15]~q\;
\reg_file|ALT_INV_registers[24][15]~q\ <= NOT \reg_file|registers[24][15]~q\;
\reg_file|ALT_INV_registers[20][15]~q\ <= NOT \reg_file|registers[20][15]~q\;
\reg_file|ALT_INV_registers[16][15]~q\ <= NOT \reg_file|registers[16][15]~q\;
\reg_file|ALT_INV_Mux17~10_combout\ <= NOT \reg_file|Mux17~10_combout\;
\reg_file|ALT_INV_Mux17~9_combout\ <= NOT \reg_file|Mux17~9_combout\;
\reg_file|ALT_INV_Mux17~8_combout\ <= NOT \reg_file|Mux17~8_combout\;
\reg_file|ALT_INV_registers[7][14]~q\ <= NOT \reg_file|registers[7][14]~q\;
\reg_file|ALT_INV_registers[6][14]~q\ <= NOT \reg_file|registers[6][14]~q\;
\reg_file|ALT_INV_registers[5][14]~q\ <= NOT \reg_file|registers[5][14]~q\;
\reg_file|ALT_INV_registers[4][14]~q\ <= NOT \reg_file|registers[4][14]~q\;
\reg_file|ALT_INV_Mux17~7_combout\ <= NOT \reg_file|Mux17~7_combout\;
\reg_file|ALT_INV_registers[15][14]~q\ <= NOT \reg_file|registers[15][14]~q\;
\reg_file|ALT_INV_registers[14][14]~q\ <= NOT \reg_file|registers[14][14]~q\;
\reg_file|ALT_INV_registers[13][14]~q\ <= NOT \reg_file|registers[13][14]~q\;
\reg_file|ALT_INV_registers[12][14]~q\ <= NOT \reg_file|registers[12][14]~q\;
\reg_file|ALT_INV_Mux17~6_combout\ <= NOT \reg_file|Mux17~6_combout\;
\reg_file|ALT_INV_registers[3][14]~q\ <= NOT \reg_file|registers[3][14]~q\;
\reg_file|ALT_INV_registers[2][14]~q\ <= NOT \reg_file|registers[2][14]~q\;
\reg_file|ALT_INV_registers[1][14]~q\ <= NOT \reg_file|registers[1][14]~q\;
\reg_file|ALT_INV_registers[0][14]~q\ <= NOT \reg_file|registers[0][14]~q\;
\reg_file|ALT_INV_Mux17~5_combout\ <= NOT \reg_file|Mux17~5_combout\;
\reg_file|ALT_INV_registers[11][14]~q\ <= NOT \reg_file|registers[11][14]~q\;
\reg_file|ALT_INV_registers[10][14]~q\ <= NOT \reg_file|registers[10][14]~q\;
\reg_file|ALT_INV_registers[9][14]~q\ <= NOT \reg_file|registers[9][14]~q\;
\reg_file|ALT_INV_registers[8][14]~q\ <= NOT \reg_file|registers[8][14]~q\;
\reg_file|ALT_INV_Mux17~4_combout\ <= NOT \reg_file|Mux17~4_combout\;
\reg_file|ALT_INV_Mux17~3_combout\ <= NOT \reg_file|Mux17~3_combout\;
\reg_file|ALT_INV_registers[31][14]~q\ <= NOT \reg_file|registers[31][14]~q\;
\reg_file|ALT_INV_registers[27][14]~q\ <= NOT \reg_file|registers[27][14]~q\;
\reg_file|ALT_INV_registers[23][14]~q\ <= NOT \reg_file|registers[23][14]~q\;
\reg_file|ALT_INV_registers[19][14]~q\ <= NOT \reg_file|registers[19][14]~q\;
\reg_file|ALT_INV_Mux17~2_combout\ <= NOT \reg_file|Mux17~2_combout\;
\reg_file|ALT_INV_registers[30][14]~q\ <= NOT \reg_file|registers[30][14]~q\;
\reg_file|ALT_INV_registers[26][14]~q\ <= NOT \reg_file|registers[26][14]~q\;
\reg_file|ALT_INV_registers[22][14]~q\ <= NOT \reg_file|registers[22][14]~q\;
\reg_file|ALT_INV_registers[18][14]~q\ <= NOT \reg_file|registers[18][14]~q\;
\reg_file|ALT_INV_Mux17~1_combout\ <= NOT \reg_file|Mux17~1_combout\;
\reg_file|ALT_INV_registers[29][14]~q\ <= NOT \reg_file|registers[29][14]~q\;
\reg_file|ALT_INV_registers[25][14]~q\ <= NOT \reg_file|registers[25][14]~q\;
\reg_file|ALT_INV_registers[21][14]~q\ <= NOT \reg_file|registers[21][14]~q\;
\reg_file|ALT_INV_registers[17][14]~q\ <= NOT \reg_file|registers[17][14]~q\;
\reg_file|ALT_INV_Mux17~0_combout\ <= NOT \reg_file|Mux17~0_combout\;
\reg_file|ALT_INV_registers[28][14]~q\ <= NOT \reg_file|registers[28][14]~q\;
\reg_file|ALT_INV_registers[24][14]~q\ <= NOT \reg_file|registers[24][14]~q\;
\reg_file|ALT_INV_registers[20][14]~q\ <= NOT \reg_file|registers[20][14]~q\;
\reg_file|ALT_INV_registers[16][14]~q\ <= NOT \reg_file|registers[16][14]~q\;
\reg_file|ALT_INV_Mux18~9_combout\ <= NOT \reg_file|Mux18~9_combout\;
\reg_file|ALT_INV_Mux18~8_combout\ <= NOT \reg_file|Mux18~8_combout\;
\reg_file|ALT_INV_registers[7][13]~q\ <= NOT \reg_file|registers[7][13]~q\;
\reg_file|ALT_INV_registers[6][13]~q\ <= NOT \reg_file|registers[6][13]~q\;
\reg_file|ALT_INV_registers[5][13]~q\ <= NOT \reg_file|registers[5][13]~q\;
\reg_file|ALT_INV_registers[4][13]~q\ <= NOT \reg_file|registers[4][13]~q\;
\reg_file|ALT_INV_Mux18~7_combout\ <= NOT \reg_file|Mux18~7_combout\;
\reg_file|ALT_INV_registers[15][13]~q\ <= NOT \reg_file|registers[15][13]~q\;
\reg_file|ALT_INV_registers[14][13]~q\ <= NOT \reg_file|registers[14][13]~q\;
\reg_file|ALT_INV_registers[13][13]~q\ <= NOT \reg_file|registers[13][13]~q\;
\reg_file|ALT_INV_registers[12][13]~q\ <= NOT \reg_file|registers[12][13]~q\;
\reg_file|ALT_INV_Mux18~6_combout\ <= NOT \reg_file|Mux18~6_combout\;
\reg_file|ALT_INV_registers[3][13]~q\ <= NOT \reg_file|registers[3][13]~q\;
\reg_file|ALT_INV_registers[2][13]~q\ <= NOT \reg_file|registers[2][13]~q\;
\reg_file|ALT_INV_registers[1][13]~q\ <= NOT \reg_file|registers[1][13]~q\;
\reg_file|ALT_INV_registers[0][13]~q\ <= NOT \reg_file|registers[0][13]~q\;
\reg_file|ALT_INV_Mux18~5_combout\ <= NOT \reg_file|Mux18~5_combout\;
\reg_file|ALT_INV_registers[11][13]~q\ <= NOT \reg_file|registers[11][13]~q\;
\reg_file|ALT_INV_registers[10][13]~q\ <= NOT \reg_file|registers[10][13]~q\;
\reg_file|ALT_INV_registers[9][13]~q\ <= NOT \reg_file|registers[9][13]~q\;
\reg_file|ALT_INV_registers[8][13]~q\ <= NOT \reg_file|registers[8][13]~q\;
\reg_file|ALT_INV_Mux18~4_combout\ <= NOT \reg_file|Mux18~4_combout\;
\reg_file|ALT_INV_Mux18~3_combout\ <= NOT \reg_file|Mux18~3_combout\;
\reg_file|ALT_INV_registers[31][13]~q\ <= NOT \reg_file|registers[31][13]~q\;
\reg_file|ALT_INV_registers[27][13]~q\ <= NOT \reg_file|registers[27][13]~q\;
\reg_file|ALT_INV_registers[23][13]~q\ <= NOT \reg_file|registers[23][13]~q\;
\reg_file|ALT_INV_registers[19][13]~q\ <= NOT \reg_file|registers[19][13]~q\;
\reg_file|ALT_INV_Mux18~2_combout\ <= NOT \reg_file|Mux18~2_combout\;
\reg_file|ALT_INV_registers[30][13]~q\ <= NOT \reg_file|registers[30][13]~q\;
\reg_file|ALT_INV_registers[26][13]~q\ <= NOT \reg_file|registers[26][13]~q\;
\reg_file|ALT_INV_registers[22][13]~q\ <= NOT \reg_file|registers[22][13]~q\;
\reg_file|ALT_INV_registers[18][13]~q\ <= NOT \reg_file|registers[18][13]~q\;
\reg_file|ALT_INV_Mux18~1_combout\ <= NOT \reg_file|Mux18~1_combout\;
\reg_file|ALT_INV_registers[29][13]~q\ <= NOT \reg_file|registers[29][13]~q\;
\reg_file|ALT_INV_registers[25][13]~q\ <= NOT \reg_file|registers[25][13]~q\;
\reg_file|ALT_INV_registers[21][13]~q\ <= NOT \reg_file|registers[21][13]~q\;
\reg_file|ALT_INV_registers[17][13]~q\ <= NOT \reg_file|registers[17][13]~q\;
\reg_file|ALT_INV_Mux18~0_combout\ <= NOT \reg_file|Mux18~0_combout\;
\reg_file|ALT_INV_registers[28][13]~q\ <= NOT \reg_file|registers[28][13]~q\;
\reg_file|ALT_INV_registers[24][13]~q\ <= NOT \reg_file|registers[24][13]~q\;
\reg_file|ALT_INV_registers[20][13]~q\ <= NOT \reg_file|registers[20][13]~q\;
\reg_file|ALT_INV_registers[16][13]~q\ <= NOT \reg_file|registers[16][13]~q\;
\reg_file|ALT_INV_Mux19~10_combout\ <= NOT \reg_file|Mux19~10_combout\;
\reg_file|ALT_INV_Mux19~9_combout\ <= NOT \reg_file|Mux19~9_combout\;
\reg_file|ALT_INV_Mux19~8_combout\ <= NOT \reg_file|Mux19~8_combout\;
\reg_file|ALT_INV_registers[7][12]~q\ <= NOT \reg_file|registers[7][12]~q\;
\reg_file|ALT_INV_registers[6][12]~q\ <= NOT \reg_file|registers[6][12]~q\;
\reg_file|ALT_INV_registers[5][12]~q\ <= NOT \reg_file|registers[5][12]~q\;
\reg_file|ALT_INV_registers[4][12]~q\ <= NOT \reg_file|registers[4][12]~q\;
\reg_file|ALT_INV_Mux19~7_combout\ <= NOT \reg_file|Mux19~7_combout\;
\reg_file|ALT_INV_registers[15][12]~q\ <= NOT \reg_file|registers[15][12]~q\;
\reg_file|ALT_INV_registers[14][12]~q\ <= NOT \reg_file|registers[14][12]~q\;
\reg_file|ALT_INV_registers[13][12]~q\ <= NOT \reg_file|registers[13][12]~q\;
\reg_file|ALT_INV_registers[12][12]~q\ <= NOT \reg_file|registers[12][12]~q\;
\reg_file|ALT_INV_Mux19~6_combout\ <= NOT \reg_file|Mux19~6_combout\;
\reg_file|ALT_INV_registers[3][12]~q\ <= NOT \reg_file|registers[3][12]~q\;
\reg_file|ALT_INV_registers[2][12]~q\ <= NOT \reg_file|registers[2][12]~q\;
\reg_file|ALT_INV_registers[1][12]~q\ <= NOT \reg_file|registers[1][12]~q\;
\reg_file|ALT_INV_registers[0][12]~q\ <= NOT \reg_file|registers[0][12]~q\;
\reg_file|ALT_INV_Mux19~5_combout\ <= NOT \reg_file|Mux19~5_combout\;
\reg_file|ALT_INV_registers[11][12]~q\ <= NOT \reg_file|registers[11][12]~q\;
\reg_file|ALT_INV_registers[10][12]~q\ <= NOT \reg_file|registers[10][12]~q\;
\reg_file|ALT_INV_registers[9][12]~q\ <= NOT \reg_file|registers[9][12]~q\;
\reg_file|ALT_INV_registers[8][12]~q\ <= NOT \reg_file|registers[8][12]~q\;
\reg_file|ALT_INV_Mux19~4_combout\ <= NOT \reg_file|Mux19~4_combout\;
\reg_file|ALT_INV_Mux19~3_combout\ <= NOT \reg_file|Mux19~3_combout\;
\reg_file|ALT_INV_registers[31][12]~q\ <= NOT \reg_file|registers[31][12]~q\;
\reg_file|ALT_INV_registers[27][12]~q\ <= NOT \reg_file|registers[27][12]~q\;
\reg_file|ALT_INV_registers[23][12]~q\ <= NOT \reg_file|registers[23][12]~q\;
\reg_file|ALT_INV_registers[19][12]~q\ <= NOT \reg_file|registers[19][12]~q\;
\reg_file|ALT_INV_Mux19~2_combout\ <= NOT \reg_file|Mux19~2_combout\;
\reg_file|ALT_INV_registers[30][12]~q\ <= NOT \reg_file|registers[30][12]~q\;
\reg_file|ALT_INV_registers[26][12]~q\ <= NOT \reg_file|registers[26][12]~q\;
\reg_file|ALT_INV_registers[22][12]~q\ <= NOT \reg_file|registers[22][12]~q\;
\reg_file|ALT_INV_registers[18][12]~q\ <= NOT \reg_file|registers[18][12]~q\;
\reg_file|ALT_INV_Mux19~1_combout\ <= NOT \reg_file|Mux19~1_combout\;
\reg_file|ALT_INV_registers[29][12]~q\ <= NOT \reg_file|registers[29][12]~q\;
\reg_file|ALT_INV_registers[25][12]~q\ <= NOT \reg_file|registers[25][12]~q\;
\reg_file|ALT_INV_registers[21][12]~q\ <= NOT \reg_file|registers[21][12]~q\;
\reg_file|ALT_INV_registers[17][12]~q\ <= NOT \reg_file|registers[17][12]~q\;
\reg_file|ALT_INV_Mux19~0_combout\ <= NOT \reg_file|Mux19~0_combout\;
\reg_file|ALT_INV_registers[28][12]~q\ <= NOT \reg_file|registers[28][12]~q\;
\reg_file|ALT_INV_registers[24][12]~q\ <= NOT \reg_file|registers[24][12]~q\;
\reg_file|ALT_INV_registers[20][12]~q\ <= NOT \reg_file|registers[20][12]~q\;
\reg_file|ALT_INV_registers[16][12]~q\ <= NOT \reg_file|registers[16][12]~q\;
\reg_file|ALT_INV_Mux20~9_combout\ <= NOT \reg_file|Mux20~9_combout\;
\reg_file|ALT_INV_Mux20~8_combout\ <= NOT \reg_file|Mux20~8_combout\;
\reg_file|ALT_INV_registers[7][11]~q\ <= NOT \reg_file|registers[7][11]~q\;
\reg_file|ALT_INV_registers[6][11]~q\ <= NOT \reg_file|registers[6][11]~q\;
\reg_file|ALT_INV_registers[5][11]~q\ <= NOT \reg_file|registers[5][11]~q\;
\reg_file|ALT_INV_registers[4][11]~q\ <= NOT \reg_file|registers[4][11]~q\;
\reg_file|ALT_INV_Mux20~7_combout\ <= NOT \reg_file|Mux20~7_combout\;
\reg_file|ALT_INV_registers[15][11]~q\ <= NOT \reg_file|registers[15][11]~q\;
\reg_file|ALT_INV_registers[14][11]~q\ <= NOT \reg_file|registers[14][11]~q\;
\reg_file|ALT_INV_registers[13][11]~q\ <= NOT \reg_file|registers[13][11]~q\;
\reg_file|ALT_INV_registers[12][11]~q\ <= NOT \reg_file|registers[12][11]~q\;
\reg_file|ALT_INV_Mux20~6_combout\ <= NOT \reg_file|Mux20~6_combout\;
\reg_file|ALT_INV_registers[3][11]~q\ <= NOT \reg_file|registers[3][11]~q\;
\reg_file|ALT_INV_registers[2][11]~q\ <= NOT \reg_file|registers[2][11]~q\;
\reg_file|ALT_INV_registers[1][11]~q\ <= NOT \reg_file|registers[1][11]~q\;
\reg_file|ALT_INV_registers[0][11]~q\ <= NOT \reg_file|registers[0][11]~q\;
\reg_file|ALT_INV_Mux20~5_combout\ <= NOT \reg_file|Mux20~5_combout\;
\reg_file|ALT_INV_registers[11][11]~q\ <= NOT \reg_file|registers[11][11]~q\;
\reg_file|ALT_INV_registers[10][11]~q\ <= NOT \reg_file|registers[10][11]~q\;
\reg_file|ALT_INV_registers[9][11]~q\ <= NOT \reg_file|registers[9][11]~q\;
\reg_file|ALT_INV_registers[8][11]~q\ <= NOT \reg_file|registers[8][11]~q\;
\reg_file|ALT_INV_Mux20~4_combout\ <= NOT \reg_file|Mux20~4_combout\;
\reg_file|ALT_INV_Mux20~3_combout\ <= NOT \reg_file|Mux20~3_combout\;
\reg_file|ALT_INV_registers[31][11]~q\ <= NOT \reg_file|registers[31][11]~q\;
\reg_file|ALT_INV_registers[27][11]~q\ <= NOT \reg_file|registers[27][11]~q\;
\reg_file|ALT_INV_registers[23][11]~q\ <= NOT \reg_file|registers[23][11]~q\;
\reg_file|ALT_INV_registers[19][11]~q\ <= NOT \reg_file|registers[19][11]~q\;
\reg_file|ALT_INV_Mux20~2_combout\ <= NOT \reg_file|Mux20~2_combout\;
\reg_file|ALT_INV_registers[30][11]~q\ <= NOT \reg_file|registers[30][11]~q\;
\reg_file|ALT_INV_registers[26][11]~q\ <= NOT \reg_file|registers[26][11]~q\;
\reg_file|ALT_INV_registers[22][11]~q\ <= NOT \reg_file|registers[22][11]~q\;
\reg_file|ALT_INV_registers[18][11]~q\ <= NOT \reg_file|registers[18][11]~q\;
\reg_file|ALT_INV_Mux20~1_combout\ <= NOT \reg_file|Mux20~1_combout\;
\reg_file|ALT_INV_registers[29][11]~q\ <= NOT \reg_file|registers[29][11]~q\;
\reg_file|ALT_INV_registers[25][11]~q\ <= NOT \reg_file|registers[25][11]~q\;
\reg_file|ALT_INV_registers[21][11]~q\ <= NOT \reg_file|registers[21][11]~q\;
\reg_file|ALT_INV_registers[17][11]~q\ <= NOT \reg_file|registers[17][11]~q\;
\reg_file|ALT_INV_Mux20~0_combout\ <= NOT \reg_file|Mux20~0_combout\;
\reg_file|ALT_INV_registers[28][11]~q\ <= NOT \reg_file|registers[28][11]~q\;
\reg_file|ALT_INV_registers[24][11]~q\ <= NOT \reg_file|registers[24][11]~q\;
\reg_file|ALT_INV_registers[20][11]~q\ <= NOT \reg_file|registers[20][11]~q\;
\reg_file|ALT_INV_registers[16][11]~q\ <= NOT \reg_file|registers[16][11]~q\;
\reg_file|ALT_INV_Mux21~9_combout\ <= NOT \reg_file|Mux21~9_combout\;
\reg_file|ALT_INV_Mux21~8_combout\ <= NOT \reg_file|Mux21~8_combout\;
\reg_file|ALT_INV_registers[7][10]~q\ <= NOT \reg_file|registers[7][10]~q\;
\reg_file|ALT_INV_registers[6][10]~q\ <= NOT \reg_file|registers[6][10]~q\;
\reg_file|ALT_INV_registers[5][10]~q\ <= NOT \reg_file|registers[5][10]~q\;
\reg_file|ALT_INV_registers[4][10]~q\ <= NOT \reg_file|registers[4][10]~q\;
\reg_file|ALT_INV_Mux21~7_combout\ <= NOT \reg_file|Mux21~7_combout\;
\reg_file|ALT_INV_registers[15][10]~q\ <= NOT \reg_file|registers[15][10]~q\;
\reg_file|ALT_INV_registers[14][10]~q\ <= NOT \reg_file|registers[14][10]~q\;
\reg_file|ALT_INV_registers[13][10]~q\ <= NOT \reg_file|registers[13][10]~q\;
\reg_file|ALT_INV_registers[12][10]~q\ <= NOT \reg_file|registers[12][10]~q\;
\reg_file|ALT_INV_Mux21~6_combout\ <= NOT \reg_file|Mux21~6_combout\;
\reg_file|ALT_INV_registers[3][10]~q\ <= NOT \reg_file|registers[3][10]~q\;
\reg_file|ALT_INV_registers[2][10]~q\ <= NOT \reg_file|registers[2][10]~q\;
\reg_file|ALT_INV_registers[1][10]~q\ <= NOT \reg_file|registers[1][10]~q\;
\reg_file|ALT_INV_registers[0][10]~q\ <= NOT \reg_file|registers[0][10]~q\;
\reg_file|ALT_INV_Mux21~5_combout\ <= NOT \reg_file|Mux21~5_combout\;
\reg_file|ALT_INV_registers[11][10]~q\ <= NOT \reg_file|registers[11][10]~q\;
\reg_file|ALT_INV_registers[10][10]~q\ <= NOT \reg_file|registers[10][10]~q\;
\reg_file|ALT_INV_registers[9][10]~q\ <= NOT \reg_file|registers[9][10]~q\;
\reg_file|ALT_INV_registers[8][10]~q\ <= NOT \reg_file|registers[8][10]~q\;
\reg_file|ALT_INV_Mux21~4_combout\ <= NOT \reg_file|Mux21~4_combout\;
\reg_file|ALT_INV_Mux21~3_combout\ <= NOT \reg_file|Mux21~3_combout\;
\reg_file|ALT_INV_registers[31][10]~q\ <= NOT \reg_file|registers[31][10]~q\;
\reg_file|ALT_INV_registers[27][10]~q\ <= NOT \reg_file|registers[27][10]~q\;
\reg_file|ALT_INV_registers[23][10]~q\ <= NOT \reg_file|registers[23][10]~q\;
\reg_file|ALT_INV_registers[19][10]~q\ <= NOT \reg_file|registers[19][10]~q\;
\reg_file|ALT_INV_Mux21~2_combout\ <= NOT \reg_file|Mux21~2_combout\;
\reg_file|ALT_INV_registers[30][10]~q\ <= NOT \reg_file|registers[30][10]~q\;
\reg_file|ALT_INV_registers[26][10]~q\ <= NOT \reg_file|registers[26][10]~q\;
\reg_file|ALT_INV_registers[22][10]~q\ <= NOT \reg_file|registers[22][10]~q\;
\reg_file|ALT_INV_registers[18][10]~q\ <= NOT \reg_file|registers[18][10]~q\;
\reg_file|ALT_INV_Mux21~1_combout\ <= NOT \reg_file|Mux21~1_combout\;
\reg_file|ALT_INV_registers[29][10]~q\ <= NOT \reg_file|registers[29][10]~q\;
\reg_file|ALT_INV_registers[25][10]~q\ <= NOT \reg_file|registers[25][10]~q\;
\reg_file|ALT_INV_registers[21][10]~q\ <= NOT \reg_file|registers[21][10]~q\;
\reg_file|ALT_INV_registers[17][10]~q\ <= NOT \reg_file|registers[17][10]~q\;
\reg_file|ALT_INV_Mux21~0_combout\ <= NOT \reg_file|Mux21~0_combout\;
\reg_file|ALT_INV_registers[28][10]~q\ <= NOT \reg_file|registers[28][10]~q\;
\reg_file|ALT_INV_registers[24][10]~q\ <= NOT \reg_file|registers[24][10]~q\;
\reg_file|ALT_INV_registers[20][10]~q\ <= NOT \reg_file|registers[20][10]~q\;
\reg_file|ALT_INV_registers[16][10]~q\ <= NOT \reg_file|registers[16][10]~q\;
\reg_file|ALT_INV_Mux22~9_combout\ <= NOT \reg_file|Mux22~9_combout\;
\reg_file|ALT_INV_Mux22~8_combout\ <= NOT \reg_file|Mux22~8_combout\;
\reg_file|ALT_INV_registers[7][9]~q\ <= NOT \reg_file|registers[7][9]~q\;
\reg_file|ALT_INV_registers[6][9]~q\ <= NOT \reg_file|registers[6][9]~q\;
\reg_file|ALT_INV_registers[5][9]~q\ <= NOT \reg_file|registers[5][9]~q\;
\reg_file|ALT_INV_registers[4][9]~q\ <= NOT \reg_file|registers[4][9]~q\;
\reg_file|ALT_INV_Mux22~7_combout\ <= NOT \reg_file|Mux22~7_combout\;
\reg_file|ALT_INV_registers[15][9]~q\ <= NOT \reg_file|registers[15][9]~q\;
\reg_file|ALT_INV_registers[14][9]~q\ <= NOT \reg_file|registers[14][9]~q\;
\reg_file|ALT_INV_registers[13][9]~q\ <= NOT \reg_file|registers[13][9]~q\;
\reg_file|ALT_INV_registers[12][9]~q\ <= NOT \reg_file|registers[12][9]~q\;
\reg_file|ALT_INV_Mux22~6_combout\ <= NOT \reg_file|Mux22~6_combout\;
\reg_file|ALT_INV_registers[3][9]~q\ <= NOT \reg_file|registers[3][9]~q\;
\reg_file|ALT_INV_registers[2][9]~q\ <= NOT \reg_file|registers[2][9]~q\;
\reg_file|ALT_INV_registers[1][9]~q\ <= NOT \reg_file|registers[1][9]~q\;
\reg_file|ALT_INV_registers[0][9]~q\ <= NOT \reg_file|registers[0][9]~q\;
\reg_file|ALT_INV_Mux22~5_combout\ <= NOT \reg_file|Mux22~5_combout\;
\reg_file|ALT_INV_registers[11][9]~q\ <= NOT \reg_file|registers[11][9]~q\;
\reg_file|ALT_INV_registers[10][9]~q\ <= NOT \reg_file|registers[10][9]~q\;
\reg_file|ALT_INV_registers[9][9]~q\ <= NOT \reg_file|registers[9][9]~q\;
\reg_file|ALT_INV_registers[8][9]~q\ <= NOT \reg_file|registers[8][9]~q\;
\reg_file|ALT_INV_Mux22~4_combout\ <= NOT \reg_file|Mux22~4_combout\;
\reg_file|ALT_INV_Mux22~3_combout\ <= NOT \reg_file|Mux22~3_combout\;
\reg_file|ALT_INV_registers[31][9]~q\ <= NOT \reg_file|registers[31][9]~q\;
\reg_file|ALT_INV_registers[27][9]~q\ <= NOT \reg_file|registers[27][9]~q\;
\reg_file|ALT_INV_registers[23][9]~q\ <= NOT \reg_file|registers[23][9]~q\;
\reg_file|ALT_INV_registers[19][9]~q\ <= NOT \reg_file|registers[19][9]~q\;
\reg_file|ALT_INV_Mux22~2_combout\ <= NOT \reg_file|Mux22~2_combout\;
\reg_file|ALT_INV_registers[30][9]~q\ <= NOT \reg_file|registers[30][9]~q\;
\reg_file|ALT_INV_registers[26][9]~q\ <= NOT \reg_file|registers[26][9]~q\;
\reg_file|ALT_INV_registers[22][9]~q\ <= NOT \reg_file|registers[22][9]~q\;
\reg_file|ALT_INV_registers[18][9]~q\ <= NOT \reg_file|registers[18][9]~q\;
\reg_file|ALT_INV_Mux22~1_combout\ <= NOT \reg_file|Mux22~1_combout\;
\reg_file|ALT_INV_registers[29][9]~q\ <= NOT \reg_file|registers[29][9]~q\;
\reg_file|ALT_INV_registers[25][9]~q\ <= NOT \reg_file|registers[25][9]~q\;
\reg_file|ALT_INV_registers[21][9]~q\ <= NOT \reg_file|registers[21][9]~q\;
\reg_file|ALT_INV_registers[17][9]~q\ <= NOT \reg_file|registers[17][9]~q\;
\reg_file|ALT_INV_Mux22~0_combout\ <= NOT \reg_file|Mux22~0_combout\;
\reg_file|ALT_INV_registers[28][9]~q\ <= NOT \reg_file|registers[28][9]~q\;
\reg_file|ALT_INV_registers[24][9]~q\ <= NOT \reg_file|registers[24][9]~q\;
\reg_file|ALT_INV_registers[20][9]~q\ <= NOT \reg_file|registers[20][9]~q\;
\reg_file|ALT_INV_registers[16][9]~q\ <= NOT \reg_file|registers[16][9]~q\;
\reg_file|ALT_INV_Mux23~9_combout\ <= NOT \reg_file|Mux23~9_combout\;
\reg_file|ALT_INV_Mux23~8_combout\ <= NOT \reg_file|Mux23~8_combout\;
\reg_file|ALT_INV_registers[7][8]~q\ <= NOT \reg_file|registers[7][8]~q\;
\reg_file|ALT_INV_registers[6][8]~q\ <= NOT \reg_file|registers[6][8]~q\;
\reg_file|ALT_INV_registers[5][8]~q\ <= NOT \reg_file|registers[5][8]~q\;
\reg_file|ALT_INV_Mux29~8_combout\ <= NOT \reg_file|Mux29~8_combout\;
\reg_file|ALT_INV_registers[7][2]~q\ <= NOT \reg_file|registers[7][2]~q\;
\reg_file|ALT_INV_registers[6][2]~q\ <= NOT \reg_file|registers[6][2]~q\;
\reg_file|ALT_INV_registers[5][2]~q\ <= NOT \reg_file|registers[5][2]~q\;
\reg_file|ALT_INV_registers[4][2]~q\ <= NOT \reg_file|registers[4][2]~q\;
\reg_file|ALT_INV_Mux29~7_combout\ <= NOT \reg_file|Mux29~7_combout\;
\reg_file|ALT_INV_registers[15][2]~q\ <= NOT \reg_file|registers[15][2]~q\;
\reg_file|ALT_INV_registers[14][2]~q\ <= NOT \reg_file|registers[14][2]~q\;
\reg_file|ALT_INV_registers[13][2]~q\ <= NOT \reg_file|registers[13][2]~q\;
\reg_file|ALT_INV_registers[12][2]~q\ <= NOT \reg_file|registers[12][2]~q\;
\reg_file|ALT_INV_Mux29~6_combout\ <= NOT \reg_file|Mux29~6_combout\;
\reg_file|ALT_INV_registers[3][2]~q\ <= NOT \reg_file|registers[3][2]~q\;
\reg_file|ALT_INV_registers[2][2]~q\ <= NOT \reg_file|registers[2][2]~q\;
\reg_file|ALT_INV_registers[1][2]~q\ <= NOT \reg_file|registers[1][2]~q\;
\reg_file|ALT_INV_registers[0][2]~q\ <= NOT \reg_file|registers[0][2]~q\;
\reg_file|ALT_INV_Mux29~5_combout\ <= NOT \reg_file|Mux29~5_combout\;
\reg_file|ALT_INV_registers[11][2]~q\ <= NOT \reg_file|registers[11][2]~q\;
\reg_file|ALT_INV_registers[10][2]~q\ <= NOT \reg_file|registers[10][2]~q\;
\reg_file|ALT_INV_registers[9][2]~q\ <= NOT \reg_file|registers[9][2]~q\;
\reg_file|ALT_INV_registers[8][2]~q\ <= NOT \reg_file|registers[8][2]~q\;
\reg_file|ALT_INV_Mux29~4_combout\ <= NOT \reg_file|Mux29~4_combout\;
\reg_file|ALT_INV_Mux29~3_combout\ <= NOT \reg_file|Mux29~3_combout\;
\reg_file|ALT_INV_registers[31][2]~q\ <= NOT \reg_file|registers[31][2]~q\;
\reg_file|ALT_INV_registers[27][2]~q\ <= NOT \reg_file|registers[27][2]~q\;
\reg_file|ALT_INV_registers[23][2]~q\ <= NOT \reg_file|registers[23][2]~q\;
\reg_file|ALT_INV_registers[19][2]~q\ <= NOT \reg_file|registers[19][2]~q\;
\reg_file|ALT_INV_Mux29~2_combout\ <= NOT \reg_file|Mux29~2_combout\;
\reg_file|ALT_INV_registers[30][2]~q\ <= NOT \reg_file|registers[30][2]~q\;
\reg_file|ALT_INV_registers[26][2]~q\ <= NOT \reg_file|registers[26][2]~q\;
\reg_file|ALT_INV_registers[22][2]~q\ <= NOT \reg_file|registers[22][2]~q\;
\reg_file|ALT_INV_registers[18][2]~q\ <= NOT \reg_file|registers[18][2]~q\;
\reg_file|ALT_INV_Mux29~1_combout\ <= NOT \reg_file|Mux29~1_combout\;
\reg_file|ALT_INV_registers[29][2]~q\ <= NOT \reg_file|registers[29][2]~q\;
\reg_file|ALT_INV_registers[25][2]~q\ <= NOT \reg_file|registers[25][2]~q\;
\reg_file|ALT_INV_registers[21][2]~q\ <= NOT \reg_file|registers[21][2]~q\;
\reg_file|ALT_INV_registers[17][2]~q\ <= NOT \reg_file|registers[17][2]~q\;
\reg_file|ALT_INV_Mux29~0_combout\ <= NOT \reg_file|Mux29~0_combout\;
\reg_file|ALT_INV_registers[28][2]~q\ <= NOT \reg_file|registers[28][2]~q\;
\reg_file|ALT_INV_registers[24][2]~q\ <= NOT \reg_file|registers[24][2]~q\;
\reg_file|ALT_INV_registers[20][2]~q\ <= NOT \reg_file|registers[20][2]~q\;
\reg_file|ALT_INV_registers[16][2]~q\ <= NOT \reg_file|registers[16][2]~q\;
\reg_file|ALT_INV_Mux30~9_combout\ <= NOT \reg_file|Mux30~9_combout\;
\reg_file|ALT_INV_Mux30~8_combout\ <= NOT \reg_file|Mux30~8_combout\;
\reg_file|ALT_INV_registers[7][1]~q\ <= NOT \reg_file|registers[7][1]~q\;
\reg_file|ALT_INV_registers[6][1]~q\ <= NOT \reg_file|registers[6][1]~q\;
\reg_file|ALT_INV_registers[5][1]~q\ <= NOT \reg_file|registers[5][1]~q\;
\reg_file|ALT_INV_registers[4][1]~q\ <= NOT \reg_file|registers[4][1]~q\;
\reg_file|ALT_INV_Mux30~7_combout\ <= NOT \reg_file|Mux30~7_combout\;
\reg_file|ALT_INV_registers[15][1]~q\ <= NOT \reg_file|registers[15][1]~q\;
\reg_file|ALT_INV_registers[14][1]~q\ <= NOT \reg_file|registers[14][1]~q\;
\reg_file|ALT_INV_registers[13][1]~q\ <= NOT \reg_file|registers[13][1]~q\;
\reg_file|ALT_INV_registers[12][1]~q\ <= NOT \reg_file|registers[12][1]~q\;
\reg_file|ALT_INV_Mux30~6_combout\ <= NOT \reg_file|Mux30~6_combout\;
\reg_file|ALT_INV_registers[3][1]~q\ <= NOT \reg_file|registers[3][1]~q\;
\reg_file|ALT_INV_registers[2][1]~q\ <= NOT \reg_file|registers[2][1]~q\;
\reg_file|ALT_INV_registers[1][1]~q\ <= NOT \reg_file|registers[1][1]~q\;
\reg_file|ALT_INV_registers[0][1]~q\ <= NOT \reg_file|registers[0][1]~q\;
\reg_file|ALT_INV_Mux30~5_combout\ <= NOT \reg_file|Mux30~5_combout\;
\reg_file|ALT_INV_registers[11][1]~q\ <= NOT \reg_file|registers[11][1]~q\;
\reg_file|ALT_INV_registers[10][1]~q\ <= NOT \reg_file|registers[10][1]~q\;
\reg_file|ALT_INV_registers[9][1]~q\ <= NOT \reg_file|registers[9][1]~q\;
\reg_file|ALT_INV_registers[8][1]~q\ <= NOT \reg_file|registers[8][1]~q\;
\reg_file|ALT_INV_Mux30~4_combout\ <= NOT \reg_file|Mux30~4_combout\;
\reg_file|ALT_INV_Mux30~3_combout\ <= NOT \reg_file|Mux30~3_combout\;
\reg_file|ALT_INV_registers[31][1]~q\ <= NOT \reg_file|registers[31][1]~q\;
\reg_file|ALT_INV_registers[27][1]~q\ <= NOT \reg_file|registers[27][1]~q\;
\reg_file|ALT_INV_registers[23][1]~q\ <= NOT \reg_file|registers[23][1]~q\;
\reg_file|ALT_INV_registers[19][1]~q\ <= NOT \reg_file|registers[19][1]~q\;
\reg_file|ALT_INV_Mux30~2_combout\ <= NOT \reg_file|Mux30~2_combout\;
\reg_file|ALT_INV_registers[30][1]~q\ <= NOT \reg_file|registers[30][1]~q\;
\reg_file|ALT_INV_registers[26][1]~q\ <= NOT \reg_file|registers[26][1]~q\;
\reg_file|ALT_INV_registers[22][1]~q\ <= NOT \reg_file|registers[22][1]~q\;
\reg_file|ALT_INV_registers[18][1]~q\ <= NOT \reg_file|registers[18][1]~q\;
\reg_file|ALT_INV_Mux30~1_combout\ <= NOT \reg_file|Mux30~1_combout\;
\reg_file|ALT_INV_registers[29][1]~q\ <= NOT \reg_file|registers[29][1]~q\;
\reg_file|ALT_INV_registers[25][1]~q\ <= NOT \reg_file|registers[25][1]~q\;
\reg_file|ALT_INV_registers[21][1]~q\ <= NOT \reg_file|registers[21][1]~q\;
\reg_file|ALT_INV_registers[17][1]~q\ <= NOT \reg_file|registers[17][1]~q\;
\reg_file|ALT_INV_Mux30~0_combout\ <= NOT \reg_file|Mux30~0_combout\;
\reg_file|ALT_INV_registers[28][1]~q\ <= NOT \reg_file|registers[28][1]~q\;
\reg_file|ALT_INV_registers[24][1]~q\ <= NOT \reg_file|registers[24][1]~q\;
\reg_file|ALT_INV_registers[20][1]~q\ <= NOT \reg_file|registers[20][1]~q\;
\reg_file|ALT_INV_registers[16][1]~q\ <= NOT \reg_file|registers[16][1]~q\;
\reg_file|ALT_INV_Mux31~9_combout\ <= NOT \reg_file|Mux31~9_combout\;
\reg_file|ALT_INV_Mux31~8_combout\ <= NOT \reg_file|Mux31~8_combout\;
\reg_file|ALT_INV_registers[7][0]~q\ <= NOT \reg_file|registers[7][0]~q\;
\reg_file|ALT_INV_registers[6][0]~q\ <= NOT \reg_file|registers[6][0]~q\;
\reg_file|ALT_INV_registers[5][0]~q\ <= NOT \reg_file|registers[5][0]~q\;
\reg_file|ALT_INV_registers[4][0]~q\ <= NOT \reg_file|registers[4][0]~q\;
\reg_file|ALT_INV_Mux31~7_combout\ <= NOT \reg_file|Mux31~7_combout\;
\reg_file|ALT_INV_registers[15][0]~q\ <= NOT \reg_file|registers[15][0]~q\;
\reg_file|ALT_INV_registers[14][0]~q\ <= NOT \reg_file|registers[14][0]~q\;
\reg_file|ALT_INV_registers[13][0]~q\ <= NOT \reg_file|registers[13][0]~q\;
\reg_file|ALT_INV_registers[12][0]~q\ <= NOT \reg_file|registers[12][0]~q\;
\reg_file|ALT_INV_Mux31~6_combout\ <= NOT \reg_file|Mux31~6_combout\;
\reg_file|ALT_INV_registers[3][0]~q\ <= NOT \reg_file|registers[3][0]~q\;
\reg_file|ALT_INV_registers[2][0]~q\ <= NOT \reg_file|registers[2][0]~q\;
\reg_file|ALT_INV_registers[1][0]~q\ <= NOT \reg_file|registers[1][0]~q\;
\reg_file|ALT_INV_registers[0][0]~q\ <= NOT \reg_file|registers[0][0]~q\;
\reg_file|ALT_INV_Mux31~5_combout\ <= NOT \reg_file|Mux31~5_combout\;
\reg_file|ALT_INV_registers[11][0]~q\ <= NOT \reg_file|registers[11][0]~q\;
\reg_file|ALT_INV_registers[10][0]~q\ <= NOT \reg_file|registers[10][0]~q\;
\reg_file|ALT_INV_registers[9][0]~q\ <= NOT \reg_file|registers[9][0]~q\;
\reg_file|ALT_INV_registers[8][0]~q\ <= NOT \reg_file|registers[8][0]~q\;
\reg_file|ALT_INV_Mux31~4_combout\ <= NOT \reg_file|Mux31~4_combout\;
\reg_file|ALT_INV_Mux31~3_combout\ <= NOT \reg_file|Mux31~3_combout\;
\reg_file|ALT_INV_registers[31][0]~q\ <= NOT \reg_file|registers[31][0]~q\;
\reg_file|ALT_INV_registers[27][0]~q\ <= NOT \reg_file|registers[27][0]~q\;
\reg_file|ALT_INV_registers[23][0]~q\ <= NOT \reg_file|registers[23][0]~q\;
\reg_file|ALT_INV_registers[19][0]~q\ <= NOT \reg_file|registers[19][0]~q\;
\reg_file|ALT_INV_Mux31~2_combout\ <= NOT \reg_file|Mux31~2_combout\;
\reg_file|ALT_INV_registers[30][0]~q\ <= NOT \reg_file|registers[30][0]~q\;
\reg_file|ALT_INV_registers[26][0]~q\ <= NOT \reg_file|registers[26][0]~q\;
\reg_file|ALT_INV_registers[22][0]~q\ <= NOT \reg_file|registers[22][0]~q\;
\reg_file|ALT_INV_registers[18][0]~q\ <= NOT \reg_file|registers[18][0]~q\;
\reg_file|ALT_INV_Mux31~1_combout\ <= NOT \reg_file|Mux31~1_combout\;
\reg_file|ALT_INV_registers[29][0]~q\ <= NOT \reg_file|registers[29][0]~q\;
\reg_file|ALT_INV_registers[25][0]~q\ <= NOT \reg_file|registers[25][0]~q\;
\reg_file|ALT_INV_registers[21][0]~q\ <= NOT \reg_file|registers[21][0]~q\;
\reg_file|ALT_INV_registers[17][0]~q\ <= NOT \reg_file|registers[17][0]~q\;
\reg_file|ALT_INV_Mux31~0_combout\ <= NOT \reg_file|Mux31~0_combout\;
\reg_file|ALT_INV_registers[28][0]~q\ <= NOT \reg_file|registers[28][0]~q\;
\reg_file|ALT_INV_registers[24][0]~q\ <= NOT \reg_file|registers[24][0]~q\;
\reg_file|ALT_INV_registers[20][0]~q\ <= NOT \reg_file|registers[20][0]~q\;
\reg_file|ALT_INV_registers[16][0]~q\ <= NOT \reg_file|registers[16][0]~q\;
\mux_writeregister|ALT_INV_output[4]~4_combout\ <= NOT \mux_writeregister|output[4]~4_combout\;
\mux_writeregister|ALT_INV_output[3]~3_combout\ <= NOT \mux_writeregister|output[3]~3_combout\;
\mux_writeregister|ALT_INV_output[2]~2_combout\ <= NOT \mux_writeregister|output[2]~2_combout\;
\mux_writeregister|ALT_INV_output[1]~1_combout\ <= NOT \mux_writeregister|output[1]~1_combout\;
\mux_writeregister|ALT_INV_output[0]~0_combout\ <= NOT \mux_writeregister|output[0]~0_combout\;
\control|ALT_INV_Mux0~0_combout\ <= NOT \control|Mux0~0_combout\;
\alu_main|ALT_INV_Mux0~14_combout\ <= NOT \alu_main|Mux0~14_combout\;
\alu_main|ALT_INV_ShiftRight1~62_combout\ <= NOT \alu_main|ShiftRight1~62_combout\;
\alu_main|ALT_INV_ShiftRight1~58_combout\ <= NOT \alu_main|ShiftRight1~58_combout\;
\alu_main|ALT_INV_Mux0~10_combout\ <= NOT \alu_main|Mux0~10_combout\;
\alu_main|ALT_INV_Mux1~26_combout\ <= NOT \alu_main|Mux1~26_combout\;
\alu_main|ALT_INV_ShiftLeft0~58_combout\ <= NOT \alu_main|ShiftLeft0~58_combout\;
\alu_main|ALT_INV_ShiftLeft0~54_combout\ <= NOT \alu_main|ShiftLeft0~54_combout\;
\alu_main|ALT_INV_ShiftRight1~54_combout\ <= NOT \alu_main|ShiftRight1~54_combout\;
\alu_main|ALT_INV_ShiftLeft0~50_combout\ <= NOT \alu_main|ShiftLeft0~50_combout\;
\alu_main|ALT_INV_ShiftLeft1~86_combout\ <= NOT \alu_main|ShiftLeft1~86_combout\;
\alu_main|ALT_INV_ShiftLeft1~82_combout\ <= NOT \alu_main|ShiftLeft1~82_combout\;
\alu_main|ALT_INV_ShiftLeft1~78_combout\ <= NOT \alu_main|ShiftLeft1~78_combout\;
\alu_main|ALT_INV_ShiftLeft1~74_combout\ <= NOT \alu_main|ShiftLeft1~74_combout\;
\alu_main|ALT_INV_ShiftLeft1~70_combout\ <= NOT \alu_main|ShiftLeft1~70_combout\;
\alu_main|ALT_INV_ShiftLeft1~66_combout\ <= NOT \alu_main|ShiftLeft1~66_combout\;
\alu_main|ALT_INV_ShiftLeft1~62_combout\ <= NOT \alu_main|ShiftLeft1~62_combout\;
\alu_main|ALT_INV_ShiftLeft1~58_combout\ <= NOT \alu_main|ShiftLeft1~58_combout\;
\alu_main|ALT_INV_Mux19~12_combout\ <= NOT \alu_main|Mux19~12_combout\;
\alu_main|ALT_INV_Mux28~14_combout\ <= NOT \alu_main|Mux28~14_combout\;
\alu_main|ALT_INV_Mux28~10_combout\ <= NOT \alu_main|Mux28~10_combout\;
\alu_main|ALT_INV_Mux29~10_combout\ <= NOT \alu_main|Mux29~10_combout\;
\alu_main|ALT_INV_Mux29~6_combout\ <= NOT \alu_main|Mux29~6_combout\;
\alu_main|ALT_INV_Mux30~24_combout\ <= NOT \alu_main|Mux30~24_combout\;
\alu_main|ALT_INV_Mux30~20_combout\ <= NOT \alu_main|Mux30~20_combout\;
\alu_main|ALT_INV_Mux31~13_combout\ <= NOT \alu_main|Mux31~13_combout\;
\alu_main|ALT_INV_Mux31~9_combout\ <= NOT \alu_main|Mux31~9_combout\;
ALT_INV_spc_IFID(31) <= NOT spc_IFID(31);
ALT_INV_spc_IFID(30) <= NOT spc_IFID(30);
ALT_INV_spc_IFID(29) <= NOT spc_IFID(29);
ALT_INV_spc_IFID(28) <= NOT spc_IFID(28);
ALT_INV_spc_IFID(27) <= NOT spc_IFID(27);
ALT_INV_spc_IFID(26) <= NOT spc_IFID(26);
ALT_INV_spc_IFID(25) <= NOT spc_IFID(25);
ALT_INV_spc_IFID(24) <= NOT spc_IFID(24);
ALT_INV_spc_IFID(23) <= NOT spc_IFID(23);
ALT_INV_spc_IFID(22) <= NOT spc_IFID(22);
ALT_INV_spc_IFID(21) <= NOT spc_IFID(21);
ALT_INV_spc_IFID(20) <= NOT spc_IFID(20);
ALT_INV_spc_IFID(19) <= NOT spc_IFID(19);
ALT_INV_spc_IFID(18) <= NOT spc_IFID(18);
ALT_INV_spc_IFID(17) <= NOT spc_IFID(17);
ALT_INV_spc_IFID(16) <= NOT spc_IFID(16);
ALT_INV_spc_IFID(15) <= NOT spc_IFID(15);
ALT_INV_spc_IFID(14) <= NOT spc_IFID(14);
ALT_INV_spc_IFID(13) <= NOT spc_IFID(13);
ALT_INV_spc_IFID(12) <= NOT spc_IFID(12);
ALT_INV_spc_IFID(11) <= NOT spc_IFID(11);
ALT_INV_spc_IFID(10) <= NOT spc_IFID(10);
ALT_INV_spc_IFID(9) <= NOT spc_IFID(9);
ALT_INV_spc_IFID(8) <= NOT spc_IFID(8);
ALT_INV_spc_IFID(7) <= NOT spc_IFID(7);
ALT_INV_spc_IFID(6) <= NOT spc_IFID(6);
ALT_INV_spc_IFID(5) <= NOT spc_IFID(5);
ALT_INV_spc_IFID(4) <= NOT spc_IFID(4);
ALT_INV_spc_IFID(3) <= NOT spc_IFID(3);
ALT_INV_spc_IFID(2) <= NOT spc_IFID(2);
ALT_INV_spc_IDEX(31) <= NOT spc_IDEX(31);
\ALT_INV_Add1~117_sumout\ <= NOT \Add1~117_sumout\;
ALT_INV_spc_IDEX(30) <= NOT spc_IDEX(30);
\ALT_INV_Add1~113_sumout\ <= NOT \Add1~113_sumout\;
ALT_INV_spc_IDEX(29) <= NOT spc_IDEX(29);
\ALT_INV_Add1~109_sumout\ <= NOT \Add1~109_sumout\;
ALT_INV_spc_IDEX(28) <= NOT spc_IDEX(28);
\ALT_INV_Add1~105_sumout\ <= NOT \Add1~105_sumout\;
ALT_INV_spc_IDEX(27) <= NOT spc_IDEX(27);
\ALT_INV_Add1~101_sumout\ <= NOT \Add1~101_sumout\;
ALT_INV_spc_IDEX(26) <= NOT spc_IDEX(26);
\ALT_INV_Add1~97_sumout\ <= NOT \Add1~97_sumout\;
ALT_INV_spc_IDEX(25) <= NOT spc_IDEX(25);
\ALT_INV_Add1~93_sumout\ <= NOT \Add1~93_sumout\;
ALT_INV_spc_IDEX(24) <= NOT spc_IDEX(24);
\ALT_INV_Add1~89_sumout\ <= NOT \Add1~89_sumout\;
ALT_INV_spc_IDEX(23) <= NOT spc_IDEX(23);
\ALT_INV_Add1~85_sumout\ <= NOT \Add1~85_sumout\;
ALT_INV_spc_IDEX(22) <= NOT spc_IDEX(22);
\ALT_INV_Add1~81_sumout\ <= NOT \Add1~81_sumout\;
ALT_INV_spc_IDEX(21) <= NOT spc_IDEX(21);
\ALT_INV_Add1~77_sumout\ <= NOT \Add1~77_sumout\;
ALT_INV_spc_IDEX(20) <= NOT spc_IDEX(20);
\ALT_INV_Add1~73_sumout\ <= NOT \Add1~73_sumout\;
ALT_INV_spc_IDEX(19) <= NOT spc_IDEX(19);
\ALT_INV_Add1~69_sumout\ <= NOT \Add1~69_sumout\;
ALT_INV_spc_IDEX(18) <= NOT spc_IDEX(18);
\ALT_INV_Add1~65_sumout\ <= NOT \Add1~65_sumout\;
ALT_INV_spc_IDEX(17) <= NOT spc_IDEX(17);
\ALT_INV_Add1~61_sumout\ <= NOT \Add1~61_sumout\;
ALT_INV_spc_IDEX(16) <= NOT spc_IDEX(16);
\ALT_INV_Add1~57_sumout\ <= NOT \Add1~57_sumout\;
ALT_INV_spc_IDEX(15) <= NOT spc_IDEX(15);
\ALT_INV_Add1~53_sumout\ <= NOT \Add1~53_sumout\;
ALT_INV_spc_IDEX(14) <= NOT spc_IDEX(14);
\ALT_INV_Add1~49_sumout\ <= NOT \Add1~49_sumout\;
ALT_INV_spc_IDEX(13) <= NOT spc_IDEX(13);
\ALT_INV_Add1~45_sumout\ <= NOT \Add1~45_sumout\;
ALT_INV_spc_IDEX(12) <= NOT spc_IDEX(12);
\ALT_INV_Add1~41_sumout\ <= NOT \Add1~41_sumout\;
ALT_INV_spc_IDEX(11) <= NOT spc_IDEX(11);
\ALT_INV_Add1~37_sumout\ <= NOT \Add1~37_sumout\;
ALT_INV_spc_IDEX(10) <= NOT spc_IDEX(10);
\ALT_INV_Add1~33_sumout\ <= NOT \Add1~33_sumout\;
ALT_INV_spc_IDEX(9) <= NOT spc_IDEX(9);
\ALT_INV_Add1~29_sumout\ <= NOT \Add1~29_sumout\;
ALT_INV_spc_IDEX(8) <= NOT spc_IDEX(8);
\ALT_INV_Add1~25_sumout\ <= NOT \Add1~25_sumout\;
ALT_INV_spc_IDEX(7) <= NOT spc_IDEX(7);
\ALT_INV_Add1~21_sumout\ <= NOT \Add1~21_sumout\;
ALT_INV_spc_IDEX(6) <= NOT spc_IDEX(6);
\ALT_INV_Add1~17_sumout\ <= NOT \Add1~17_sumout\;
ALT_INV_spc_IDEX(5) <= NOT spc_IDEX(5);
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
ALT_INV_spc_IDEX(4) <= NOT spc_IDEX(4);
\ALT_INV_Add1~9_sumout\ <= NOT \Add1~9_sumout\;
ALT_INV_spc_IDEX(3) <= NOT spc_IDEX(3);
\ALT_INV_Add1~5_sumout\ <= NOT \Add1~5_sumout\;
ALT_INV_spc_IDEX(2) <= NOT spc_IDEX(2);
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
\alu_main|ALT_INV_Add0~125_sumout\ <= NOT \alu_main|Add0~125_sumout\;
ALT_INV_spc_EXMEM(31) <= NOT spc_EXMEM(31);
\alu_main|ALT_INV_Add0~121_sumout\ <= NOT \alu_main|Add0~121_sumout\;
\alu_main|ALT_INV_Add0~117_sumout\ <= NOT \alu_main|Add0~117_sumout\;
\alu_main|ALT_INV_Add0~113_sumout\ <= NOT \alu_main|Add0~113_sumout\;
\alu_main|ALT_INV_Add0~109_sumout\ <= NOT \alu_main|Add0~109_sumout\;
\alu_main|ALT_INV_Add0~105_sumout\ <= NOT \alu_main|Add0~105_sumout\;
\alu_main|ALT_INV_Add0~101_sumout\ <= NOT \alu_main|Add0~101_sumout\;
\alu_main|ALT_INV_Add0~97_sumout\ <= NOT \alu_main|Add0~97_sumout\;
\alu_main|ALT_INV_Add0~93_sumout\ <= NOT \alu_main|Add0~93_sumout\;
\alu_main|ALT_INV_Add0~89_sumout\ <= NOT \alu_main|Add0~89_sumout\;
\alu_main|ALT_INV_Add0~85_sumout\ <= NOT \alu_main|Add0~85_sumout\;
\alu_main|ALT_INV_Add0~81_sumout\ <= NOT \alu_main|Add0~81_sumout\;
\alu_main|ALT_INV_Add0~77_sumout\ <= NOT \alu_main|Add0~77_sumout\;
\alu_main|ALT_INV_Add0~73_sumout\ <= NOT \alu_main|Add0~73_sumout\;
\alu_main|ALT_INV_Add0~69_sumout\ <= NOT \alu_main|Add0~69_sumout\;
\alu_main|ALT_INV_Add0~65_sumout\ <= NOT \alu_main|Add0~65_sumout\;
\alu_main|ALT_INV_Add0~61_sumout\ <= NOT \alu_main|Add0~61_sumout\;
\alu_main|ALT_INV_Add0~57_sumout\ <= NOT \alu_main|Add0~57_sumout\;
\alu_main|ALT_INV_Add0~53_sumout\ <= NOT \alu_main|Add0~53_sumout\;
\alu_main|ALT_INV_Add0~49_sumout\ <= NOT \alu_main|Add0~49_sumout\;
\alu_main|ALT_INV_Add0~45_sumout\ <= NOT \alu_main|Add0~45_sumout\;
\alu_main|ALT_INV_Add0~41_sumout\ <= NOT \alu_main|Add0~41_sumout\;
\alu_main|ALT_INV_Add0~37_sumout\ <= NOT \alu_main|Add0~37_sumout\;
\alu_main|ALT_INV_Add0~33_sumout\ <= NOT \alu_main|Add0~33_sumout\;
\alu_main|ALT_INV_Add0~29_sumout\ <= NOT \alu_main|Add0~29_sumout\;
\alu_main|ALT_INV_Add0~25_sumout\ <= NOT \alu_main|Add0~25_sumout\;
\alu_main|ALT_INV_Add0~21_sumout\ <= NOT \alu_main|Add0~21_sumout\;
\alu_main|ALT_INV_Add0~17_sumout\ <= NOT \alu_main|Add0~17_sumout\;
\alu_main|ALT_INV_Add0~13_sumout\ <= NOT \alu_main|Add0~13_sumout\;
\alu_main|ALT_INV_Add0~9_sumout\ <= NOT \alu_main|Add0~9_sumout\;
\alu_main|ALT_INV_Add0~5_sumout\ <= NOT \alu_main|Add0~5_sumout\;
ALT_INV_salucontrol_IDEX(0) <= NOT salucontrol_IDEX(0);
ALT_INV_sreaddata1_IDEX(31) <= NOT sreaddata1_IDEX(31);
ALT_INV_sreaddata2_IDEX(15) <= NOT sreaddata2_IDEX(15);
ALT_INV_sreaddata2_IDEX(14) <= NOT sreaddata2_IDEX(14);
ALT_INV_sreaddata2_IDEX(13) <= NOT sreaddata2_IDEX(13);
ALT_INV_sreaddata2_IDEX(12) <= NOT sreaddata2_IDEX(12);
ALT_INV_sreaddata2_IDEX(11) <= NOT sreaddata2_IDEX(11);
ALT_INV_sreaddata2_IDEX(10) <= NOT sreaddata2_IDEX(10);
ALT_INV_sreaddata2_IDEX(9) <= NOT sreaddata2_IDEX(9);
ALT_INV_sreaddata2_IDEX(8) <= NOT sreaddata2_IDEX(8);
ALT_INV_sreaddata2_IDEX(7) <= NOT sreaddata2_IDEX(7);
ALT_INV_sreaddata2_IDEX(6) <= NOT sreaddata2_IDEX(6);
ALT_INV_sreaddata2_IDEX(5) <= NOT sreaddata2_IDEX(5);
ALT_INV_sreaddata2_IDEX(4) <= NOT sreaddata2_IDEX(4);
ALT_INV_sreaddata2_IDEX(3) <= NOT sreaddata2_IDEX(3);
ALT_INV_sreaddata2_IDEX(2) <= NOT sreaddata2_IDEX(2);
ALT_INV_sreaddata2_IDEX(1) <= NOT sreaddata2_IDEX(1);
ALT_INV_salumainresult_EXMEM(31) <= NOT salumainresult_EXMEM(31);
ALT_INV_sreaddata2_IDEX(31) <= NOT sreaddata2_IDEX(31);
ALT_INV_sreaddata2_IDEX(30) <= NOT sreaddata2_IDEX(30);
ALT_INV_sreaddata2_IDEX(29) <= NOT sreaddata2_IDEX(29);
ALT_INV_sreaddata2_IDEX(28) <= NOT sreaddata2_IDEX(28);
ALT_INV_sreaddata2_IDEX(27) <= NOT sreaddata2_IDEX(27);
ALT_INV_sreaddata2_IDEX(26) <= NOT sreaddata2_IDEX(26);
ALT_INV_sreaddata2_IDEX(25) <= NOT sreaddata2_IDEX(25);
ALT_INV_sreaddata2_IDEX(24) <= NOT sreaddata2_IDEX(24);
ALT_INV_sreaddata2_IDEX(23) <= NOT sreaddata2_IDEX(23);
ALT_INV_sreaddata2_IDEX(22) <= NOT sreaddata2_IDEX(22);
ALT_INV_sreaddata2_IDEX(21) <= NOT sreaddata2_IDEX(21);
ALT_INV_sreaddata2_IDEX(20) <= NOT sreaddata2_IDEX(20);
ALT_INV_sreaddata2_IDEX(19) <= NOT sreaddata2_IDEX(19);
ALT_INV_sreaddata2_IDEX(18) <= NOT sreaddata2_IDEX(18);
ALT_INV_sreaddata2_IDEX(17) <= NOT sreaddata2_IDEX(17);
ALT_INV_sreaddata2_IDEX(16) <= NOT sreaddata2_IDEX(16);
ALT_INV_salucontrol_IDEX(3) <= NOT salucontrol_IDEX(3);
ALT_INV_salumainresult_EXMEM(30) <= NOT salumainresult_EXMEM(30);
ALT_INV_sreaddata1_IDEX(30) <= NOT sreaddata1_IDEX(30);
ALT_INV_salumainresult_EXMEM(29) <= NOT salumainresult_EXMEM(29);
ALT_INV_sreaddata1_IDEX(29) <= NOT sreaddata1_IDEX(29);
ALT_INV_salumainresult_EXMEM(10) <= NOT salumainresult_EXMEM(10);
ALT_INV_sreaddata1_IDEX(10) <= NOT sreaddata1_IDEX(10);
ALT_INV_salumainresult_EXMEM(9) <= NOT salumainresult_EXMEM(9);
ALT_INV_sreaddata1_IDEX(9) <= NOT sreaddata1_IDEX(9);
ALT_INV_salumainresult_EXMEM(8) <= NOT salumainresult_EXMEM(8);
ALT_INV_sreaddata1_IDEX(8) <= NOT sreaddata1_IDEX(8);
ALT_INV_salumainresult_EXMEM(7) <= NOT salumainresult_EXMEM(7);
ALT_INV_sreaddata1_IDEX(7) <= NOT sreaddata1_IDEX(7);
ALT_INV_salumainresult_EXMEM(6) <= NOT salumainresult_EXMEM(6);
ALT_INV_sreaddata1_IDEX(6) <= NOT sreaddata1_IDEX(6);
ALT_INV_salumainresult_EXMEM(5) <= NOT salumainresult_EXMEM(5);
ALT_INV_sreaddata1_IDEX(5) <= NOT sreaddata1_IDEX(5);
ALT_INV_salumainresult_EXMEM(16) <= NOT salumainresult_EXMEM(16);
ALT_INV_sreaddata1_IDEX(16) <= NOT sreaddata1_IDEX(16);
ALT_INV_salumainresult_EXMEM(15) <= NOT salumainresult_EXMEM(15);
ALT_INV_sreaddata1_IDEX(15) <= NOT sreaddata1_IDEX(15);
ALT_INV_salumainresult_EXMEM(14) <= NOT salumainresult_EXMEM(14);
ALT_INV_sreaddata1_IDEX(14) <= NOT sreaddata1_IDEX(14);
ALT_INV_salumainresult_EXMEM(13) <= NOT salumainresult_EXMEM(13);
ALT_INV_sreaddata1_IDEX(13) <= NOT sreaddata1_IDEX(13);
ALT_INV_salumainresult_EXMEM(12) <= NOT salumainresult_EXMEM(12);
ALT_INV_sreaddata1_IDEX(12) <= NOT sreaddata1_IDEX(12);
ALT_INV_salumainresult_EXMEM(11) <= NOT salumainresult_EXMEM(11);
ALT_INV_sreaddata1_IDEX(11) <= NOT sreaddata1_IDEX(11);
ALT_INV_salumainresult_EXMEM(22) <= NOT salumainresult_EXMEM(22);
ALT_INV_sreaddata1_IDEX(22) <= NOT sreaddata1_IDEX(22);
ALT_INV_salumainresult_EXMEM(21) <= NOT salumainresult_EXMEM(21);
ALT_INV_sreaddata1_IDEX(21) <= NOT sreaddata1_IDEX(21);
ALT_INV_salumainresult_EXMEM(20) <= NOT salumainresult_EXMEM(20);
ALT_INV_sreaddata1_IDEX(20) <= NOT sreaddata1_IDEX(20);
ALT_INV_salumainresult_EXMEM(19) <= NOT salumainresult_EXMEM(19);
ALT_INV_sreaddata1_IDEX(19) <= NOT sreaddata1_IDEX(19);
ALT_INV_salumainresult_EXMEM(18) <= NOT salumainresult_EXMEM(18);
ALT_INV_sreaddata1_IDEX(18) <= NOT sreaddata1_IDEX(18);
ALT_INV_salumainresult_EXMEM(17) <= NOT salumainresult_EXMEM(17);
ALT_INV_sreaddata1_IDEX(17) <= NOT sreaddata1_IDEX(17);
ALT_INV_salumainresult_EXMEM(28) <= NOT salumainresult_EXMEM(28);
ALT_INV_sreaddata1_IDEX(28) <= NOT sreaddata1_IDEX(28);
ALT_INV_salumainresult_EXMEM(27) <= NOT salumainresult_EXMEM(27);
ALT_INV_sreaddata1_IDEX(27) <= NOT sreaddata1_IDEX(27);
ALT_INV_salumainresult_EXMEM(26) <= NOT salumainresult_EXMEM(26);
ALT_INV_sreaddata1_IDEX(26) <= NOT sreaddata1_IDEX(26);
ALT_INV_salumainresult_EXMEM(25) <= NOT salumainresult_EXMEM(25);
ALT_INV_sreaddata1_IDEX(25) <= NOT sreaddata1_IDEX(25);
ALT_INV_salumainresult_EXMEM(24) <= NOT salumainresult_EXMEM(24);
ALT_INV_sreaddata1_IDEX(24) <= NOT sreaddata1_IDEX(24);
ALT_INV_salumainresult_EXMEM(23) <= NOT salumainresult_EXMEM(23);
ALT_INV_sreaddata1_IDEX(23) <= NOT sreaddata1_IDEX(23);
ALT_INV_salumainresult_EXMEM(4) <= NOT salumainresult_EXMEM(4);
ALT_INV_sreaddata1_IDEX(4) <= NOT sreaddata1_IDEX(4);
ALT_INV_salumainresult_EXMEM(3) <= NOT salumainresult_EXMEM(3);
ALT_INV_sreaddata1_IDEX(3) <= NOT sreaddata1_IDEX(3);
ALT_INV_salumainresult_EXMEM(2) <= NOT salumainresult_EXMEM(2);
ALT_INV_sreaddata1_IDEX(2) <= NOT sreaddata1_IDEX(2);
ALT_INV_salumainresult_EXMEM(1) <= NOT salumainresult_EXMEM(1);
\alu_main|ALT_INV_Add0~1_sumout\ <= NOT \alu_main|Add0~1_sumout\;
ALT_INV_sreadreg1_IDEX(4) <= NOT sreadreg1_IDEX(4);
ALT_INV_sreadreg1_IDEX(3) <= NOT sreadreg1_IDEX(3);
ALT_INV_sreadreg1_IDEX(2) <= NOT sreadreg1_IDEX(2);
ALT_INV_sreadreg1_IDEX(1) <= NOT sreadreg1_IDEX(1);
ALT_INV_sreadreg1_IDEX(0) <= NOT sreadreg1_IDEX(0);
ALT_INV_salumainresult_EXMEM(0) <= NOT salumainresult_EXMEM(0);
ALT_INV_sreadreg2_IDEX(4) <= NOT sreadreg2_IDEX(4);
ALT_INV_sreadreg2_IDEX(3) <= NOT sreadreg2_IDEX(3);
ALT_INV_sreadreg2_IDEX(2) <= NOT sreadreg2_IDEX(2);
ALT_INV_sreadreg2_IDEX(1) <= NOT sreadreg2_IDEX(1);
ALT_INV_sreadreg2_IDEX(0) <= NOT sreadreg2_IDEX(0);
\ALT_INV_sregwrite_EXMEM~q\ <= NOT \sregwrite_EXMEM~q\;
ALT_INV_sreaddata2_IDEX(0) <= NOT sreaddata2_IDEX(0);
\ALT_INV_sregwrite_MEMWB~q\ <= NOT \sregwrite_MEMWB~q\;
\rom|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \rom|altsyncram_component|auto_generated|q_a\(12);
\rom|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \rom|altsyncram_component|auto_generated|q_a\(13);
\rom|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \rom|altsyncram_component|auto_generated|q_a\(16);
\rom|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \rom|altsyncram_component|auto_generated|q_a\(17);
\rom|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \rom|altsyncram_component|auto_generated|q_a\(18);
\pc_mips|ALT_INV_pc_output\(31) <= NOT \pc_mips|pc_output\(31);
\pc_mips|ALT_INV_pc_output\(30) <= NOT \pc_mips|pc_output\(30);
\pc_mips|ALT_INV_pc_output\(29) <= NOT \pc_mips|pc_output\(29);
\pc_mips|ALT_INV_pc_output\(28) <= NOT \pc_mips|pc_output\(28);
\pc_mips|ALT_INV_pc_output\(27) <= NOT \pc_mips|pc_output\(27);
\pc_mips|ALT_INV_pc_output\(26) <= NOT \pc_mips|pc_output\(26);
\pc_mips|ALT_INV_pc_output\(25) <= NOT \pc_mips|pc_output\(25);
\pc_mips|ALT_INV_pc_output\(24) <= NOT \pc_mips|pc_output\(24);
\pc_mips|ALT_INV_pc_output\(23) <= NOT \pc_mips|pc_output\(23);
\pc_mips|ALT_INV_pc_output\(22) <= NOT \pc_mips|pc_output\(22);
\pc_mips|ALT_INV_pc_output\(21) <= NOT \pc_mips|pc_output\(21);
\pc_mips|ALT_INV_pc_output\(20) <= NOT \pc_mips|pc_output\(20);
\pc_mips|ALT_INV_pc_output\(19) <= NOT \pc_mips|pc_output\(19);
\pc_mips|ALT_INV_pc_output\(18) <= NOT \pc_mips|pc_output\(18);
\pc_mips|ALT_INV_pc_output\(17) <= NOT \pc_mips|pc_output\(17);
\pc_mips|ALT_INV_pc_output\(16) <= NOT \pc_mips|pc_output\(16);
\pc_mips|ALT_INV_pc_output\(15) <= NOT \pc_mips|pc_output\(15);
\pc_mips|ALT_INV_pc_output\(14) <= NOT \pc_mips|pc_output\(14);
\pc_mips|ALT_INV_pc_output\(13) <= NOT \pc_mips|pc_output\(13);
\pc_mips|ALT_INV_pc_output\(12) <= NOT \pc_mips|pc_output\(12);
\pc_mips|ALT_INV_pc_output\(11) <= NOT \pc_mips|pc_output\(11);
\pc_mips|ALT_INV_pc_output\(10) <= NOT \pc_mips|pc_output\(10);
\pc_mips|ALT_INV_pc_output\(9) <= NOT \pc_mips|pc_output\(9);
\pc_mips|ALT_INV_pc_output\(8) <= NOT \pc_mips|pc_output\(8);
\pc_mips|ALT_INV_pc_output\(7) <= NOT \pc_mips|pc_output\(7);
\pc_mips|ALT_INV_pc_output\(6) <= NOT \pc_mips|pc_output\(6);
\pc_mips|ALT_INV_pc_output\(5) <= NOT \pc_mips|pc_output\(5);
\pc_mips|ALT_INV_pc_output\(4) <= NOT \pc_mips|pc_output\(4);
\pc_mips|ALT_INV_pc_output\(3) <= NOT \pc_mips|pc_output\(3);
\pc_mips|ALT_INV_pc_output\(2) <= NOT \pc_mips|pc_output\(2);
ALT_INV_sreaddata1_IDEX(1) <= NOT sreaddata1_IDEX(1);
ALT_INV_spc_IDEX(1) <= NOT spc_IDEX(1);
ALT_INV_spc_IFID(1) <= NOT spc_IFID(1);
\ALT_INV_sbne_EXMEM~q\ <= NOT \sbne_EXMEM~q\;
\ALT_INV_sbeq_EXMEM~q\ <= NOT \sbeq_EXMEM~q\;
\ALT_INV_sjr_IDEX~q\ <= NOT \sjr_IDEX~q\;
ALT_INV_sreaddata1_IDEX(0) <= NOT sreaddata1_IDEX(0);
ALT_INV_spc_IDEX(0) <= NOT spc_IDEX(0);
\ALT_INV_sjump_IDEX~q\ <= NOT \sjump_IDEX~q\;
ALT_INV_spc_IFID(0) <= NOT spc_IFID(0);
ALT_INV_spc_MEMWB(31) <= NOT spc_MEMWB(31);
ALT_INV_spc_MEMWB(30) <= NOT spc_MEMWB(30);
ALT_INV_spc_MEMWB(29) <= NOT spc_MEMWB(29);
ALT_INV_spc_MEMWB(28) <= NOT spc_MEMWB(28);
ALT_INV_spc_MEMWB(27) <= NOT spc_MEMWB(27);
ALT_INV_spc_MEMWB(26) <= NOT spc_MEMWB(26);
ALT_INV_spc_MEMWB(25) <= NOT spc_MEMWB(25);
ALT_INV_spc_MEMWB(24) <= NOT spc_MEMWB(24);
ALT_INV_spc_MEMWB(23) <= NOT spc_MEMWB(23);
ALT_INV_spc_MEMWB(22) <= NOT spc_MEMWB(22);
ALT_INV_spc_MEMWB(21) <= NOT spc_MEMWB(21);
ALT_INV_spc_MEMWB(20) <= NOT spc_MEMWB(20);
ALT_INV_spc_MEMWB(19) <= NOT spc_MEMWB(19);
ALT_INV_spc_MEMWB(18) <= NOT spc_MEMWB(18);
ALT_INV_spc_MEMWB(17) <= NOT spc_MEMWB(17);
ALT_INV_spc_MEMWB(16) <= NOT spc_MEMWB(16);
ALT_INV_spc_MEMWB(15) <= NOT spc_MEMWB(15);
ALT_INV_spc_MEMWB(14) <= NOT spc_MEMWB(14);
ALT_INV_spc_MEMWB(13) <= NOT spc_MEMWB(13);
ALT_INV_spc_MEMWB(12) <= NOT spc_MEMWB(12);
ALT_INV_spc_MEMWB(11) <= NOT spc_MEMWB(11);
ALT_INV_spc_MEMWB(10) <= NOT spc_MEMWB(10);
ALT_INV_spc_MEMWB(9) <= NOT spc_MEMWB(9);
ALT_INV_spc_MEMWB(8) <= NOT spc_MEMWB(8);
ALT_INV_spc_MEMWB(7) <= NOT spc_MEMWB(7);
ALT_INV_spc_MEMWB(6) <= NOT spc_MEMWB(6);
ALT_INV_spc_MEMWB(5) <= NOT spc_MEMWB(5);
ALT_INV_spc_MEMWB(4) <= NOT spc_MEMWB(4);
ALT_INV_spc_MEMWB(3) <= NOT spc_MEMWB(3);
ALT_INV_spc_MEMWB(2) <= NOT spc_MEMWB(2);
ALT_INV_spc_MEMWB(1) <= NOT spc_MEMWB(1);
ALT_INV_spc_MEMWB(0) <= NOT spc_MEMWB(0);
\ALT_INV_sjal_MEMWB~q\ <= NOT \sjal_MEMWB~q\;
ALT_INV_sinstruction_IFID(31) <= NOT sinstruction_IFID(31);
ALT_INV_sinstruction_IFID(30) <= NOT sinstruction_IFID(30);
ALT_INV_sinstruction_IFID(29) <= NOT sinstruction_IFID(29);
ALT_INV_sinstruction_IFID(28) <= NOT sinstruction_IFID(28);
ALT_INV_sinstruction_IFID(27) <= NOT sinstruction_IFID(27);
ALT_INV_sinstruction_IFID(26) <= NOT sinstruction_IFID(26);
ALT_INV_sinstruction_IFID(25) <= NOT sinstruction_IFID(25);
ALT_INV_sinstruction_IFID(24) <= NOT sinstruction_IFID(24);
ALT_INV_sinstruction_IFID(23) <= NOT sinstruction_IFID(23);
ALT_INV_sinstruction_IFID(22) <= NOT sinstruction_IFID(22);
ALT_INV_sinstruction_IFID(21) <= NOT sinstruction_IFID(21);
ALT_INV_sinstruction_IFID(20) <= NOT sinstruction_IFID(20);
ALT_INV_sinstruction_IFID(19) <= NOT sinstruction_IFID(19);
ALT_INV_sinstruction_IFID(18) <= NOT sinstruction_IFID(18);
ALT_INV_sinstruction_IFID(17) <= NOT sinstruction_IFID(17);
ALT_INV_sinstruction_IFID(16) <= NOT sinstruction_IFID(16);
ALT_INV_sinstruction_IFID(15) <= NOT sinstruction_IFID(15);
ALT_INV_sinstruction_IFID(14) <= NOT sinstruction_IFID(14);
ALT_INV_sinstruction_IFID(13) <= NOT sinstruction_IFID(13);
ALT_INV_sinstruction_IFID(12) <= NOT sinstruction_IFID(12);
ALT_INV_sinstruction_IFID(11) <= NOT sinstruction_IFID(11);
ALT_INV_sinstruction_IFID(10) <= NOT sinstruction_IFID(10);
ALT_INV_sinstruction_IFID(9) <= NOT sinstruction_IFID(9);
ALT_INV_sinstruction_IFID(8) <= NOT sinstruction_IFID(8);
ALT_INV_sinstruction_IFID(7) <= NOT sinstruction_IFID(7);
ALT_INV_sinstruction_IFID(6) <= NOT sinstruction_IFID(6);
ALT_INV_sinstruction_IFID(5) <= NOT sinstruction_IFID(5);
ALT_INV_sinstruction_IFID(4) <= NOT sinstruction_IFID(4);
ALT_INV_sinstruction_IFID(3) <= NOT sinstruction_IFID(3);
ALT_INV_sinstruction_IFID(2) <= NOT sinstruction_IFID(2);
ALT_INV_sinstruction_IFID(1) <= NOT sinstruction_IFID(1);
ALT_INV_sinstruction_IFID(0) <= NOT sinstruction_IFID(0);
\ALT_INV_Add0~117_sumout\ <= NOT \Add0~117_sumout\;
\ALT_INV_Add0~113_sumout\ <= NOT \Add0~113_sumout\;
\ALT_INV_Add0~109_sumout\ <= NOT \Add0~109_sumout\;
\ALT_INV_Add0~105_sumout\ <= NOT \Add0~105_sumout\;
\ALT_INV_Add0~101_sumout\ <= NOT \Add0~101_sumout\;
\ALT_INV_Add0~97_sumout\ <= NOT \Add0~97_sumout\;
\ALT_INV_Add0~93_sumout\ <= NOT \Add0~93_sumout\;
\ALT_INV_Add0~89_sumout\ <= NOT \Add0~89_sumout\;
\ALT_INV_Add0~85_sumout\ <= NOT \Add0~85_sumout\;
\ALT_INV_Add0~81_sumout\ <= NOT \Add0~81_sumout\;
\ALT_INV_Add0~77_sumout\ <= NOT \Add0~77_sumout\;
\ALT_INV_Add0~73_sumout\ <= NOT \Add0~73_sumout\;
\ALT_INV_Add0~69_sumout\ <= NOT \Add0~69_sumout\;
\ALT_INV_Add0~65_sumout\ <= NOT \Add0~65_sumout\;
\ALT_INV_Add0~61_sumout\ <= NOT \Add0~61_sumout\;
\ALT_INV_Add0~57_sumout\ <= NOT \Add0~57_sumout\;
\ALT_INV_Add0~53_sumout\ <= NOT \Add0~53_sumout\;
\ALT_INV_Add0~49_sumout\ <= NOT \Add0~49_sumout\;
\ALT_INV_Add0~45_sumout\ <= NOT \Add0~45_sumout\;
\ALT_INV_Add0~41_sumout\ <= NOT \Add0~41_sumout\;
\ALT_INV_Add0~37_sumout\ <= NOT \Add0~37_sumout\;
\ALT_INV_Add0~33_sumout\ <= NOT \Add0~33_sumout\;
\ALT_INV_Add0~29_sumout\ <= NOT \Add0~29_sumout\;
\ALT_INV_Add0~25_sumout\ <= NOT \Add0~25_sumout\;
\ALT_INV_Add0~21_sumout\ <= NOT \Add0~21_sumout\;
\ALT_INV_Add0~17_sumout\ <= NOT \Add0~17_sumout\;
\ALT_INV_Add0~13_sumout\ <= NOT \Add0~13_sumout\;
\ALT_INV_Add0~9_sumout\ <= NOT \Add0~9_sumout\;
\ALT_INV_Add0~5_sumout\ <= NOT \Add0~5_sumout\;
\ALT_INV_Add0~1_sumout\ <= NOT \Add0~1_sumout\;
\pc_mips|ALT_INV_pc_output\(0) <= NOT \pc_mips|pc_output\(0);
\ALT_INV_slow_clock~inputCLKENA0_outclk\ <= NOT \slow_clock~inputCLKENA0_outclk\;
\alu_main|ALT_INV_Result\(31) <= NOT \alu_main|Result\(31);
\alu_main|ALT_INV_Result\(30) <= NOT \alu_main|Result\(30);
\alu_main|ALT_INV_Result\(29) <= NOT \alu_main|Result\(29);
\alu_main|ALT_INV_Result\(28) <= NOT \alu_main|Result\(28);
\alu_main|ALT_INV_Result\(27) <= NOT \alu_main|Result\(27);
\alu_main|ALT_INV_Result\(26) <= NOT \alu_main|Result\(26);
\alu_main|ALT_INV_Result\(25) <= NOT \alu_main|Result\(25);
\alu_main|ALT_INV_Result\(24) <= NOT \alu_main|Result\(24);
\alu_main|ALT_INV_Result\(23) <= NOT \alu_main|Result\(23);
\alu_main|ALT_INV_Result\(22) <= NOT \alu_main|Result\(22);
\alu_main|ALT_INV_Result\(21) <= NOT \alu_main|Result\(21);
\alu_main|ALT_INV_Result\(20) <= NOT \alu_main|Result\(20);
\alu_main|ALT_INV_Result\(19) <= NOT \alu_main|Result\(19);
\alu_main|ALT_INV_Result\(18) <= NOT \alu_main|Result\(18);
\alu_main|ALT_INV_Result\(17) <= NOT \alu_main|Result\(17);
\alu_main|ALT_INV_Result\(16) <= NOT \alu_main|Result\(16);
\alu_main|ALT_INV_Result\(15) <= NOT \alu_main|Result\(15);
\alu_main|ALT_INV_Result\(14) <= NOT \alu_main|Result\(14);
\alu_main|ALT_INV_Result\(13) <= NOT \alu_main|Result\(13);
\alu_main|ALT_INV_Result\(12) <= NOT \alu_main|Result\(12);
\alu_main|ALT_INV_Result\(11) <= NOT \alu_main|Result\(11);
\alu_main|ALT_INV_Result\(10) <= NOT \alu_main|Result\(10);
\alu_main|ALT_INV_Result\(9) <= NOT \alu_main|Result\(9);
\alu_main|ALT_INV_Result\(8) <= NOT \alu_main|Result\(8);
\alu_main|ALT_INV_Result\(7) <= NOT \alu_main|Result\(7);
\alu_main|ALT_INV_Result\(6) <= NOT \alu_main|Result\(6);
\alu_main|ALT_INV_Result\(5) <= NOT \alu_main|Result\(5);
\alu_main|ALT_INV_Result\(4) <= NOT \alu_main|Result\(4);
\alu_main|ALT_INV_Result\(3) <= NOT \alu_main|Result\(3);
\alu_main|ALT_INV_Result\(2) <= NOT \alu_main|Result\(2);
\alu_main|ALT_INV_Result\(1) <= NOT \alu_main|Result\(1);
\alu_main|ALT_INV_Result\(0) <= NOT \alu_main|Result\(0);
\alu_main|ALT_INV_Mux8~7_combout\ <= NOT \alu_main|Mux8~7_combout\;
\alu_main|ALT_INV_Mux30~28_combout\ <= NOT \alu_main|Mux30~28_combout\;
\alu_main|ALT_INV_Mux30~19_combout\ <= NOT \alu_main|Mux30~19_combout\;
\alu_main|ALT_INV_Mux30~18_combout\ <= NOT \alu_main|Mux30~18_combout\;
\alu_main|ALT_INV_Mux30~17_combout\ <= NOT \alu_main|Mux30~17_combout\;
\alu_main|ALT_INV_ShiftLeft0~49_combout\ <= NOT \alu_main|ShiftLeft0~49_combout\;
\alu_main|ALT_INV_ShiftLeft1~57_combout\ <= NOT \alu_main|ShiftLeft1~57_combout\;
\alu_main|ALT_INV_ShiftLeft1~56_combout\ <= NOT \alu_main|ShiftLeft1~56_combout\;
\alu_main|ALT_INV_ShiftLeft0~48_combout\ <= NOT \alu_main|ShiftLeft0~48_combout\;
\alu_main|ALT_INV_Mux31~8_combout\ <= NOT \alu_main|Mux31~8_combout\;
\alu_main|ALT_INV_Mux30~16_combout\ <= NOT \alu_main|Mux30~16_combout\;
\alu_main|ALT_INV_Mux30~15_combout\ <= NOT \alu_main|Mux30~15_combout\;
\alu_main|ALT_INV_Mux30~14_combout\ <= NOT \alu_main|Mux30~14_combout\;
\alu_main|ALT_INV_Mux28~9_combout\ <= NOT \alu_main|Mux28~9_combout\;
\alu_main|ALT_INV_Mux19~11_combout\ <= NOT \alu_main|Mux19~11_combout\;
\alu_main|ALT_INV_ShiftRight1~53_combout\ <= NOT \alu_main|ShiftRight1~53_combout\;
\alu_main|ALT_INV_Mux8~6_combout\ <= NOT \alu_main|Mux8~6_combout\;
\alu_main|ALT_INV_ShiftRight1~52_combout\ <= NOT \alu_main|ShiftRight1~52_combout\;
\alu_main|ALT_INV_Mux4~16_combout\ <= NOT \alu_main|Mux4~16_combout\;
\alu_main|ALT_INV_Mux4~15_combout\ <= NOT \alu_main|Mux4~15_combout\;
\alu_main|ALT_INV_ShiftRight1~51_combout\ <= NOT \alu_main|ShiftRight1~51_combout\;
\alu_main|ALT_INV_Mux1~25_combout\ <= NOT \alu_main|Mux1~25_combout\;
\alu_main|ALT_INV_Mux1~24_combout\ <= NOT \alu_main|Mux1~24_combout\;
\alu_main|ALT_INV_Mux1~23_combout\ <= NOT \alu_main|Mux1~23_combout\;
\alu_main|ALT_INV_Mux31~7_combout\ <= NOT \alu_main|Mux31~7_combout\;
\alu_main|ALT_INV_ShiftLeft1~55_combout\ <= NOT \alu_main|ShiftLeft1~55_combout\;
\alu_main|ALT_INV_ShiftLeft1~54_combout\ <= NOT \alu_main|ShiftLeft1~54_combout\;
\alu_main|ALT_INV_ShiftLeft1~53_combout\ <= NOT \alu_main|ShiftLeft1~53_combout\;
\alu_main|ALT_INV_ShiftLeft1~52_combout\ <= NOT \alu_main|ShiftLeft1~52_combout\;
\alu_main|ALT_INV_ShiftLeft0~47_combout\ <= NOT \alu_main|ShiftLeft0~47_combout\;
\alu_main|ALT_INV_ShiftLeft0~46_combout\ <= NOT \alu_main|ShiftLeft0~46_combout\;
\alu_main|ALT_INV_ShiftLeft1~51_combout\ <= NOT \alu_main|ShiftLeft1~51_combout\;
\alu_main|ALT_INV_ShiftLeft1~50_combout\ <= NOT \alu_main|ShiftLeft1~50_combout\;
\alu_main|ALT_INV_ShiftLeft1~49_combout\ <= NOT \alu_main|ShiftLeft1~49_combout\;
\alu_main|ALT_INV_ShiftLeft1~48_combout\ <= NOT \alu_main|ShiftLeft1~48_combout\;
\alu_main|ALT_INV_ShiftLeft1~47_combout\ <= NOT \alu_main|ShiftLeft1~47_combout\;
\alu_main|ALT_INV_ShiftLeft1~46_combout\ <= NOT \alu_main|ShiftLeft1~46_combout\;
\alu_main|ALT_INV_ShiftLeft1~45_combout\ <= NOT \alu_main|ShiftLeft1~45_combout\;
\alu_main|ALT_INV_ShiftLeft1~44_combout\ <= NOT \alu_main|ShiftLeft1~44_combout\;
\alu_main|ALT_INV_ShiftLeft0~45_combout\ <= NOT \alu_main|ShiftLeft0~45_combout\;
\alu_main|ALT_INV_ShiftLeft0~44_combout\ <= NOT \alu_main|ShiftLeft0~44_combout\;
\alu_main|ALT_INV_ShiftRight1~50_combout\ <= NOT \alu_main|ShiftRight1~50_combout\;
\alu_main|ALT_INV_ShiftRight1~49_combout\ <= NOT \alu_main|ShiftRight1~49_combout\;
\alu_main|ALT_INV_ShiftRight1~48_combout\ <= NOT \alu_main|ShiftRight1~48_combout\;
\alu_main|ALT_INV_ShiftRight1~47_combout\ <= NOT \alu_main|ShiftRight1~47_combout\;
\alu_main|ALT_INV_ShiftRight1~46_combout\ <= NOT \alu_main|ShiftRight1~46_combout\;
\alu_main|ALT_INV_ShiftRight1~45_combout\ <= NOT \alu_main|ShiftRight1~45_combout\;
\alu_main|ALT_INV_ShiftRight1~44_combout\ <= NOT \alu_main|ShiftRight1~44_combout\;
\alu_main|ALT_INV_ShiftRight1~43_combout\ <= NOT \alu_main|ShiftRight1~43_combout\;
\alu_main|ALT_INV_ShiftRight1~42_combout\ <= NOT \alu_main|ShiftRight1~42_combout\;
\alu_main|ALT_INV_ShiftRight1~41_combout\ <= NOT \alu_main|ShiftRight1~41_combout\;
\alu_main|ALT_INV_ShiftRight1~40_combout\ <= NOT \alu_main|ShiftRight1~40_combout\;
\alu_main|ALT_INV_Mux30~13_combout\ <= NOT \alu_main|Mux30~13_combout\;
\alu_main|ALT_INV_ShiftLeft0~43_combout\ <= NOT \alu_main|ShiftLeft0~43_combout\;
\alu_main|ALT_INV_Mux5~10_combout\ <= NOT \alu_main|Mux5~10_combout\;
\alu_main|ALT_INV_Mux5~9_combout\ <= NOT \alu_main|Mux5~9_combout\;
\alu_main|ALT_INV_ShiftLeft1~43_combout\ <= NOT \alu_main|ShiftLeft1~43_combout\;
\alu_main|ALT_INV_ShiftRight1~39_combout\ <= NOT \alu_main|ShiftRight1~39_combout\;
\forward|ALT_INV_Mux32~1_combout\ <= NOT \forward|Mux32~1_combout\;
\forward|ALT_INV_Mux33~1_combout\ <= NOT \forward|Mux33~1_combout\;
\forward|ALT_INV_Mux34~1_combout\ <= NOT \forward|Mux34~1_combout\;
\forward|ALT_INV_Mux35~1_combout\ <= NOT \forward|Mux35~1_combout\;
\forward|ALT_INV_Mux36~1_combout\ <= NOT \forward|Mux36~1_combout\;
\forward|ALT_INV_Mux37~1_combout\ <= NOT \forward|Mux37~1_combout\;
\forward|ALT_INV_Mux38~1_combout\ <= NOT \forward|Mux38~1_combout\;
\forward|ALT_INV_Mux39~1_combout\ <= NOT \forward|Mux39~1_combout\;
\forward|ALT_INV_Mux40~1_combout\ <= NOT \forward|Mux40~1_combout\;
\forward|ALT_INV_Mux41~1_combout\ <= NOT \forward|Mux41~1_combout\;
\forward|ALT_INV_Mux42~1_combout\ <= NOT \forward|Mux42~1_combout\;
\forward|ALT_INV_Mux43~1_combout\ <= NOT \forward|Mux43~1_combout\;
\forward|ALT_INV_Mux44~1_combout\ <= NOT \forward|Mux44~1_combout\;
\forward|ALT_INV_Mux45~1_combout\ <= NOT \forward|Mux45~1_combout\;
\forward|ALT_INV_Mux46~1_combout\ <= NOT \forward|Mux46~1_combout\;
\forward|ALT_INV_Mux47~1_combout\ <= NOT \forward|Mux47~1_combout\;
\forward|ALT_INV_Mux48~1_combout\ <= NOT \forward|Mux48~1_combout\;
\forward|ALT_INV_Mux49~8_combout\ <= NOT \forward|Mux49~8_combout\;
\forward|ALT_INV_Mux50~1_combout\ <= NOT \forward|Mux50~1_combout\;
\forward|ALT_INV_Mux51~1_combout\ <= NOT \forward|Mux51~1_combout\;
\forward|ALT_INV_Mux52~1_combout\ <= NOT \forward|Mux52~1_combout\;
\forward|ALT_INV_Mux53~1_combout\ <= NOT \forward|Mux53~1_combout\;
\forward|ALT_INV_Mux54~1_combout\ <= NOT \forward|Mux54~1_combout\;
\forward|ALT_INV_Mux55~1_combout\ <= NOT \forward|Mux55~1_combout\;
\forward|ALT_INV_Mux56~1_combout\ <= NOT \forward|Mux56~1_combout\;
\forward|ALT_INV_Mux57~1_combout\ <= NOT \forward|Mux57~1_combout\;
\forward|ALT_INV_Mux58~1_combout\ <= NOT \forward|Mux58~1_combout\;
\forward|ALT_INV_Mux59~1_combout\ <= NOT \forward|Mux59~1_combout\;
\forward|ALT_INV_Mux60~1_combout\ <= NOT \forward|Mux60~1_combout\;
\forward|ALT_INV_Mux61~1_combout\ <= NOT \forward|Mux61~1_combout\;
\forward|ALT_INV_Mux62~1_combout\ <= NOT \forward|Mux62~1_combout\;
\ALT_INV_salucontrol_IDEX~5_combout\ <= NOT \salucontrol_IDEX~5_combout\;
\control|ALT_INV_Mux8~0_combout\ <= NOT \control|Mux8~0_combout\;
\ALT_INV_salucontrol_IDEX[1]~4_combout\ <= NOT \salucontrol_IDEX[1]~4_combout\;
\control|ALT_INV_ALUControl[0]~3_combout\ <= NOT \control|ALUControl[0]~3_combout\;
\ALT_INV_salucontrol_IDEX~2_combout\ <= NOT \salucontrol_IDEX~2_combout\;
\ALT_INV_salucontrol_IDEX~1_combout\ <= NOT \salucontrol_IDEX~1_combout\;
\control|ALT_INV_ALUControl[3]~1_combout\ <= NOT \control|ALUControl[3]~1_combout\;
\control|ALT_INV_ALUControl[3]~0_combout\ <= NOT \control|ALUControl[3]~0_combout\;
\forward|ALT_INV_Mux63~1_combout\ <= NOT \forward|Mux63~1_combout\;
\control|ALT_INV_Jr~0_combout\ <= NOT \control|Jr~0_combout\;
\control|ALT_INV_Mux3~0_combout\ <= NOT \control|Mux3~0_combout\;
\ALT_INV_salucontrol_IDEX~0_combout\ <= NOT \salucontrol_IDEX~0_combout\;
\alu_main|ALT_INV_Mux31~6_combout\ <= NOT \alu_main|Mux31~6_combout\;
\alu_main|ALT_INV_Mux31~5_combout\ <= NOT \alu_main|Mux31~5_combout\;
\alu_main|ALT_INV_Mux31~4_combout\ <= NOT \alu_main|Mux31~4_combout\;
\alu_main|ALT_INV_Mux31~3_combout\ <= NOT \alu_main|Mux31~3_combout\;
\alu_main|ALT_INV_Mux31~2_combout\ <= NOT \alu_main|Mux31~2_combout\;
\alu_main|ALT_INV_Mux31~1_combout\ <= NOT \alu_main|Mux31~1_combout\;
\alu_main|ALT_INV_Mux31~0_combout\ <= NOT \alu_main|Mux31~0_combout\;
\alu_main|ALT_INV_Result~12_combout\ <= NOT \alu_main|Result~12_combout\;
\alu_main|ALT_INV_Mux30~12_combout\ <= NOT \alu_main|Mux30~12_combout\;
\alu_main|ALT_INV_Mux30~11_combout\ <= NOT \alu_main|Mux30~11_combout\;
\alu_main|ALT_INV_Mux30~10_combout\ <= NOT \alu_main|Mux30~10_combout\;
\alu_main|ALT_INV_Mux30~9_combout\ <= NOT \alu_main|Mux30~9_combout\;
\alu_main|ALT_INV_Mux30~8_combout\ <= NOT \alu_main|Mux30~8_combout\;
\alu_main|ALT_INV_Mux30~7_combout\ <= NOT \alu_main|Mux30~7_combout\;
\alu_main|ALT_INV_Mux29~5_combout\ <= NOT \alu_main|Mux29~5_combout\;
\alu_main|ALT_INV_Mux29~4_combout\ <= NOT \alu_main|Mux29~4_combout\;
\alu_main|ALT_INV_Mux29~3_combout\ <= NOT \alu_main|Mux29~3_combout\;
\alu_main|ALT_INV_Mux29~2_combout\ <= NOT \alu_main|Mux29~2_combout\;
\alu_main|ALT_INV_Mux29~1_combout\ <= NOT \alu_main|Mux29~1_combout\;
\alu_main|ALT_INV_Mux29~0_combout\ <= NOT \alu_main|Mux29~0_combout\;
\alu_main|ALT_INV_Mux28~8_combout\ <= NOT \alu_main|Mux28~8_combout\;
\alu_main|ALT_INV_Mux28~7_combout\ <= NOT \alu_main|Mux28~7_combout\;
\alu_main|ALT_INV_Mux28~6_combout\ <= NOT \alu_main|Mux28~6_combout\;
\alu_main|ALT_INV_Mux28~5_combout\ <= NOT \alu_main|Mux28~5_combout\;
\alu_main|ALT_INV_Mux30~6_combout\ <= NOT \alu_main|Mux30~6_combout\;
\alu_main|ALT_INV_Mux30~5_combout\ <= NOT \alu_main|Mux30~5_combout\;
\alu_main|ALT_INV_Mux30~4_combout\ <= NOT \alu_main|Mux30~4_combout\;
\alu_main|ALT_INV_Mux30~3_combout\ <= NOT \alu_main|Mux30~3_combout\;
\alu_main|ALT_INV_Mux28~4_combout\ <= NOT \alu_main|Mux28~4_combout\;
\alu_main|ALT_INV_Mux28~3_combout\ <= NOT \alu_main|Mux28~3_combout\;
\alu_main|ALT_INV_Mux28~2_combout\ <= NOT \alu_main|Mux28~2_combout\;
\alu_main|ALT_INV_Mux30~2_combout\ <= NOT \alu_main|Mux30~2_combout\;
\alu_main|ALT_INV_Mux30~1_combout\ <= NOT \alu_main|Mux30~1_combout\;
\alu_main|ALT_INV_Mux28~1_combout\ <= NOT \alu_main|Mux28~1_combout\;
\alu_main|ALT_INV_Mux28~0_combout\ <= NOT \alu_main|Mux28~0_combout\;
\alu_main|ALT_INV_Mux27~5_combout\ <= NOT \alu_main|Mux27~5_combout\;
\alu_main|ALT_INV_Mux27~4_combout\ <= NOT \alu_main|Mux27~4_combout\;
\alu_main|ALT_INV_Mux27~3_combout\ <= NOT \alu_main|Mux27~3_combout\;
\alu_main|ALT_INV_Mux27~2_combout\ <= NOT \alu_main|Mux27~2_combout\;
\alu_main|ALT_INV_Mux27~1_combout\ <= NOT \alu_main|Mux27~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~42_combout\ <= NOT \alu_main|ShiftLeft1~42_combout\;
\alu_main|ALT_INV_Mux27~0_combout\ <= NOT \alu_main|Mux27~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~42_combout\ <= NOT \alu_main|ShiftLeft0~42_combout\;
\alu_main|ALT_INV_Mux26~5_combout\ <= NOT \alu_main|Mux26~5_combout\;
\alu_main|ALT_INV_Mux26~4_combout\ <= NOT \alu_main|Mux26~4_combout\;
\alu_main|ALT_INV_Mux26~3_combout\ <= NOT \alu_main|Mux26~3_combout\;
\alu_main|ALT_INV_Mux26~2_combout\ <= NOT \alu_main|Mux26~2_combout\;
\alu_main|ALT_INV_Mux26~1_combout\ <= NOT \alu_main|Mux26~1_combout\;
\alu_main|ALT_INV_Mux26~0_combout\ <= NOT \alu_main|Mux26~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~41_combout\ <= NOT \alu_main|ShiftLeft0~41_combout\;
\alu_main|ALT_INV_Mux25~5_combout\ <= NOT \alu_main|Mux25~5_combout\;
\alu_main|ALT_INV_Mux25~4_combout\ <= NOT \alu_main|Mux25~4_combout\;
\alu_main|ALT_INV_Mux25~3_combout\ <= NOT \alu_main|Mux25~3_combout\;
\alu_main|ALT_INV_Mux25~2_combout\ <= NOT \alu_main|Mux25~2_combout\;
\alu_main|ALT_INV_Mux25~1_combout\ <= NOT \alu_main|Mux25~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~41_combout\ <= NOT \alu_main|ShiftLeft1~41_combout\;
\alu_main|ALT_INV_Mux25~0_combout\ <= NOT \alu_main|Mux25~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~40_combout\ <= NOT \alu_main|ShiftLeft0~40_combout\;
\alu_main|ALT_INV_Mux24~5_combout\ <= NOT \alu_main|Mux24~5_combout\;
\alu_main|ALT_INV_Mux24~4_combout\ <= NOT \alu_main|Mux24~4_combout\;
\alu_main|ALT_INV_Mux24~3_combout\ <= NOT \alu_main|Mux24~3_combout\;
\alu_main|ALT_INV_Mux24~2_combout\ <= NOT \alu_main|Mux24~2_combout\;
\alu_main|ALT_INV_Mux24~1_combout\ <= NOT \alu_main|Mux24~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~40_combout\ <= NOT \alu_main|ShiftLeft1~40_combout\;
\alu_main|ALT_INV_Mux24~0_combout\ <= NOT \alu_main|Mux24~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~39_combout\ <= NOT \alu_main|ShiftLeft0~39_combout\;
\alu_main|ALT_INV_Mux23~5_combout\ <= NOT \alu_main|Mux23~5_combout\;
\alu_main|ALT_INV_Mux23~4_combout\ <= NOT \alu_main|Mux23~4_combout\;
\alu_main|ALT_INV_Mux23~3_combout\ <= NOT \alu_main|Mux23~3_combout\;
\alu_main|ALT_INV_Mux23~2_combout\ <= NOT \alu_main|Mux23~2_combout\;
\alu_main|ALT_INV_Mux23~1_combout\ <= NOT \alu_main|Mux23~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~39_combout\ <= NOT \alu_main|ShiftLeft1~39_combout\;
\alu_main|ALT_INV_ShiftLeft1~38_combout\ <= NOT \alu_main|ShiftLeft1~38_combout\;
\alu_main|ALT_INV_Mux23~0_combout\ <= NOT \alu_main|Mux23~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~38_combout\ <= NOT \alu_main|ShiftLeft0~38_combout\;
\alu_main|ALT_INV_Mux22~5_combout\ <= NOT \alu_main|Mux22~5_combout\;
\alu_main|ALT_INV_Mux22~4_combout\ <= NOT \alu_main|Mux22~4_combout\;
\alu_main|ALT_INV_Mux22~3_combout\ <= NOT \alu_main|Mux22~3_combout\;
\alu_main|ALT_INV_Mux22~2_combout\ <= NOT \alu_main|Mux22~2_combout\;
\alu_main|ALT_INV_Mux22~1_combout\ <= NOT \alu_main|Mux22~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~37_combout\ <= NOT \alu_main|ShiftLeft1~37_combout\;
\alu_main|ALT_INV_ShiftLeft1~36_combout\ <= NOT \alu_main|ShiftLeft1~36_combout\;
\alu_main|ALT_INV_Mux22~0_combout\ <= NOT \alu_main|Mux22~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~37_combout\ <= NOT \alu_main|ShiftLeft0~37_combout\;
\alu_main|ALT_INV_Mux21~5_combout\ <= NOT \alu_main|Mux21~5_combout\;
\alu_main|ALT_INV_Mux21~4_combout\ <= NOT \alu_main|Mux21~4_combout\;
\alu_main|ALT_INV_Mux21~3_combout\ <= NOT \alu_main|Mux21~3_combout\;
\alu_main|ALT_INV_Mux21~2_combout\ <= NOT \alu_main|Mux21~2_combout\;
\alu_main|ALT_INV_Mux21~1_combout\ <= NOT \alu_main|Mux21~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~35_combout\ <= NOT \alu_main|ShiftLeft1~35_combout\;
\alu_main|ALT_INV_ShiftLeft1~34_combout\ <= NOT \alu_main|ShiftLeft1~34_combout\;
\alu_main|ALT_INV_Mux21~0_combout\ <= NOT \alu_main|Mux21~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~36_combout\ <= NOT \alu_main|ShiftLeft0~36_combout\;
\alu_main|ALT_INV_Mux20~5_combout\ <= NOT \alu_main|Mux20~5_combout\;
\alu_main|ALT_INV_Mux20~4_combout\ <= NOT \alu_main|Mux20~4_combout\;
\alu_main|ALT_INV_Mux20~3_combout\ <= NOT \alu_main|Mux20~3_combout\;
\alu_main|ALT_INV_Mux20~2_combout\ <= NOT \alu_main|Mux20~2_combout\;
\alu_main|ALT_INV_Mux20~1_combout\ <= NOT \alu_main|Mux20~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~33_combout\ <= NOT \alu_main|ShiftLeft1~33_combout\;
\alu_main|ALT_INV_ShiftLeft1~32_combout\ <= NOT \alu_main|ShiftLeft1~32_combout\;
\alu_main|ALT_INV_Mux20~0_combout\ <= NOT \alu_main|Mux20~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~35_combout\ <= NOT \alu_main|ShiftLeft0~35_combout\;
\alu_main|ALT_INV_Mux19~10_combout\ <= NOT \alu_main|Mux19~10_combout\;
\alu_main|ALT_INV_Mux19~9_combout\ <= NOT \alu_main|Mux19~9_combout\;
\alu_main|ALT_INV_Mux19~8_combout\ <= NOT \alu_main|Mux19~8_combout\;
\alu_main|ALT_INV_Mux19~7_combout\ <= NOT \alu_main|Mux19~7_combout\;
\alu_main|ALT_INV_Mux19~6_combout\ <= NOT \alu_main|Mux19~6_combout\;
\alu_main|ALT_INV_ShiftLeft1~31_combout\ <= NOT \alu_main|ShiftLeft1~31_combout\;
\alu_main|ALT_INV_Mux19~5_combout\ <= NOT \alu_main|Mux19~5_combout\;
\alu_main|ALT_INV_ShiftLeft0~34_combout\ <= NOT \alu_main|ShiftLeft0~34_combout\;
\alu_main|ALT_INV_Mux18~5_combout\ <= NOT \alu_main|Mux18~5_combout\;
\alu_main|ALT_INV_Mux18~4_combout\ <= NOT \alu_main|Mux18~4_combout\;
\alu_main|ALT_INV_Mux18~3_combout\ <= NOT \alu_main|Mux18~3_combout\;
\alu_main|ALT_INV_Mux18~2_combout\ <= NOT \alu_main|Mux18~2_combout\;
\alu_main|ALT_INV_Mux18~1_combout\ <= NOT \alu_main|Mux18~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~30_combout\ <= NOT \alu_main|ShiftLeft1~30_combout\;
\alu_main|ALT_INV_Mux18~0_combout\ <= NOT \alu_main|Mux18~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~33_combout\ <= NOT \alu_main|ShiftLeft0~33_combout\;
\alu_main|ALT_INV_Mux17~5_combout\ <= NOT \alu_main|Mux17~5_combout\;
\alu_main|ALT_INV_Mux17~4_combout\ <= NOT \alu_main|Mux17~4_combout\;
\alu_main|ALT_INV_Mux17~3_combout\ <= NOT \alu_main|Mux17~3_combout\;
\alu_main|ALT_INV_Mux17~2_combout\ <= NOT \alu_main|Mux17~2_combout\;
\alu_main|ALT_INV_Mux17~1_combout\ <= NOT \alu_main|Mux17~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~29_combout\ <= NOT \alu_main|ShiftLeft1~29_combout\;
\alu_main|ALT_INV_Mux17~0_combout\ <= NOT \alu_main|Mux17~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~32_combout\ <= NOT \alu_main|ShiftLeft0~32_combout\;
\alu_main|ALT_INV_Mux16~5_combout\ <= NOT \alu_main|Mux16~5_combout\;
\alu_main|ALT_INV_Mux16~4_combout\ <= NOT \alu_main|Mux16~4_combout\;
\alu_main|ALT_INV_Mux16~3_combout\ <= NOT \alu_main|Mux16~3_combout\;
\alu_main|ALT_INV_Mux30~0_combout\ <= NOT \alu_main|Mux30~0_combout\;
\alu_main|ALT_INV_Mux19~4_combout\ <= NOT \alu_main|Mux19~4_combout\;
\alu_main|ALT_INV_Mux16~2_combout\ <= NOT \alu_main|Mux16~2_combout\;
\alu_main|ALT_INV_Mux19~3_combout\ <= NOT \alu_main|Mux19~3_combout\;
\alu_main|ALT_INV_Mux19~2_combout\ <= NOT \alu_main|Mux19~2_combout\;
\alu_main|ALT_INV_Mux16~1_combout\ <= NOT \alu_main|Mux16~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~28_combout\ <= NOT \alu_main|ShiftLeft1~28_combout\;
\alu_main|ALT_INV_Mux16~0_combout\ <= NOT \alu_main|Mux16~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~31_combout\ <= NOT \alu_main|ShiftLeft0~31_combout\;
\alu_main|ALT_INV_Mux19~1_combout\ <= NOT \alu_main|Mux19~1_combout\;
\alu_main|ALT_INV_Mux19~0_combout\ <= NOT \alu_main|Mux19~0_combout\;
\alu_main|ALT_INV_Mux15~6_combout\ <= NOT \alu_main|Mux15~6_combout\;
\alu_main|ALT_INV_Mux15~5_combout\ <= NOT \alu_main|Mux15~5_combout\;
\alu_main|ALT_INV_ShiftLeft1~27_combout\ <= NOT \alu_main|ShiftLeft1~27_combout\;
\alu_main|ALT_INV_ShiftLeft1~26_combout\ <= NOT \alu_main|ShiftLeft1~26_combout\;
\alu_main|ALT_INV_ShiftLeft0~30_combout\ <= NOT \alu_main|ShiftLeft0~30_combout\;
\alu_main|ALT_INV_ShiftLeft0~29_combout\ <= NOT \alu_main|ShiftLeft0~29_combout\;
\alu_main|ALT_INV_Mux15~4_combout\ <= NOT \alu_main|Mux15~4_combout\;
\alu_main|ALT_INV_Mux15~3_combout\ <= NOT \alu_main|Mux15~3_combout\;
\alu_main|ALT_INV_Mux15~2_combout\ <= NOT \alu_main|Mux15~2_combout\;
\alu_main|ALT_INV_Mux15~1_combout\ <= NOT \alu_main|Mux15~1_combout\;
\alu_main|ALT_INV_Mux15~0_combout\ <= NOT \alu_main|Mux15~0_combout\;
\alu_main|ALT_INV_Result~11_combout\ <= NOT \alu_main|Result~11_combout\;
\alu_main|ALT_INV_Mux14~6_combout\ <= NOT \alu_main|Mux14~6_combout\;
\alu_main|ALT_INV_Mux14~5_combout\ <= NOT \alu_main|Mux14~5_combout\;
\alu_main|ALT_INV_ShiftLeft1~25_combout\ <= NOT \alu_main|ShiftLeft1~25_combout\;
\alu_main|ALT_INV_ShiftLeft1~24_combout\ <= NOT \alu_main|ShiftLeft1~24_combout\;
\alu_main|ALT_INV_ShiftLeft0~28_combout\ <= NOT \alu_main|ShiftLeft0~28_combout\;
\alu_main|ALT_INV_ShiftLeft0~27_combout\ <= NOT \alu_main|ShiftLeft0~27_combout\;
\alu_main|ALT_INV_Mux14~4_combout\ <= NOT \alu_main|Mux14~4_combout\;
\alu_main|ALT_INV_Mux14~3_combout\ <= NOT \alu_main|Mux14~3_combout\;
\alu_main|ALT_INV_Mux14~2_combout\ <= NOT \alu_main|Mux14~2_combout\;
\alu_main|ALT_INV_Mux14~1_combout\ <= NOT \alu_main|Mux14~1_combout\;
\alu_main|ALT_INV_Mux14~0_combout\ <= NOT \alu_main|Mux14~0_combout\;
\alu_main|ALT_INV_Result~10_combout\ <= NOT \alu_main|Result~10_combout\;
\alu_main|ALT_INV_Mux13~6_combout\ <= NOT \alu_main|Mux13~6_combout\;
\alu_main|ALT_INV_Mux13~5_combout\ <= NOT \alu_main|Mux13~5_combout\;
\alu_main|ALT_INV_ShiftLeft1~23_combout\ <= NOT \alu_main|ShiftLeft1~23_combout\;
\alu_main|ALT_INV_ShiftLeft1~22_combout\ <= NOT \alu_main|ShiftLeft1~22_combout\;
\alu_main|ALT_INV_ShiftLeft0~26_combout\ <= NOT \alu_main|ShiftLeft0~26_combout\;
\alu_main|ALT_INV_ShiftLeft0~25_combout\ <= NOT \alu_main|ShiftLeft0~25_combout\;
\alu_main|ALT_INV_Mux13~4_combout\ <= NOT \alu_main|Mux13~4_combout\;
\alu_main|ALT_INV_Mux13~3_combout\ <= NOT \alu_main|Mux13~3_combout\;
\alu_main|ALT_INV_Mux13~2_combout\ <= NOT \alu_main|Mux13~2_combout\;
\alu_main|ALT_INV_Mux13~1_combout\ <= NOT \alu_main|Mux13~1_combout\;
\alu_main|ALT_INV_Mux13~0_combout\ <= NOT \alu_main|Mux13~0_combout\;
\alu_main|ALT_INV_Result~9_combout\ <= NOT \alu_main|Result~9_combout\;
\alu_main|ALT_INV_Mux12~6_combout\ <= NOT \alu_main|Mux12~6_combout\;
\alu_main|ALT_INV_Mux12~5_combout\ <= NOT \alu_main|Mux12~5_combout\;
\alu_main|ALT_INV_ShiftLeft1~21_combout\ <= NOT \alu_main|ShiftLeft1~21_combout\;
\alu_main|ALT_INV_ShiftLeft0~24_combout\ <= NOT \alu_main|ShiftLeft0~24_combout\;
\alu_main|ALT_INV_ShiftLeft0~23_combout\ <= NOT \alu_main|ShiftLeft0~23_combout\;
\alu_main|ALT_INV_Mux12~4_combout\ <= NOT \alu_main|Mux12~4_combout\;
\alu_main|ALT_INV_Mux12~3_combout\ <= NOT \alu_main|Mux12~3_combout\;
\alu_main|ALT_INV_Mux12~2_combout\ <= NOT \alu_main|Mux12~2_combout\;
\alu_main|ALT_INV_Mux12~1_combout\ <= NOT \alu_main|Mux12~1_combout\;
\alu_main|ALT_INV_Mux12~0_combout\ <= NOT \alu_main|Mux12~0_combout\;
\alu_main|ALT_INV_Result~8_combout\ <= NOT \alu_main|Result~8_combout\;
\alu_main|ALT_INV_Mux11~6_combout\ <= NOT \alu_main|Mux11~6_combout\;
\alu_main|ALT_INV_Mux11~5_combout\ <= NOT \alu_main|Mux11~5_combout\;
\alu_main|ALT_INV_ShiftLeft0~22_combout\ <= NOT \alu_main|ShiftLeft0~22_combout\;
\alu_main|ALT_INV_ShiftLeft0~21_combout\ <= NOT \alu_main|ShiftLeft0~21_combout\;
\alu_main|ALT_INV_ShiftLeft1~20_combout\ <= NOT \alu_main|ShiftLeft1~20_combout\;
\alu_main|ALT_INV_Mux11~4_combout\ <= NOT \alu_main|Mux11~4_combout\;
\alu_main|ALT_INV_Mux11~3_combout\ <= NOT \alu_main|Mux11~3_combout\;
\alu_main|ALT_INV_Mux11~2_combout\ <= NOT \alu_main|Mux11~2_combout\;
\alu_main|ALT_INV_Mux11~1_combout\ <= NOT \alu_main|Mux11~1_combout\;
\alu_main|ALT_INV_ShiftRight0~41_combout\ <= NOT \alu_main|ShiftRight0~41_combout\;
\alu_main|ALT_INV_ShiftRight1~38_combout\ <= NOT \alu_main|ShiftRight1~38_combout\;
\alu_main|ALT_INV_Mux11~0_combout\ <= NOT \alu_main|Mux11~0_combout\;
\alu_main|ALT_INV_Result~7_combout\ <= NOT \alu_main|Result~7_combout\;
\alu_main|ALT_INV_Mux10~6_combout\ <= NOT \alu_main|Mux10~6_combout\;
\alu_main|ALT_INV_Mux10~5_combout\ <= NOT \alu_main|Mux10~5_combout\;
\alu_main|ALT_INV_ShiftLeft0~20_combout\ <= NOT \alu_main|ShiftLeft0~20_combout\;
\alu_main|ALT_INV_ShiftLeft0~19_combout\ <= NOT \alu_main|ShiftLeft0~19_combout\;
\alu_main|ALT_INV_ShiftLeft1~19_combout\ <= NOT \alu_main|ShiftLeft1~19_combout\;
\alu_main|ALT_INV_ShiftLeft1~18_combout\ <= NOT \alu_main|ShiftLeft1~18_combout\;
\alu_main|ALT_INV_Mux10~4_combout\ <= NOT \alu_main|Mux10~4_combout\;
\alu_main|ALT_INV_Mux10~3_combout\ <= NOT \alu_main|Mux10~3_combout\;
\alu_main|ALT_INV_Mux10~2_combout\ <= NOT \alu_main|Mux10~2_combout\;
\alu_main|ALT_INV_Mux10~1_combout\ <= NOT \alu_main|Mux10~1_combout\;
\alu_main|ALT_INV_ShiftRight0~40_combout\ <= NOT \alu_main|ShiftRight0~40_combout\;
\alu_main|ALT_INV_ShiftRight1~37_combout\ <= NOT \alu_main|ShiftRight1~37_combout\;
\alu_main|ALT_INV_Mux10~0_combout\ <= NOT \alu_main|Mux10~0_combout\;
\alu_main|ALT_INV_Result~6_combout\ <= NOT \alu_main|Result~6_combout\;
\alu_main|ALT_INV_Mux9~6_combout\ <= NOT \alu_main|Mux9~6_combout\;
\alu_main|ALT_INV_Mux9~5_combout\ <= NOT \alu_main|Mux9~5_combout\;
\alu_main|ALT_INV_ShiftLeft0~18_combout\ <= NOT \alu_main|ShiftLeft0~18_combout\;
\alu_main|ALT_INV_ShiftLeft0~17_combout\ <= NOT \alu_main|ShiftLeft0~17_combout\;
\alu_main|ALT_INV_ShiftLeft1~17_combout\ <= NOT \alu_main|ShiftLeft1~17_combout\;
\alu_main|ALT_INV_ShiftLeft1~16_combout\ <= NOT \alu_main|ShiftLeft1~16_combout\;
\alu_main|ALT_INV_Mux9~4_combout\ <= NOT \alu_main|Mux9~4_combout\;
\alu_main|ALT_INV_Mux9~3_combout\ <= NOT \alu_main|Mux9~3_combout\;
\alu_main|ALT_INV_Mux9~2_combout\ <= NOT \alu_main|Mux9~2_combout\;
\alu_main|ALT_INV_Mux9~1_combout\ <= NOT \alu_main|Mux9~1_combout\;
\alu_main|ALT_INV_ShiftRight0~39_combout\ <= NOT \alu_main|ShiftRight0~39_combout\;
\alu_main|ALT_INV_ShiftRight1~36_combout\ <= NOT \alu_main|ShiftRight1~36_combout\;
\alu_main|ALT_INV_Mux9~0_combout\ <= NOT \alu_main|Mux9~0_combout\;
\alu_main|ALT_INV_Result~5_combout\ <= NOT \alu_main|Result~5_combout\;
\alu_main|ALT_INV_Mux8~5_combout\ <= NOT \alu_main|Mux8~5_combout\;
\alu_main|ALT_INV_ShiftLeft0~16_combout\ <= NOT \alu_main|ShiftLeft0~16_combout\;
\alu_main|ALT_INV_ShiftLeft0~15_combout\ <= NOT \alu_main|ShiftLeft0~15_combout\;
\alu_main|ALT_INV_ShiftLeft1~15_combout\ <= NOT \alu_main|ShiftLeft1~15_combout\;
\alu_main|ALT_INV_Mux8~4_combout\ <= NOT \alu_main|Mux8~4_combout\;
\alu_main|ALT_INV_Mux8~3_combout\ <= NOT \alu_main|Mux8~3_combout\;
\alu_main|ALT_INV_Mux8~2_combout\ <= NOT \alu_main|Mux8~2_combout\;
\alu_main|ALT_INV_Mux8~1_combout\ <= NOT \alu_main|Mux8~1_combout\;
\alu_main|ALT_INV_ShiftRight0~38_combout\ <= NOT \alu_main|ShiftRight0~38_combout\;
\alu_main|ALT_INV_ShiftRight1~35_combout\ <= NOT \alu_main|ShiftRight1~35_combout\;
\alu_main|ALT_INV_Mux8~0_combout\ <= NOT \alu_main|Mux8~0_combout\;
\alu_main|ALT_INV_Result~4_combout\ <= NOT \alu_main|Result~4_combout\;
\alu_main|ALT_INV_Mux7~8_combout\ <= NOT \alu_main|Mux7~8_combout\;
\alu_main|ALT_INV_Mux7~7_combout\ <= NOT \alu_main|Mux7~7_combout\;
\alu_main|ALT_INV_Mux7~6_combout\ <= NOT \alu_main|Mux7~6_combout\;
\alu_main|ALT_INV_ShiftLeft0~14_combout\ <= NOT \alu_main|ShiftLeft0~14_combout\;
\alu_main|ALT_INV_ShiftLeft0~13_combout\ <= NOT \alu_main|ShiftLeft0~13_combout\;
\alu_main|ALT_INV_Mux7~5_combout\ <= NOT \alu_main|Mux7~5_combout\;
\alu_main|ALT_INV_Mux7~4_combout\ <= NOT \alu_main|Mux7~4_combout\;
\alu_main|ALT_INV_Mux7~3_combout\ <= NOT \alu_main|Mux7~3_combout\;
\alu_main|ALT_INV_Mux7~2_combout\ <= NOT \alu_main|Mux7~2_combout\;
\alu_main|ALT_INV_Mux7~1_combout\ <= NOT \alu_main|Mux7~1_combout\;
\alu_main|ALT_INV_ShiftRight0~37_combout\ <= NOT \alu_main|ShiftRight0~37_combout\;
\alu_main|ALT_INV_ShiftRight1~34_combout\ <= NOT \alu_main|ShiftRight1~34_combout\;
\alu_main|ALT_INV_Mux7~0_combout\ <= NOT \alu_main|Mux7~0_combout\;
\alu_main|ALT_INV_Result~3_combout\ <= NOT \alu_main|Result~3_combout\;
\alu_main|ALT_INV_Mux6~8_combout\ <= NOT \alu_main|Mux6~8_combout\;
\alu_main|ALT_INV_Mux6~7_combout\ <= NOT \alu_main|Mux6~7_combout\;
\alu_main|ALT_INV_Mux6~6_combout\ <= NOT \alu_main|Mux6~6_combout\;
\alu_main|ALT_INV_ShiftLeft0~12_combout\ <= NOT \alu_main|ShiftLeft0~12_combout\;
\alu_main|ALT_INV_ShiftLeft0~11_combout\ <= NOT \alu_main|ShiftLeft0~11_combout\;
\alu_main|ALT_INV_Mux6~5_combout\ <= NOT \alu_main|Mux6~5_combout\;
\alu_main|ALT_INV_Mux6~4_combout\ <= NOT \alu_main|Mux6~4_combout\;
\alu_main|ALT_INV_Mux6~3_combout\ <= NOT \alu_main|Mux6~3_combout\;
\alu_main|ALT_INV_Mux6~2_combout\ <= NOT \alu_main|Mux6~2_combout\;
\alu_main|ALT_INV_Mux6~1_combout\ <= NOT \alu_main|Mux6~1_combout\;
\alu_main|ALT_INV_ShiftRight0~36_combout\ <= NOT \alu_main|ShiftRight0~36_combout\;
\alu_main|ALT_INV_ShiftRight1~33_combout\ <= NOT \alu_main|ShiftRight1~33_combout\;
\alu_main|ALT_INV_Mux6~0_combout\ <= NOT \alu_main|Mux6~0_combout\;
\alu_main|ALT_INV_Result~2_combout\ <= NOT \alu_main|Result~2_combout\;
\alu_main|ALT_INV_Mux5~8_combout\ <= NOT \alu_main|Mux5~8_combout\;
\alu_main|ALT_INV_Mux5~7_combout\ <= NOT \alu_main|Mux5~7_combout\;
\alu_main|ALT_INV_Mux5~6_combout\ <= NOT \alu_main|Mux5~6_combout\;
\alu_main|ALT_INV_ShiftLeft1~14_combout\ <= NOT \alu_main|ShiftLeft1~14_combout\;
\alu_main|ALT_INV_ShiftLeft0~10_combout\ <= NOT \alu_main|ShiftLeft0~10_combout\;
\alu_main|ALT_INV_ShiftLeft0~9_combout\ <= NOT \alu_main|ShiftLeft0~9_combout\;
\alu_main|ALT_INV_Mux5~5_combout\ <= NOT \alu_main|Mux5~5_combout\;
\alu_main|ALT_INV_Mux5~4_combout\ <= NOT \alu_main|Mux5~4_combout\;
\alu_main|ALT_INV_Mux5~3_combout\ <= NOT \alu_main|Mux5~3_combout\;
\alu_main|ALT_INV_Mux5~2_combout\ <= NOT \alu_main|Mux5~2_combout\;
\alu_main|ALT_INV_Mux5~1_combout\ <= NOT \alu_main|Mux5~1_combout\;
\alu_main|ALT_INV_ShiftRight0~35_combout\ <= NOT \alu_main|ShiftRight0~35_combout\;
\alu_main|ALT_INV_ShiftRight1~32_combout\ <= NOT \alu_main|ShiftRight1~32_combout\;
\alu_main|ALT_INV_Mux5~0_combout\ <= NOT \alu_main|Mux5~0_combout\;
\alu_main|ALT_INV_Result~1_combout\ <= NOT \alu_main|Result~1_combout\;
\alu_main|ALT_INV_Mux4~14_combout\ <= NOT \alu_main|Mux4~14_combout\;
\alu_main|ALT_INV_Mux4~13_combout\ <= NOT \alu_main|Mux4~13_combout\;
\alu_main|ALT_INV_Mux4~12_combout\ <= NOT \alu_main|Mux4~12_combout\;
\alu_main|ALT_INV_Mux4~11_combout\ <= NOT \alu_main|Mux4~11_combout\;
\alu_main|ALT_INV_Mux4~10_combout\ <= NOT \alu_main|Mux4~10_combout\;
\alu_main|ALT_INV_ShiftLeft1~13_combout\ <= NOT \alu_main|ShiftLeft1~13_combout\;
\alu_main|ALT_INV_ShiftLeft0~8_combout\ <= NOT \alu_main|ShiftLeft0~8_combout\;
\alu_main|ALT_INV_Mux4~9_combout\ <= NOT \alu_main|Mux4~9_combout\;
\alu_main|ALT_INV_Mux4~8_combout\ <= NOT \alu_main|Mux4~8_combout\;
\alu_main|ALT_INV_Mux4~7_combout\ <= NOT \alu_main|Mux4~7_combout\;
\alu_main|ALT_INV_Mux4~6_combout\ <= NOT \alu_main|Mux4~6_combout\;
\alu_main|ALT_INV_Mux4~5_combout\ <= NOT \alu_main|Mux4~5_combout\;
\alu_main|ALT_INV_Mux4~4_combout\ <= NOT \alu_main|Mux4~4_combout\;
\alu_main|ALT_INV_ShiftRight0~34_combout\ <= NOT \alu_main|ShiftRight0~34_combout\;
\alu_main|ALT_INV_ShiftRight1~31_combout\ <= NOT \alu_main|ShiftRight1~31_combout\;
\alu_main|ALT_INV_Mux4~3_combout\ <= NOT \alu_main|Mux4~3_combout\;
\alu_main|ALT_INV_Mux4~2_combout\ <= NOT \alu_main|Mux4~2_combout\;
\alu_main|ALT_INV_Mux4~1_combout\ <= NOT \alu_main|Mux4~1_combout\;
\alu_main|ALT_INV_Mux4~0_combout\ <= NOT \alu_main|Mux4~0_combout\;
\alu_main|ALT_INV_Result~0_combout\ <= NOT \alu_main|Result~0_combout\;
\alu_main|ALT_INV_Mux3~7_combout\ <= NOT \alu_main|Mux3~7_combout\;
\alu_main|ALT_INV_Mux3~6_combout\ <= NOT \alu_main|Mux3~6_combout\;
\alu_main|ALT_INV_Mux3~5_combout\ <= NOT \alu_main|Mux3~5_combout\;
\alu_main|ALT_INV_ShiftRight1~30_combout\ <= NOT \alu_main|ShiftRight1~30_combout\;
\alu_main|ALT_INV_ShiftRight1~29_combout\ <= NOT \alu_main|ShiftRight1~29_combout\;
\alu_main|ALT_INV_ShiftRight1~28_combout\ <= NOT \alu_main|ShiftRight1~28_combout\;
\alu_main|ALT_INV_ShiftRight1~27_combout\ <= NOT \alu_main|ShiftRight1~27_combout\;
\alu_main|ALT_INV_ShiftRight1~26_combout\ <= NOT \alu_main|ShiftRight1~26_combout\;
\alu_main|ALT_INV_ShiftRight1~25_combout\ <= NOT \alu_main|ShiftRight1~25_combout\;
\alu_main|ALT_INV_ShiftRight1~24_combout\ <= NOT \alu_main|ShiftRight1~24_combout\;
\alu_main|ALT_INV_Mux3~4_combout\ <= NOT \alu_main|Mux3~4_combout\;
\alu_main|ALT_INV_Mux3~3_combout\ <= NOT \alu_main|Mux3~3_combout\;
\alu_main|ALT_INV_ShiftRight0~33_combout\ <= NOT \alu_main|ShiftRight0~33_combout\;
\alu_main|ALT_INV_ShiftRight0~32_combout\ <= NOT \alu_main|ShiftRight0~32_combout\;
\alu_main|ALT_INV_ShiftRight0~31_combout\ <= NOT \alu_main|ShiftRight0~31_combout\;
\alu_main|ALT_INV_ShiftRight0~30_combout\ <= NOT \alu_main|ShiftRight0~30_combout\;
\alu_main|ALT_INV_ShiftRight0~29_combout\ <= NOT \alu_main|ShiftRight0~29_combout\;
\alu_main|ALT_INV_ShiftRight0~28_combout\ <= NOT \alu_main|ShiftRight0~28_combout\;
\alu_main|ALT_INV_ShiftRight0~27_combout\ <= NOT \alu_main|ShiftRight0~27_combout\;
\alu_main|ALT_INV_ShiftRight0~26_combout\ <= NOT \alu_main|ShiftRight0~26_combout\;
\alu_main|ALT_INV_Mux3~2_combout\ <= NOT \alu_main|Mux3~2_combout\;
\alu_main|ALT_INV_Mux3~1_combout\ <= NOT \alu_main|Mux3~1_combout\;
\alu_main|ALT_INV_Mux3~0_combout\ <= NOT \alu_main|Mux3~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~12_combout\ <= NOT \alu_main|ShiftLeft1~12_combout\;
\alu_main|ALT_INV_Mux2~8_combout\ <= NOT \alu_main|Mux2~8_combout\;
\alu_main|ALT_INV_Mux2~7_combout\ <= NOT \alu_main|Mux2~7_combout\;
\alu_main|ALT_INV_Mux2~6_combout\ <= NOT \alu_main|Mux2~6_combout\;
\alu_main|ALT_INV_ShiftRight1~23_combout\ <= NOT \alu_main|ShiftRight1~23_combout\;
\alu_main|ALT_INV_ShiftRight1~22_combout\ <= NOT \alu_main|ShiftRight1~22_combout\;
\alu_main|ALT_INV_ShiftRight1~21_combout\ <= NOT \alu_main|ShiftRight1~21_combout\;
\alu_main|ALT_INV_ShiftRight1~20_combout\ <= NOT \alu_main|ShiftRight1~20_combout\;
\alu_main|ALT_INV_ShiftRight1~19_combout\ <= NOT \alu_main|ShiftRight1~19_combout\;
\alu_main|ALT_INV_ShiftRight1~18_combout\ <= NOT \alu_main|ShiftRight1~18_combout\;
\alu_main|ALT_INV_ShiftRight1~17_combout\ <= NOT \alu_main|ShiftRight1~17_combout\;
\alu_main|ALT_INV_ShiftRight1~16_combout\ <= NOT \alu_main|ShiftRight1~16_combout\;
\alu_main|ALT_INV_Mux2~5_combout\ <= NOT \alu_main|Mux2~5_combout\;
\alu_main|ALT_INV_Mux2~4_combout\ <= NOT \alu_main|Mux2~4_combout\;
\alu_main|ALT_INV_ShiftRight0~25_combout\ <= NOT \alu_main|ShiftRight0~25_combout\;
\alu_main|ALT_INV_ShiftRight0~24_combout\ <= NOT \alu_main|ShiftRight0~24_combout\;
\alu_main|ALT_INV_ShiftRight0~23_combout\ <= NOT \alu_main|ShiftRight0~23_combout\;
\alu_main|ALT_INV_ShiftRight0~22_combout\ <= NOT \alu_main|ShiftRight0~22_combout\;
\alu_main|ALT_INV_ShiftRight0~21_combout\ <= NOT \alu_main|ShiftRight0~21_combout\;
\alu_main|ALT_INV_ShiftRight0~20_combout\ <= NOT \alu_main|ShiftRight0~20_combout\;
\alu_main|ALT_INV_ShiftRight0~19_combout\ <= NOT \alu_main|ShiftRight0~19_combout\;
\alu_main|ALT_INV_ShiftRight0~18_combout\ <= NOT \alu_main|ShiftRight0~18_combout\;
\alu_main|ALT_INV_Mux2~3_combout\ <= NOT \alu_main|Mux2~3_combout\;
\alu_main|ALT_INV_Mux2~2_combout\ <= NOT \alu_main|Mux2~2_combout\;
\alu_main|ALT_INV_Mux2~1_combout\ <= NOT \alu_main|Mux2~1_combout\;
\alu_main|ALT_INV_ShiftLeft1~11_combout\ <= NOT \alu_main|ShiftLeft1~11_combout\;
\alu_main|ALT_INV_ShiftLeft0~7_combout\ <= NOT \alu_main|ShiftLeft0~7_combout\;
\alu_main|ALT_INV_Mux2~0_combout\ <= NOT \alu_main|Mux2~0_combout\;
\alu_main|ALT_INV_Mux1~22_combout\ <= NOT \alu_main|Mux1~22_combout\;
\alu_main|ALT_INV_Mux1~21_combout\ <= NOT \alu_main|Mux1~21_combout\;
\alu_main|ALT_INV_Mux1~20_combout\ <= NOT \alu_main|Mux1~20_combout\;
\alu_main|ALT_INV_Mux1~19_combout\ <= NOT \alu_main|Mux1~19_combout\;
\alu_main|ALT_INV_Mux1~18_combout\ <= NOT \alu_main|Mux1~18_combout\;
\alu_main|ALT_INV_ShiftRight1~15_combout\ <= NOT \alu_main|ShiftRight1~15_combout\;
\alu_main|ALT_INV_ShiftRight1~14_combout\ <= NOT \alu_main|ShiftRight1~14_combout\;
\alu_main|ALT_INV_ShiftRight1~13_combout\ <= NOT \alu_main|ShiftRight1~13_combout\;
\alu_main|ALT_INV_ShiftRight1~12_combout\ <= NOT \alu_main|ShiftRight1~12_combout\;
\alu_main|ALT_INV_ShiftRight1~11_combout\ <= NOT \alu_main|ShiftRight1~11_combout\;
\alu_main|ALT_INV_ShiftRight1~10_combout\ <= NOT \alu_main|ShiftRight1~10_combout\;
\alu_main|ALT_INV_ShiftRight1~9_combout\ <= NOT \alu_main|ShiftRight1~9_combout\;
\alu_main|ALT_INV_ShiftRight1~8_combout\ <= NOT \alu_main|ShiftRight1~8_combout\;
\alu_main|ALT_INV_Mux1~17_combout\ <= NOT \alu_main|Mux1~17_combout\;
\alu_main|ALT_INV_Mux1~16_combout\ <= NOT \alu_main|Mux1~16_combout\;
\alu_main|ALT_INV_Mux1~15_combout\ <= NOT \alu_main|Mux1~15_combout\;
\alu_main|ALT_INV_Mux1~14_combout\ <= NOT \alu_main|Mux1~14_combout\;
\alu_main|ALT_INV_Mux1~13_combout\ <= NOT \alu_main|Mux1~13_combout\;
\alu_main|ALT_INV_Mux1~12_combout\ <= NOT \alu_main|Mux1~12_combout\;
\alu_main|ALT_INV_Mux1~11_combout\ <= NOT \alu_main|Mux1~11_combout\;
\alu_main|ALT_INV_Mux1~10_combout\ <= NOT \alu_main|Mux1~10_combout\;
\alu_main|ALT_INV_Mux1~9_combout\ <= NOT \alu_main|Mux1~9_combout\;
\alu_main|ALT_INV_Mux1~8_combout\ <= NOT \alu_main|Mux1~8_combout\;
\alu_main|ALT_INV_ShiftRight0~17_combout\ <= NOT \alu_main|ShiftRight0~17_combout\;
\alu_main|ALT_INV_ShiftRight0~16_combout\ <= NOT \alu_main|ShiftRight0~16_combout\;
\alu_main|ALT_INV_ShiftRight0~15_combout\ <= NOT \alu_main|ShiftRight0~15_combout\;
\alu_main|ALT_INV_ShiftRight0~14_combout\ <= NOT \alu_main|ShiftRight0~14_combout\;
\alu_main|ALT_INV_ShiftRight0~13_combout\ <= NOT \alu_main|ShiftRight0~13_combout\;
\alu_main|ALT_INV_ShiftRight0~12_combout\ <= NOT \alu_main|ShiftRight0~12_combout\;
\alu_main|ALT_INV_ShiftRight0~11_combout\ <= NOT \alu_main|ShiftRight0~11_combout\;
\alu_main|ALT_INV_ShiftRight0~10_combout\ <= NOT \alu_main|ShiftRight0~10_combout\;
\alu_main|ALT_INV_Mux1~7_combout\ <= NOT \alu_main|Mux1~7_combout\;
\alu_main|ALT_INV_Mux1~6_combout\ <= NOT \alu_main|Mux1~6_combout\;
\alu_main|ALT_INV_Mux1~5_combout\ <= NOT \alu_main|Mux1~5_combout\;
\alu_main|ALT_INV_Mux1~4_combout\ <= NOT \alu_main|Mux1~4_combout\;
\alu_main|ALT_INV_Mux1~3_combout\ <= NOT \alu_main|Mux1~3_combout\;
\alu_main|ALT_INV_ShiftLeft1~10_combout\ <= NOT \alu_main|ShiftLeft1~10_combout\;
\alu_main|ALT_INV_Mux1~2_combout\ <= NOT \alu_main|Mux1~2_combout\;
\alu_main|ALT_INV_Mux1~1_combout\ <= NOT \alu_main|Mux1~1_combout\;
\alu_main|ALT_INV_ShiftLeft0~6_combout\ <= NOT \alu_main|ShiftLeft0~6_combout\;
\alu_main|ALT_INV_ShiftLeft0~5_combout\ <= NOT \alu_main|ShiftLeft0~5_combout\;
\alu_main|ALT_INV_Mux1~0_combout\ <= NOT \alu_main|Mux1~0_combout\;
\alu_main|ALT_INV_Mux32~0_combout\ <= NOT \alu_main|Mux32~0_combout\;
\alu_main|ALT_INV_Mux0~9_combout\ <= NOT \alu_main|Mux0~9_combout\;
ALT_INV_salucontrol_IDEX(2) <= NOT salucontrol_IDEX(2);
\alu_main|ALT_INV_Mux0~8_combout\ <= NOT \alu_main|Mux0~8_combout\;
\alu_main|ALT_INV_Mux0~7_combout\ <= NOT \alu_main|Mux0~7_combout\;
\alu_main|ALT_INV_Mux0~6_combout\ <= NOT \alu_main|Mux0~6_combout\;
\alu_main|ALT_INV_Mux0~5_combout\ <= NOT \alu_main|Mux0~5_combout\;
\alu_main|ALT_INV_Mux0~4_combout\ <= NOT \alu_main|Mux0~4_combout\;
\forward|ALT_INV_Mux0~0_combout\ <= NOT \forward|Mux0~0_combout\;
\alu_main|ALT_INV_Mux0~3_combout\ <= NOT \alu_main|Mux0~3_combout\;
\alu_main|ALT_INV_LessThan0~36_combout\ <= NOT \alu_main|LessThan0~36_combout\;
\alu_main|ALT_INV_LessThan0~35_combout\ <= NOT \alu_main|LessThan0~35_combout\;
\alu_main|ALT_INV_LessThan0~34_combout\ <= NOT \alu_main|LessThan0~34_combout\;
\alu_main|ALT_INV_LessThan0~33_combout\ <= NOT \alu_main|LessThan0~33_combout\;
\alu_main|ALT_INV_LessThan0~32_combout\ <= NOT \alu_main|LessThan0~32_combout\;
\alu_main|ALT_INV_LessThan0~31_combout\ <= NOT \alu_main|LessThan0~31_combout\;
\alu_main|ALT_INV_LessThan0~30_combout\ <= NOT \alu_main|LessThan0~30_combout\;
\alu_main|ALT_INV_LessThan0~29_combout\ <= NOT \alu_main|LessThan0~29_combout\;
\alu_main|ALT_INV_LessThan0~28_combout\ <= NOT \alu_main|LessThan0~28_combout\;
\alu_main|ALT_INV_LessThan0~27_combout\ <= NOT \alu_main|LessThan0~27_combout\;
\alu_main|ALT_INV_LessThan0~26_combout\ <= NOT \alu_main|LessThan0~26_combout\;
\alu_main|ALT_INV_LessThan0~25_combout\ <= NOT \alu_main|LessThan0~25_combout\;
\alu_main|ALT_INV_LessThan0~24_combout\ <= NOT \alu_main|LessThan0~24_combout\;
\alu_main|ALT_INV_LessThan0~23_combout\ <= NOT \alu_main|LessThan0~23_combout\;
\alu_main|ALT_INV_LessThan0~22_combout\ <= NOT \alu_main|LessThan0~22_combout\;
\alu_main|ALT_INV_LessThan0~21_combout\ <= NOT \alu_main|LessThan0~21_combout\;
\alu_main|ALT_INV_LessThan0~20_combout\ <= NOT \alu_main|LessThan0~20_combout\;
\alu_main|ALT_INV_LessThan0~19_combout\ <= NOT \alu_main|LessThan0~19_combout\;
\alu_main|ALT_INV_LessThan0~18_combout\ <= NOT \alu_main|LessThan0~18_combout\;
\alu_main|ALT_INV_LessThan0~17_combout\ <= NOT \alu_main|LessThan0~17_combout\;
\alu_main|ALT_INV_LessThan0~16_combout\ <= NOT \alu_main|LessThan0~16_combout\;
\alu_main|ALT_INV_LessThan0~15_combout\ <= NOT \alu_main|LessThan0~15_combout\;
\alu_main|ALT_INV_LessThan0~14_combout\ <= NOT \alu_main|LessThan0~14_combout\;
\alu_main|ALT_INV_LessThan0~13_combout\ <= NOT \alu_main|LessThan0~13_combout\;
\alu_main|ALT_INV_LessThan0~12_combout\ <= NOT \alu_main|LessThan0~12_combout\;
\alu_main|ALT_INV_LessThan0~11_combout\ <= NOT \alu_main|LessThan0~11_combout\;
\alu_main|ALT_INV_LessThan0~10_combout\ <= NOT \alu_main|LessThan0~10_combout\;
\alu_main|ALT_INV_LessThan0~9_combout\ <= NOT \alu_main|LessThan0~9_combout\;
\alu_main|ALT_INV_LessThan0~8_combout\ <= NOT \alu_main|LessThan0~8_combout\;
\alu_main|ALT_INV_LessThan0~7_combout\ <= NOT \alu_main|LessThan0~7_combout\;
\alu_main|ALT_INV_LessThan0~6_combout\ <= NOT \alu_main|LessThan0~6_combout\;
\alu_main|ALT_INV_LessThan0~5_combout\ <= NOT \alu_main|LessThan0~5_combout\;
\alu_main|ALT_INV_LessThan0~4_combout\ <= NOT \alu_main|LessThan0~4_combout\;
\alu_main|ALT_INV_LessThan0~3_combout\ <= NOT \alu_main|LessThan0~3_combout\;
\alu_main|ALT_INV_LessThan0~2_combout\ <= NOT \alu_main|LessThan0~2_combout\;
\alu_main|ALT_INV_LessThan0~1_combout\ <= NOT \alu_main|LessThan0~1_combout\;
\alu_main|ALT_INV_LessThan0~0_combout\ <= NOT \alu_main|LessThan0~0_combout\;
\alu_main|ALT_INV_Mux0~2_combout\ <= NOT \alu_main|Mux0~2_combout\;
\alu_main|ALT_INV_Mux0~1_combout\ <= NOT \alu_main|Mux0~1_combout\;
\alu_main|ALT_INV_Mux0~0_combout\ <= NOT \alu_main|Mux0~0_combout\;
\alu_main|ALT_INV_ShiftRight0~9_combout\ <= NOT \alu_main|ShiftRight0~9_combout\;
\alu_main|ALT_INV_ShiftRight0~8_combout\ <= NOT \alu_main|ShiftRight0~8_combout\;
\alu_main|ALT_INV_ShiftRight0~7_combout\ <= NOT \alu_main|ShiftRight0~7_combout\;
\alu_main|ALT_INV_ShiftRight0~6_combout\ <= NOT \alu_main|ShiftRight0~6_combout\;
\alu_main|ALT_INV_ShiftRight0~5_combout\ <= NOT \alu_main|ShiftRight0~5_combout\;
\alu_main|ALT_INV_ShiftRight0~4_combout\ <= NOT \alu_main|ShiftRight0~4_combout\;
\alu_main|ALT_INV_ShiftRight0~3_combout\ <= NOT \alu_main|ShiftRight0~3_combout\;
\alu_main|ALT_INV_ShiftRight0~2_combout\ <= NOT \alu_main|ShiftRight0~2_combout\;
\alu_main|ALT_INV_ShiftRight0~1_combout\ <= NOT \alu_main|ShiftRight0~1_combout\;
\alu_main|ALT_INV_ShiftRight0~0_combout\ <= NOT \alu_main|ShiftRight0~0_combout\;
\alu_main|ALT_INV_ShiftRight1~7_combout\ <= NOT \alu_main|ShiftRight1~7_combout\;
\forward|ALT_INV_Mux48~0_combout\ <= NOT \forward|Mux48~0_combout\;
\forward|ALT_INV_Mux49~7_combout\ <= NOT \forward|Mux49~7_combout\;
\forward|ALT_INV_Mux50~0_combout\ <= NOT \forward|Mux50~0_combout\;
\forward|ALT_INV_Mux51~0_combout\ <= NOT \forward|Mux51~0_combout\;
\alu_main|ALT_INV_ShiftRight1~6_combout\ <= NOT \alu_main|ShiftRight1~6_combout\;
\forward|ALT_INV_Mux52~0_combout\ <= NOT \forward|Mux52~0_combout\;
\forward|ALT_INV_Mux53~0_combout\ <= NOT \forward|Mux53~0_combout\;
\forward|ALT_INV_Mux54~0_combout\ <= NOT \forward|Mux54~0_combout\;
\forward|ALT_INV_Mux55~0_combout\ <= NOT \forward|Mux55~0_combout\;
\alu_main|ALT_INV_ShiftRight1~5_combout\ <= NOT \alu_main|ShiftRight1~5_combout\;
\forward|ALT_INV_Mux56~0_combout\ <= NOT \forward|Mux56~0_combout\;
\forward|ALT_INV_Mux57~0_combout\ <= NOT \forward|Mux57~0_combout\;
\forward|ALT_INV_Mux58~0_combout\ <= NOT \forward|Mux58~0_combout\;
\forward|ALT_INV_Mux59~0_combout\ <= NOT \forward|Mux59~0_combout\;
\alu_main|ALT_INV_ShiftRight1~4_combout\ <= NOT \alu_main|ShiftRight1~4_combout\;
\forward|ALT_INV_Mux60~0_combout\ <= NOT \forward|Mux60~0_combout\;
\forward|ALT_INV_Mux61~0_combout\ <= NOT \forward|Mux61~0_combout\;
\forward|ALT_INV_Mux62~0_combout\ <= NOT \forward|Mux62~0_combout\;
\alu_main|ALT_INV_ShiftRight1~3_combout\ <= NOT \alu_main|ShiftRight1~3_combout\;
\alu_main|ALT_INV_ShiftRight1~2_combout\ <= NOT \alu_main|ShiftRight1~2_combout\;
\forward|ALT_INV_Mux32~0_combout\ <= NOT \forward|Mux32~0_combout\;
\forward|ALT_INV_Mux33~0_combout\ <= NOT \forward|Mux33~0_combout\;
\forward|ALT_INV_Mux34~0_combout\ <= NOT \forward|Mux34~0_combout\;
\forward|ALT_INV_Mux35~0_combout\ <= NOT \forward|Mux35~0_combout\;
\forward|ALT_INV_Mux36~0_combout\ <= NOT \forward|Mux36~0_combout\;
\forward|ALT_INV_Mux37~0_combout\ <= NOT \forward|Mux37~0_combout\;
\forward|ALT_INV_Mux38~0_combout\ <= NOT \forward|Mux38~0_combout\;
\forward|ALT_INV_Mux39~0_combout\ <= NOT \forward|Mux39~0_combout\;
\alu_main|ALT_INV_ShiftRight1~1_combout\ <= NOT \alu_main|ShiftRight1~1_combout\;
\forward|ALT_INV_Mux40~0_combout\ <= NOT \forward|Mux40~0_combout\;
\forward|ALT_INV_Mux41~0_combout\ <= NOT \forward|Mux41~0_combout\;
\forward|ALT_INV_Mux42~0_combout\ <= NOT \forward|Mux42~0_combout\;
\forward|ALT_INV_Mux43~0_combout\ <= NOT \forward|Mux43~0_combout\;
\alu_main|ALT_INV_ShiftRight1~0_combout\ <= NOT \alu_main|ShiftRight1~0_combout\;
\forward|ALT_INV_Mux44~0_combout\ <= NOT \forward|Mux44~0_combout\;
\forward|ALT_INV_Mux45~0_combout\ <= NOT \forward|Mux45~0_combout\;
\forward|ALT_INV_Mux46~0_combout\ <= NOT \forward|Mux46~0_combout\;
\forward|ALT_INV_Mux47~0_combout\ <= NOT \forward|Mux47~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~9_combout\ <= NOT \alu_main|ShiftLeft1~9_combout\;
ALT_INV_salucontrol_IDEX(1) <= NOT salucontrol_IDEX(1);
\alu_main|ALT_INV_ShiftLeft1~8_combout\ <= NOT \alu_main|ShiftLeft1~8_combout\;
\alu_main|ALT_INV_ShiftLeft1~7_combout\ <= NOT \alu_main|ShiftLeft1~7_combout\;
\alu_main|ALT_INV_ShiftLeft1~6_combout\ <= NOT \alu_main|ShiftLeft1~6_combout\;
\forward|ALT_INV_Mux1~0_combout\ <= NOT \forward|Mux1~0_combout\;
\forward|ALT_INV_Mux2~0_combout\ <= NOT \forward|Mux2~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~5_combout\ <= NOT \alu_main|ShiftLeft1~5_combout\;
\forward|ALT_INV_Mux21~0_combout\ <= NOT \forward|Mux21~0_combout\;
\forward|ALT_INV_Mux22~0_combout\ <= NOT \forward|Mux22~0_combout\;
\forward|ALT_INV_Mux23~0_combout\ <= NOT \forward|Mux23~0_combout\;
\forward|ALT_INV_Mux24~0_combout\ <= NOT \forward|Mux24~0_combout\;
\forward|ALT_INV_Mux25~0_combout\ <= NOT \forward|Mux25~0_combout\;
\forward|ALT_INV_Mux26~0_combout\ <= NOT \forward|Mux26~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~4_combout\ <= NOT \alu_main|ShiftLeft1~4_combout\;
\forward|ALT_INV_Mux15~0_combout\ <= NOT \forward|Mux15~0_combout\;
\forward|ALT_INV_Mux16~0_combout\ <= NOT \forward|Mux16~0_combout\;
\forward|ALT_INV_Mux17~0_combout\ <= NOT \forward|Mux17~0_combout\;
\forward|ALT_INV_Mux18~0_combout\ <= NOT \forward|Mux18~0_combout\;
\forward|ALT_INV_Mux19~0_combout\ <= NOT \forward|Mux19~0_combout\;
\forward|ALT_INV_Mux20~0_combout\ <= NOT \forward|Mux20~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~3_combout\ <= NOT \alu_main|ShiftLeft1~3_combout\;
\forward|ALT_INV_Mux9~0_combout\ <= NOT \forward|Mux9~0_combout\;
\forward|ALT_INV_Mux10~0_combout\ <= NOT \forward|Mux10~0_combout\;
\forward|ALT_INV_Mux11~0_combout\ <= NOT \forward|Mux11~0_combout\;
\forward|ALT_INV_Mux12~0_combout\ <= NOT \forward|Mux12~0_combout\;
\forward|ALT_INV_Mux13~0_combout\ <= NOT \forward|Mux13~0_combout\;
\forward|ALT_INV_Mux14~0_combout\ <= NOT \forward|Mux14~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~2_combout\ <= NOT \alu_main|ShiftLeft1~2_combout\;
\forward|ALT_INV_Mux3~0_combout\ <= NOT \forward|Mux3~0_combout\;
\forward|ALT_INV_Mux4~0_combout\ <= NOT \forward|Mux4~0_combout\;
\forward|ALT_INV_Mux5~0_combout\ <= NOT \forward|Mux5~0_combout\;
\forward|ALT_INV_Mux6~0_combout\ <= NOT \forward|Mux6~0_combout\;
\forward|ALT_INV_Mux7~0_combout\ <= NOT \forward|Mux7~0_combout\;
\forward|ALT_INV_Mux8~0_combout\ <= NOT \forward|Mux8~0_combout\;
\forward|ALT_INV_Mux27~0_combout\ <= NOT \forward|Mux27~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~1_combout\ <= NOT \alu_main|ShiftLeft1~1_combout\;
\forward|ALT_INV_Mux28~0_combout\ <= NOT \forward|Mux28~0_combout\;
\forward|ALT_INV_Mux29~0_combout\ <= NOT \forward|Mux29~0_combout\;
\alu_main|ALT_INV_ShiftLeft1~0_combout\ <= NOT \alu_main|ShiftLeft1~0_combout\;
\forward|ALT_INV_Mux30~0_combout\ <= NOT \forward|Mux30~0_combout\;
\alu_main|ALT_INV_ShiftLeft0~4_combout\ <= NOT \alu_main|ShiftLeft0~4_combout\;
\alu_main|ALT_INV_ShiftLeft0~3_combout\ <= NOT \alu_main|ShiftLeft0~3_combout\;
\alu_main|ALT_INV_ShiftLeft0~2_combout\ <= NOT \alu_main|ShiftLeft0~2_combout\;
\alu_main|ALT_INV_ShiftLeft0~1_combout\ <= NOT \alu_main|ShiftLeft0~1_combout\;
\alu_main|ALT_INV_ShiftLeft0~0_combout\ <= NOT \alu_main|ShiftLeft0~0_combout\;
\forward|ALT_INV_Mux31~6_combout\ <= NOT \forward|Mux31~6_combout\;
\forward|ALT_INV_Mux31~5_combout\ <= NOT \forward|Mux31~5_combout\;
\forward|ALT_INV_Mux31~4_combout\ <= NOT \forward|Mux31~4_combout\;
\forward|ALT_INV_Mux31~3_combout\ <= NOT \forward|Mux31~3_combout\;
\forward|ALT_INV_Mux31~2_combout\ <= NOT \forward|Mux31~2_combout\;
\forward|ALT_INV_Mux31~1_combout\ <= NOT \forward|Mux31~1_combout\;
\forward|ALT_INV_Mux31~0_combout\ <= NOT \forward|Mux31~0_combout\;
\forward|ALT_INV_Mux63~0_combout\ <= NOT \forward|Mux63~0_combout\;
\forward|ALT_INV_Mux49~6_combout\ <= NOT \forward|Mux49~6_combout\;
\forward|ALT_INV_Mux49~5_combout\ <= NOT \forward|Mux49~5_combout\;
\forward|ALT_INV_Mux49~4_combout\ <= NOT \forward|Mux49~4_combout\;
\forward|ALT_INV_Mux49~3_combout\ <= NOT \forward|Mux49~3_combout\;
\forward|ALT_INV_Mux49~2_combout\ <= NOT \forward|Mux49~2_combout\;
\forward|ALT_INV_Mux49~1_combout\ <= NOT \forward|Mux49~1_combout\;
\forward|ALT_INV_process_0~0_combout\ <= NOT \forward|process_0~0_combout\;
ALT_INV_swriteregister_MEMWB(4) <= NOT swriteregister_MEMWB(4);
ALT_INV_swriteregister_MEMWB(3) <= NOT swriteregister_MEMWB(3);
ALT_INV_swriteregister_MEMWB(2) <= NOT swriteregister_MEMWB(2);
ALT_INV_swriteregister_MEMWB(1) <= NOT swriteregister_MEMWB(1);
ALT_INV_swriteregister_MEMWB(0) <= NOT swriteregister_MEMWB(0);
\forward|ALT_INV_Mux49~0_combout\ <= NOT \forward|Mux49~0_combout\;
ALT_INV_swriteregister_EXMEM(4) <= NOT swriteregister_EXMEM(4);
ALT_INV_swriteregister_EXMEM(3) <= NOT swriteregister_EXMEM(3);
ALT_INV_swriteregister_EXMEM(2) <= NOT swriteregister_EXMEM(2);
ALT_INV_swriteregister_EXMEM(1) <= NOT swriteregister_EXMEM(1);
ALT_INV_swriteregister_EXMEM(0) <= NOT swriteregister_EXMEM(0);
\ALT_INV_reset_stages~combout\ <= NOT \reset_stages~combout\;
\alu_main|ALT_INV_Equal0~6_combout\ <= NOT \alu_main|Equal0~6_combout\;
\alu_main|ALT_INV_Equal0~5_combout\ <= NOT \alu_main|Equal0~5_combout\;
\alu_main|ALT_INV_Equal0~4_combout\ <= NOT \alu_main|Equal0~4_combout\;
\alu_main|ALT_INV_Equal0~3_combout\ <= NOT \alu_main|Equal0~3_combout\;
\alu_main|ALT_INV_Equal0~2_combout\ <= NOT \alu_main|Equal0~2_combout\;
\alu_main|ALT_INV_Equal0~1_combout\ <= NOT \alu_main|Equal0~1_combout\;
\alu_main|ALT_INV_Equal0~0_combout\ <= NOT \alu_main|Equal0~0_combout\;
\mux_jal|ALT_INV_output[31]~31_combout\ <= NOT \mux_jal|output[31]~31_combout\;
\mux_jal|ALT_INV_output[30]~30_combout\ <= NOT \mux_jal|output[30]~30_combout\;
\mux_jal|ALT_INV_output[29]~29_combout\ <= NOT \mux_jal|output[29]~29_combout\;
\mux_jal|ALT_INV_output[28]~28_combout\ <= NOT \mux_jal|output[28]~28_combout\;
\mux_jal|ALT_INV_output[27]~27_combout\ <= NOT \mux_jal|output[27]~27_combout\;
\mux_jal|ALT_INV_output[26]~26_combout\ <= NOT \mux_jal|output[26]~26_combout\;
\mux_jal|ALT_INV_output[25]~25_combout\ <= NOT \mux_jal|output[25]~25_combout\;
\mux_jal|ALT_INV_output[24]~24_combout\ <= NOT \mux_jal|output[24]~24_combout\;
\mux_jal|ALT_INV_output[23]~23_combout\ <= NOT \mux_jal|output[23]~23_combout\;
\mux_jal|ALT_INV_output[22]~22_combout\ <= NOT \mux_jal|output[22]~22_combout\;
\mux_jal|ALT_INV_output[21]~21_combout\ <= NOT \mux_jal|output[21]~21_combout\;
\mux_jal|ALT_INV_output[20]~20_combout\ <= NOT \mux_jal|output[20]~20_combout\;
\mux_jal|ALT_INV_output[19]~19_combout\ <= NOT \mux_jal|output[19]~19_combout\;
\mux_jal|ALT_INV_output[18]~18_combout\ <= NOT \mux_jal|output[18]~18_combout\;
\mux_jal|ALT_INV_output[17]~17_combout\ <= NOT \mux_jal|output[17]~17_combout\;
\mux_jal|ALT_INV_output[16]~16_combout\ <= NOT \mux_jal|output[16]~16_combout\;
\mux_jal|ALT_INV_output[15]~15_combout\ <= NOT \mux_jal|output[15]~15_combout\;
\mux_jal|ALT_INV_output[14]~14_combout\ <= NOT \mux_jal|output[14]~14_combout\;
\mux_jal|ALT_INV_output[13]~13_combout\ <= NOT \mux_jal|output[13]~13_combout\;
\mux_jal|ALT_INV_output[12]~12_combout\ <= NOT \mux_jal|output[12]~12_combout\;
\mux_jal|ALT_INV_output[11]~11_combout\ <= NOT \mux_jal|output[11]~11_combout\;
\mux_jal|ALT_INV_output[10]~10_combout\ <= NOT \mux_jal|output[10]~10_combout\;
\mux_jal|ALT_INV_output[9]~9_combout\ <= NOT \mux_jal|output[9]~9_combout\;
\mux_jal|ALT_INV_output[8]~8_combout\ <= NOT \mux_jal|output[8]~8_combout\;
\mux_jal|ALT_INV_output[7]~7_combout\ <= NOT \mux_jal|output[7]~7_combout\;
\mux_jal|ALT_INV_output[6]~6_combout\ <= NOT \mux_jal|output[6]~6_combout\;
\mux_jal|ALT_INV_output[5]~5_combout\ <= NOT \mux_jal|output[5]~5_combout\;
\mux_jal|ALT_INV_output[4]~4_combout\ <= NOT \mux_jal|output[4]~4_combout\;
\mux_jal|ALT_INV_output[3]~3_combout\ <= NOT \mux_jal|output[3]~3_combout\;
\mux_jal|ALT_INV_output[2]~2_combout\ <= NOT \mux_jal|output[2]~2_combout\;
\mux_jal|ALT_INV_output[1]~1_combout\ <= NOT \mux_jal|output[1]~1_combout\;
\mux_jal|ALT_INV_output[0]~0_combout\ <= NOT \mux_jal|output[0]~0_combout\;
\reg_file|ALT_INV_Mux32~10_combout\ <= NOT \reg_file|Mux32~10_combout\;
\reg_file|ALT_INV_Mux32~9_combout\ <= NOT \reg_file|Mux32~9_combout\;
\reg_file|ALT_INV_Mux32~8_combout\ <= NOT \reg_file|Mux32~8_combout\;
\reg_file|ALT_INV_Mux32~7_combout\ <= NOT \reg_file|Mux32~7_combout\;
\reg_file|ALT_INV_Mux32~6_combout\ <= NOT \reg_file|Mux32~6_combout\;
\reg_file|ALT_INV_Mux32~5_combout\ <= NOT \reg_file|Mux32~5_combout\;
\reg_file|ALT_INV_Mux32~4_combout\ <= NOT \reg_file|Mux32~4_combout\;
\reg_file|ALT_INV_Mux32~3_combout\ <= NOT \reg_file|Mux32~3_combout\;
\reg_file|ALT_INV_Mux32~2_combout\ <= NOT \reg_file|Mux32~2_combout\;
\reg_file|ALT_INV_Mux32~1_combout\ <= NOT \reg_file|Mux32~1_combout\;
\reg_file|ALT_INV_Mux32~0_combout\ <= NOT \reg_file|Mux32~0_combout\;
\reg_file|ALT_INV_Mux33~9_combout\ <= NOT \reg_file|Mux33~9_combout\;
\reg_file|ALT_INV_Mux33~8_combout\ <= NOT \reg_file|Mux33~8_combout\;
\reg_file|ALT_INV_Mux33~7_combout\ <= NOT \reg_file|Mux33~7_combout\;
\reg_file|ALT_INV_Mux33~6_combout\ <= NOT \reg_file|Mux33~6_combout\;
\reg_file|ALT_INV_Mux33~5_combout\ <= NOT \reg_file|Mux33~5_combout\;
\reg_file|ALT_INV_Mux33~4_combout\ <= NOT \reg_file|Mux33~4_combout\;
\reg_file|ALT_INV_Mux33~3_combout\ <= NOT \reg_file|Mux33~3_combout\;
\reg_file|ALT_INV_Mux33~2_combout\ <= NOT \reg_file|Mux33~2_combout\;
\reg_file|ALT_INV_Mux33~1_combout\ <= NOT \reg_file|Mux33~1_combout\;
\reg_file|ALT_INV_Mux33~0_combout\ <= NOT \reg_file|Mux33~0_combout\;
\reg_file|ALT_INV_Mux34~9_combout\ <= NOT \reg_file|Mux34~9_combout\;
\reg_file|ALT_INV_Mux34~8_combout\ <= NOT \reg_file|Mux34~8_combout\;
\reg_file|ALT_INV_Mux34~7_combout\ <= NOT \reg_file|Mux34~7_combout\;
\reg_file|ALT_INV_Mux34~6_combout\ <= NOT \reg_file|Mux34~6_combout\;
\reg_file|ALT_INV_Mux34~5_combout\ <= NOT \reg_file|Mux34~5_combout\;
\reg_file|ALT_INV_Mux34~4_combout\ <= NOT \reg_file|Mux34~4_combout\;
\reg_file|ALT_INV_Mux34~3_combout\ <= NOT \reg_file|Mux34~3_combout\;
\reg_file|ALT_INV_Mux34~2_combout\ <= NOT \reg_file|Mux34~2_combout\;
\reg_file|ALT_INV_Mux34~1_combout\ <= NOT \reg_file|Mux34~1_combout\;
\reg_file|ALT_INV_Mux34~0_combout\ <= NOT \reg_file|Mux34~0_combout\;
\reg_file|ALT_INV_Mux35~9_combout\ <= NOT \reg_file|Mux35~9_combout\;
\reg_file|ALT_INV_Mux35~8_combout\ <= NOT \reg_file|Mux35~8_combout\;
\reg_file|ALT_INV_Mux35~7_combout\ <= NOT \reg_file|Mux35~7_combout\;
\reg_file|ALT_INV_Mux35~6_combout\ <= NOT \reg_file|Mux35~6_combout\;
\reg_file|ALT_INV_Mux35~5_combout\ <= NOT \reg_file|Mux35~5_combout\;
\reg_file|ALT_INV_Mux35~4_combout\ <= NOT \reg_file|Mux35~4_combout\;
\reg_file|ALT_INV_Mux35~3_combout\ <= NOT \reg_file|Mux35~3_combout\;
\reg_file|ALT_INV_Mux35~2_combout\ <= NOT \reg_file|Mux35~2_combout\;
\reg_file|ALT_INV_Mux35~1_combout\ <= NOT \reg_file|Mux35~1_combout\;
\reg_file|ALT_INV_Mux35~0_combout\ <= NOT \reg_file|Mux35~0_combout\;
\reg_file|ALT_INV_Mux36~9_combout\ <= NOT \reg_file|Mux36~9_combout\;
\reg_file|ALT_INV_Mux36~8_combout\ <= NOT \reg_file|Mux36~8_combout\;
\reg_file|ALT_INV_Mux36~7_combout\ <= NOT \reg_file|Mux36~7_combout\;
\reg_file|ALT_INV_Mux36~6_combout\ <= NOT \reg_file|Mux36~6_combout\;
\reg_file|ALT_INV_Mux36~5_combout\ <= NOT \reg_file|Mux36~5_combout\;
\reg_file|ALT_INV_Mux36~4_combout\ <= NOT \reg_file|Mux36~4_combout\;
\reg_file|ALT_INV_Mux36~3_combout\ <= NOT \reg_file|Mux36~3_combout\;
\reg_file|ALT_INV_Mux36~2_combout\ <= NOT \reg_file|Mux36~2_combout\;
\reg_file|ALT_INV_Mux36~1_combout\ <= NOT \reg_file|Mux36~1_combout\;
\reg_file|ALT_INV_Mux36~0_combout\ <= NOT \reg_file|Mux36~0_combout\;
\reg_file|ALT_INV_Mux37~9_combout\ <= NOT \reg_file|Mux37~9_combout\;
\reg_file|ALT_INV_Mux37~8_combout\ <= NOT \reg_file|Mux37~8_combout\;
\reg_file|ALT_INV_Mux37~7_combout\ <= NOT \reg_file|Mux37~7_combout\;
\reg_file|ALT_INV_Mux37~6_combout\ <= NOT \reg_file|Mux37~6_combout\;
\reg_file|ALT_INV_Mux37~5_combout\ <= NOT \reg_file|Mux37~5_combout\;
\reg_file|ALT_INV_Mux37~4_combout\ <= NOT \reg_file|Mux37~4_combout\;
\reg_file|ALT_INV_Mux37~3_combout\ <= NOT \reg_file|Mux37~3_combout\;
\reg_file|ALT_INV_Mux37~2_combout\ <= NOT \reg_file|Mux37~2_combout\;
\reg_file|ALT_INV_Mux37~1_combout\ <= NOT \reg_file|Mux37~1_combout\;
\reg_file|ALT_INV_Mux37~0_combout\ <= NOT \reg_file|Mux37~0_combout\;
\reg_file|ALT_INV_Mux38~10_combout\ <= NOT \reg_file|Mux38~10_combout\;
\reg_file|ALT_INV_Mux38~9_combout\ <= NOT \reg_file|Mux38~9_combout\;
\reg_file|ALT_INV_Mux38~8_combout\ <= NOT \reg_file|Mux38~8_combout\;
\reg_file|ALT_INV_Mux38~7_combout\ <= NOT \reg_file|Mux38~7_combout\;
\reg_file|ALT_INV_Mux38~6_combout\ <= NOT \reg_file|Mux38~6_combout\;
\reg_file|ALT_INV_Mux38~5_combout\ <= NOT \reg_file|Mux38~5_combout\;
\reg_file|ALT_INV_Mux38~4_combout\ <= NOT \reg_file|Mux38~4_combout\;
\reg_file|ALT_INV_Mux38~3_combout\ <= NOT \reg_file|Mux38~3_combout\;
\reg_file|ALT_INV_Mux38~2_combout\ <= NOT \reg_file|Mux38~2_combout\;
\reg_file|ALT_INV_Mux38~1_combout\ <= NOT \reg_file|Mux38~1_combout\;
\reg_file|ALT_INV_Mux38~0_combout\ <= NOT \reg_file|Mux38~0_combout\;
\reg_file|ALT_INV_Mux39~9_combout\ <= NOT \reg_file|Mux39~9_combout\;
\reg_file|ALT_INV_Mux39~8_combout\ <= NOT \reg_file|Mux39~8_combout\;
\reg_file|ALT_INV_Mux39~7_combout\ <= NOT \reg_file|Mux39~7_combout\;
\reg_file|ALT_INV_Mux39~6_combout\ <= NOT \reg_file|Mux39~6_combout\;
\reg_file|ALT_INV_Mux39~5_combout\ <= NOT \reg_file|Mux39~5_combout\;
\reg_file|ALT_INV_Mux39~4_combout\ <= NOT \reg_file|Mux39~4_combout\;
\reg_file|ALT_INV_Mux39~3_combout\ <= NOT \reg_file|Mux39~3_combout\;
\reg_file|ALT_INV_Mux39~2_combout\ <= NOT \reg_file|Mux39~2_combout\;
\reg_file|ALT_INV_Mux39~1_combout\ <= NOT \reg_file|Mux39~1_combout\;
\reg_file|ALT_INV_Mux39~0_combout\ <= NOT \reg_file|Mux39~0_combout\;
\reg_file|ALT_INV_Mux40~9_combout\ <= NOT \reg_file|Mux40~9_combout\;
\reg_file|ALT_INV_Mux40~8_combout\ <= NOT \reg_file|Mux40~8_combout\;
\reg_file|ALT_INV_Mux40~7_combout\ <= NOT \reg_file|Mux40~7_combout\;
\reg_file|ALT_INV_Mux40~6_combout\ <= NOT \reg_file|Mux40~6_combout\;
\reg_file|ALT_INV_Mux40~5_combout\ <= NOT \reg_file|Mux40~5_combout\;
\reg_file|ALT_INV_Mux40~4_combout\ <= NOT \reg_file|Mux40~4_combout\;
\reg_file|ALT_INV_Mux40~3_combout\ <= NOT \reg_file|Mux40~3_combout\;
\reg_file|ALT_INV_Mux40~2_combout\ <= NOT \reg_file|Mux40~2_combout\;
\reg_file|ALT_INV_Mux40~1_combout\ <= NOT \reg_file|Mux40~1_combout\;
\reg_file|ALT_INV_Mux40~0_combout\ <= NOT \reg_file|Mux40~0_combout\;
\reg_file|ALT_INV_Mux41~10_combout\ <= NOT \reg_file|Mux41~10_combout\;
\reg_file|ALT_INV_Mux41~9_combout\ <= NOT \reg_file|Mux41~9_combout\;
\reg_file|ALT_INV_Mux41~8_combout\ <= NOT \reg_file|Mux41~8_combout\;
\reg_file|ALT_INV_Mux41~7_combout\ <= NOT \reg_file|Mux41~7_combout\;
\reg_file|ALT_INV_Mux41~6_combout\ <= NOT \reg_file|Mux41~6_combout\;
\reg_file|ALT_INV_Mux41~5_combout\ <= NOT \reg_file|Mux41~5_combout\;
\reg_file|ALT_INV_Mux41~4_combout\ <= NOT \reg_file|Mux41~4_combout\;
\reg_file|ALT_INV_Mux41~3_combout\ <= NOT \reg_file|Mux41~3_combout\;
\reg_file|ALT_INV_Mux41~2_combout\ <= NOT \reg_file|Mux41~2_combout\;
\reg_file|ALT_INV_Mux41~1_combout\ <= NOT \reg_file|Mux41~1_combout\;
\reg_file|ALT_INV_Mux41~0_combout\ <= NOT \reg_file|Mux41~0_combout\;
\reg_file|ALT_INV_Mux42~10_combout\ <= NOT \reg_file|Mux42~10_combout\;
\reg_file|ALT_INV_Mux42~9_combout\ <= NOT \reg_file|Mux42~9_combout\;
\reg_file|ALT_INV_Mux42~8_combout\ <= NOT \reg_file|Mux42~8_combout\;
\reg_file|ALT_INV_Mux42~7_combout\ <= NOT \reg_file|Mux42~7_combout\;
\reg_file|ALT_INV_Mux42~6_combout\ <= NOT \reg_file|Mux42~6_combout\;
\reg_file|ALT_INV_Mux42~5_combout\ <= NOT \reg_file|Mux42~5_combout\;
\reg_file|ALT_INV_Mux42~4_combout\ <= NOT \reg_file|Mux42~4_combout\;
\reg_file|ALT_INV_Mux42~3_combout\ <= NOT \reg_file|Mux42~3_combout\;
\reg_file|ALT_INV_Mux42~2_combout\ <= NOT \reg_file|Mux42~2_combout\;
\reg_file|ALT_INV_Mux42~1_combout\ <= NOT \reg_file|Mux42~1_combout\;
\reg_file|ALT_INV_Mux42~0_combout\ <= NOT \reg_file|Mux42~0_combout\;
\reg_file|ALT_INV_Mux43~9_combout\ <= NOT \reg_file|Mux43~9_combout\;
\reg_file|ALT_INV_Mux43~8_combout\ <= NOT \reg_file|Mux43~8_combout\;
\reg_file|ALT_INV_Mux43~7_combout\ <= NOT \reg_file|Mux43~7_combout\;
\reg_file|ALT_INV_Mux43~6_combout\ <= NOT \reg_file|Mux43~6_combout\;
\reg_file|ALT_INV_Mux43~5_combout\ <= NOT \reg_file|Mux43~5_combout\;
\reg_file|ALT_INV_Mux43~4_combout\ <= NOT \reg_file|Mux43~4_combout\;
\reg_file|ALT_INV_Mux43~3_combout\ <= NOT \reg_file|Mux43~3_combout\;
\reg_file|ALT_INV_Mux43~2_combout\ <= NOT \reg_file|Mux43~2_combout\;
\reg_file|ALT_INV_Mux43~1_combout\ <= NOT \reg_file|Mux43~1_combout\;
\reg_file|ALT_INV_Mux43~0_combout\ <= NOT \reg_file|Mux43~0_combout\;
\reg_file|ALT_INV_Mux44~9_combout\ <= NOT \reg_file|Mux44~9_combout\;
\reg_file|ALT_INV_Mux44~8_combout\ <= NOT \reg_file|Mux44~8_combout\;
\reg_file|ALT_INV_Mux44~7_combout\ <= NOT \reg_file|Mux44~7_combout\;
\reg_file|ALT_INV_Mux44~6_combout\ <= NOT \reg_file|Mux44~6_combout\;
\reg_file|ALT_INV_Mux44~5_combout\ <= NOT \reg_file|Mux44~5_combout\;
\reg_file|ALT_INV_Mux44~4_combout\ <= NOT \reg_file|Mux44~4_combout\;
\reg_file|ALT_INV_Mux44~3_combout\ <= NOT \reg_file|Mux44~3_combout\;
\reg_file|ALT_INV_Mux44~2_combout\ <= NOT \reg_file|Mux44~2_combout\;
\reg_file|ALT_INV_Mux44~1_combout\ <= NOT \reg_file|Mux44~1_combout\;
\reg_file|ALT_INV_Mux44~0_combout\ <= NOT \reg_file|Mux44~0_combout\;
\reg_file|ALT_INV_Mux45~10_combout\ <= NOT \reg_file|Mux45~10_combout\;
\reg_file|ALT_INV_Mux45~9_combout\ <= NOT \reg_file|Mux45~9_combout\;
\reg_file|ALT_INV_Mux45~8_combout\ <= NOT \reg_file|Mux45~8_combout\;
\reg_file|ALT_INV_Mux45~7_combout\ <= NOT \reg_file|Mux45~7_combout\;
\reg_file|ALT_INV_Mux45~6_combout\ <= NOT \reg_file|Mux45~6_combout\;
\reg_file|ALT_INV_Mux45~5_combout\ <= NOT \reg_file|Mux45~5_combout\;
\reg_file|ALT_INV_Mux45~4_combout\ <= NOT \reg_file|Mux45~4_combout\;
\reg_file|ALT_INV_Mux45~3_combout\ <= NOT \reg_file|Mux45~3_combout\;
\reg_file|ALT_INV_Mux45~2_combout\ <= NOT \reg_file|Mux45~2_combout\;
\reg_file|ALT_INV_Mux45~1_combout\ <= NOT \reg_file|Mux45~1_combout\;
\reg_file|ALT_INV_Mux45~0_combout\ <= NOT \reg_file|Mux45~0_combout\;
\reg_file|ALT_INV_Mux46~10_combout\ <= NOT \reg_file|Mux46~10_combout\;
\reg_file|ALT_INV_Mux46~9_combout\ <= NOT \reg_file|Mux46~9_combout\;
\reg_file|ALT_INV_Mux46~8_combout\ <= NOT \reg_file|Mux46~8_combout\;
\reg_file|ALT_INV_Mux46~7_combout\ <= NOT \reg_file|Mux46~7_combout\;
\reg_file|ALT_INV_Mux46~6_combout\ <= NOT \reg_file|Mux46~6_combout\;
\reg_file|ALT_INV_Mux46~5_combout\ <= NOT \reg_file|Mux46~5_combout\;
\reg_file|ALT_INV_Mux46~4_combout\ <= NOT \reg_file|Mux46~4_combout\;
\reg_file|ALT_INV_Mux46~3_combout\ <= NOT \reg_file|Mux46~3_combout\;
\reg_file|ALT_INV_Mux46~2_combout\ <= NOT \reg_file|Mux46~2_combout\;
\reg_file|ALT_INV_Mux46~1_combout\ <= NOT \reg_file|Mux46~1_combout\;
\reg_file|ALT_INV_Mux46~0_combout\ <= NOT \reg_file|Mux46~0_combout\;
\reg_file|ALT_INV_Mux47~9_combout\ <= NOT \reg_file|Mux47~9_combout\;
\reg_file|ALT_INV_Mux47~8_combout\ <= NOT \reg_file|Mux47~8_combout\;
\reg_file|ALT_INV_Mux47~7_combout\ <= NOT \reg_file|Mux47~7_combout\;
\reg_file|ALT_INV_Mux47~6_combout\ <= NOT \reg_file|Mux47~6_combout\;
\reg_file|ALT_INV_Mux47~5_combout\ <= NOT \reg_file|Mux47~5_combout\;
\reg_file|ALT_INV_Mux47~4_combout\ <= NOT \reg_file|Mux47~4_combout\;
\reg_file|ALT_INV_Mux47~3_combout\ <= NOT \reg_file|Mux47~3_combout\;
\reg_file|ALT_INV_Mux47~2_combout\ <= NOT \reg_file|Mux47~2_combout\;
\reg_file|ALT_INV_Mux47~1_combout\ <= NOT \reg_file|Mux47~1_combout\;
\reg_file|ALT_INV_Mux47~0_combout\ <= NOT \reg_file|Mux47~0_combout\;
\reg_file|ALT_INV_Mux48~9_combout\ <= NOT \reg_file|Mux48~9_combout\;
\reg_file|ALT_INV_Mux48~8_combout\ <= NOT \reg_file|Mux48~8_combout\;
\reg_file|ALT_INV_Mux48~7_combout\ <= NOT \reg_file|Mux48~7_combout\;
\reg_file|ALT_INV_Mux48~6_combout\ <= NOT \reg_file|Mux48~6_combout\;
\reg_file|ALT_INV_Mux48~5_combout\ <= NOT \reg_file|Mux48~5_combout\;
\reg_file|ALT_INV_Mux48~4_combout\ <= NOT \reg_file|Mux48~4_combout\;
\reg_file|ALT_INV_Mux48~3_combout\ <= NOT \reg_file|Mux48~3_combout\;
\reg_file|ALT_INV_Mux48~2_combout\ <= NOT \reg_file|Mux48~2_combout\;
\reg_file|ALT_INV_Mux48~1_combout\ <= NOT \reg_file|Mux48~1_combout\;
\reg_file|ALT_INV_Mux48~0_combout\ <= NOT \reg_file|Mux48~0_combout\;
\reg_file|ALT_INV_Mux49~10_combout\ <= NOT \reg_file|Mux49~10_combout\;
\reg_file|ALT_INV_Mux49~9_combout\ <= NOT \reg_file|Mux49~9_combout\;
\reg_file|ALT_INV_Mux49~8_combout\ <= NOT \reg_file|Mux49~8_combout\;
\reg_file|ALT_INV_Mux49~7_combout\ <= NOT \reg_file|Mux49~7_combout\;
\reg_file|ALT_INV_Mux49~6_combout\ <= NOT \reg_file|Mux49~6_combout\;
\reg_file|ALT_INV_Mux49~5_combout\ <= NOT \reg_file|Mux49~5_combout\;
\reg_file|ALT_INV_Mux49~4_combout\ <= NOT \reg_file|Mux49~4_combout\;
\reg_file|ALT_INV_Mux49~3_combout\ <= NOT \reg_file|Mux49~3_combout\;
\reg_file|ALT_INV_Mux49~2_combout\ <= NOT \reg_file|Mux49~2_combout\;
\reg_file|ALT_INV_Mux49~1_combout\ <= NOT \reg_file|Mux49~1_combout\;
\reg_file|ALT_INV_Mux49~0_combout\ <= NOT \reg_file|Mux49~0_combout\;
\reg_file|ALT_INV_Mux50~9_combout\ <= NOT \reg_file|Mux50~9_combout\;
\reg_file|ALT_INV_Mux50~8_combout\ <= NOT \reg_file|Mux50~8_combout\;
\reg_file|ALT_INV_Mux50~7_combout\ <= NOT \reg_file|Mux50~7_combout\;
\reg_file|ALT_INV_Mux50~6_combout\ <= NOT \reg_file|Mux50~6_combout\;
\reg_file|ALT_INV_Mux50~5_combout\ <= NOT \reg_file|Mux50~5_combout\;
\reg_file|ALT_INV_Mux50~4_combout\ <= NOT \reg_file|Mux50~4_combout\;
\reg_file|ALT_INV_Mux50~3_combout\ <= NOT \reg_file|Mux50~3_combout\;
\reg_file|ALT_INV_Mux50~2_combout\ <= NOT \reg_file|Mux50~2_combout\;
\reg_file|ALT_INV_Mux50~1_combout\ <= NOT \reg_file|Mux50~1_combout\;
\reg_file|ALT_INV_Mux50~0_combout\ <= NOT \reg_file|Mux50~0_combout\;
\reg_file|ALT_INV_Mux51~10_combout\ <= NOT \reg_file|Mux51~10_combout\;
\reg_file|ALT_INV_Mux51~9_combout\ <= NOT \reg_file|Mux51~9_combout\;
\reg_file|ALT_INV_Mux51~8_combout\ <= NOT \reg_file|Mux51~8_combout\;
\reg_file|ALT_INV_Mux51~7_combout\ <= NOT \reg_file|Mux51~7_combout\;
\reg_file|ALT_INV_Mux51~6_combout\ <= NOT \reg_file|Mux51~6_combout\;
\reg_file|ALT_INV_Mux51~5_combout\ <= NOT \reg_file|Mux51~5_combout\;
\reg_file|ALT_INV_Mux51~4_combout\ <= NOT \reg_file|Mux51~4_combout\;
\reg_file|ALT_INV_Mux51~3_combout\ <= NOT \reg_file|Mux51~3_combout\;
\reg_file|ALT_INV_Mux51~2_combout\ <= NOT \reg_file|Mux51~2_combout\;
\reg_file|ALT_INV_Mux51~1_combout\ <= NOT \reg_file|Mux51~1_combout\;
\reg_file|ALT_INV_Mux51~0_combout\ <= NOT \reg_file|Mux51~0_combout\;
\reg_file|ALT_INV_Mux52~10_combout\ <= NOT \reg_file|Mux52~10_combout\;
\reg_file|ALT_INV_Mux52~9_combout\ <= NOT \reg_file|Mux52~9_combout\;
\reg_file|ALT_INV_Mux52~8_combout\ <= NOT \reg_file|Mux52~8_combout\;
\reg_file|ALT_INV_Mux52~7_combout\ <= NOT \reg_file|Mux52~7_combout\;
\reg_file|ALT_INV_Mux52~6_combout\ <= NOT \reg_file|Mux52~6_combout\;
\reg_file|ALT_INV_Mux52~5_combout\ <= NOT \reg_file|Mux52~5_combout\;
\reg_file|ALT_INV_Mux52~4_combout\ <= NOT \reg_file|Mux52~4_combout\;
\reg_file|ALT_INV_Mux52~3_combout\ <= NOT \reg_file|Mux52~3_combout\;
\reg_file|ALT_INV_Mux52~2_combout\ <= NOT \reg_file|Mux52~2_combout\;
\reg_file|ALT_INV_Mux52~1_combout\ <= NOT \reg_file|Mux52~1_combout\;
\reg_file|ALT_INV_Mux52~0_combout\ <= NOT \reg_file|Mux52~0_combout\;
\reg_file|ALT_INV_Mux53~9_combout\ <= NOT \reg_file|Mux53~9_combout\;
\reg_file|ALT_INV_Mux53~8_combout\ <= NOT \reg_file|Mux53~8_combout\;
\reg_file|ALT_INV_Mux53~7_combout\ <= NOT \reg_file|Mux53~7_combout\;
\reg_file|ALT_INV_Mux53~6_combout\ <= NOT \reg_file|Mux53~6_combout\;
\reg_file|ALT_INV_Mux53~5_combout\ <= NOT \reg_file|Mux53~5_combout\;
\reg_file|ALT_INV_Mux53~4_combout\ <= NOT \reg_file|Mux53~4_combout\;
\reg_file|ALT_INV_Mux53~3_combout\ <= NOT \reg_file|Mux53~3_combout\;
\reg_file|ALT_INV_Mux53~2_combout\ <= NOT \reg_file|Mux53~2_combout\;
\reg_file|ALT_INV_Mux53~1_combout\ <= NOT \reg_file|Mux53~1_combout\;
\reg_file|ALT_INV_Mux53~0_combout\ <= NOT \reg_file|Mux53~0_combout\;
\reg_file|ALT_INV_Mux54~9_combout\ <= NOT \reg_file|Mux54~9_combout\;
\reg_file|ALT_INV_Mux54~8_combout\ <= NOT \reg_file|Mux54~8_combout\;
\reg_file|ALT_INV_Mux54~7_combout\ <= NOT \reg_file|Mux54~7_combout\;
\reg_file|ALT_INV_Mux54~6_combout\ <= NOT \reg_file|Mux54~6_combout\;
\reg_file|ALT_INV_Mux54~5_combout\ <= NOT \reg_file|Mux54~5_combout\;
\reg_file|ALT_INV_Mux54~4_combout\ <= NOT \reg_file|Mux54~4_combout\;
\reg_file|ALT_INV_Mux54~3_combout\ <= NOT \reg_file|Mux54~3_combout\;
\reg_file|ALT_INV_Mux54~2_combout\ <= NOT \reg_file|Mux54~2_combout\;
\reg_file|ALT_INV_Mux54~1_combout\ <= NOT \reg_file|Mux54~1_combout\;
\reg_file|ALT_INV_Mux54~0_combout\ <= NOT \reg_file|Mux54~0_combout\;
\reg_file|ALT_INV_Mux55~9_combout\ <= NOT \reg_file|Mux55~9_combout\;
\reg_file|ALT_INV_Mux55~8_combout\ <= NOT \reg_file|Mux55~8_combout\;
\reg_file|ALT_INV_Mux55~7_combout\ <= NOT \reg_file|Mux55~7_combout\;
\reg_file|ALT_INV_Mux55~6_combout\ <= NOT \reg_file|Mux55~6_combout\;
\reg_file|ALT_INV_Mux55~5_combout\ <= NOT \reg_file|Mux55~5_combout\;
\reg_file|ALT_INV_Mux55~4_combout\ <= NOT \reg_file|Mux55~4_combout\;
\reg_file|ALT_INV_Mux55~3_combout\ <= NOT \reg_file|Mux55~3_combout\;
\reg_file|ALT_INV_Mux55~2_combout\ <= NOT \reg_file|Mux55~2_combout\;
\reg_file|ALT_INV_Mux55~1_combout\ <= NOT \reg_file|Mux55~1_combout\;
\reg_file|ALT_INV_Mux55~0_combout\ <= NOT \reg_file|Mux55~0_combout\;
\reg_file|ALT_INV_Mux56~10_combout\ <= NOT \reg_file|Mux56~10_combout\;
\reg_file|ALT_INV_Mux56~9_combout\ <= NOT \reg_file|Mux56~9_combout\;
\reg_file|ALT_INV_Mux56~8_combout\ <= NOT \reg_file|Mux56~8_combout\;
\reg_file|ALT_INV_Mux56~7_combout\ <= NOT \reg_file|Mux56~7_combout\;
\reg_file|ALT_INV_Mux56~6_combout\ <= NOT \reg_file|Mux56~6_combout\;
\reg_file|ALT_INV_Mux56~5_combout\ <= NOT \reg_file|Mux56~5_combout\;
\reg_file|ALT_INV_Mux56~4_combout\ <= NOT \reg_file|Mux56~4_combout\;
\reg_file|ALT_INV_Mux56~3_combout\ <= NOT \reg_file|Mux56~3_combout\;
\reg_file|ALT_INV_Mux56~2_combout\ <= NOT \reg_file|Mux56~2_combout\;
\reg_file|ALT_INV_Mux56~1_combout\ <= NOT \reg_file|Mux56~1_combout\;
\reg_file|ALT_INV_Mux56~0_combout\ <= NOT \reg_file|Mux56~0_combout\;
\reg_file|ALT_INV_Mux57~9_combout\ <= NOT \reg_file|Mux57~9_combout\;
\reg_file|ALT_INV_Mux57~8_combout\ <= NOT \reg_file|Mux57~8_combout\;
\reg_file|ALT_INV_Mux57~7_combout\ <= NOT \reg_file|Mux57~7_combout\;
\reg_file|ALT_INV_Mux57~6_combout\ <= NOT \reg_file|Mux57~6_combout\;
\reg_file|ALT_INV_Mux57~5_combout\ <= NOT \reg_file|Mux57~5_combout\;
\reg_file|ALT_INV_Mux57~4_combout\ <= NOT \reg_file|Mux57~4_combout\;
\reg_file|ALT_INV_Mux57~3_combout\ <= NOT \reg_file|Mux57~3_combout\;
\reg_file|ALT_INV_Mux57~2_combout\ <= NOT \reg_file|Mux57~2_combout\;
\reg_file|ALT_INV_Mux57~1_combout\ <= NOT \reg_file|Mux57~1_combout\;
\reg_file|ALT_INV_Mux57~0_combout\ <= NOT \reg_file|Mux57~0_combout\;
\reg_file|ALT_INV_Mux58~9_combout\ <= NOT \reg_file|Mux58~9_combout\;
\reg_file|ALT_INV_Mux58~8_combout\ <= NOT \reg_file|Mux58~8_combout\;
\reg_file|ALT_INV_Mux58~7_combout\ <= NOT \reg_file|Mux58~7_combout\;
\reg_file|ALT_INV_Mux58~6_combout\ <= NOT \reg_file|Mux58~6_combout\;
\reg_file|ALT_INV_Mux58~5_combout\ <= NOT \reg_file|Mux58~5_combout\;
\reg_file|ALT_INV_Mux58~4_combout\ <= NOT \reg_file|Mux58~4_combout\;
\reg_file|ALT_INV_Mux58~3_combout\ <= NOT \reg_file|Mux58~3_combout\;
\reg_file|ALT_INV_Mux58~2_combout\ <= NOT \reg_file|Mux58~2_combout\;
\reg_file|ALT_INV_Mux58~1_combout\ <= NOT \reg_file|Mux58~1_combout\;
\reg_file|ALT_INV_Mux58~0_combout\ <= NOT \reg_file|Mux58~0_combout\;
\reg_file|ALT_INV_Mux59~9_combout\ <= NOT \reg_file|Mux59~9_combout\;
\reg_file|ALT_INV_Mux59~8_combout\ <= NOT \reg_file|Mux59~8_combout\;
\reg_file|ALT_INV_Mux59~7_combout\ <= NOT \reg_file|Mux59~7_combout\;
\reg_file|ALT_INV_Mux59~6_combout\ <= NOT \reg_file|Mux59~6_combout\;
\reg_file|ALT_INV_Mux59~5_combout\ <= NOT \reg_file|Mux59~5_combout\;
\reg_file|ALT_INV_Mux59~4_combout\ <= NOT \reg_file|Mux59~4_combout\;
\reg_file|ALT_INV_Mux59~3_combout\ <= NOT \reg_file|Mux59~3_combout\;
\reg_file|ALT_INV_Mux59~2_combout\ <= NOT \reg_file|Mux59~2_combout\;
\reg_file|ALT_INV_Mux59~1_combout\ <= NOT \reg_file|Mux59~1_combout\;
\reg_file|ALT_INV_Mux59~0_combout\ <= NOT \reg_file|Mux59~0_combout\;
\reg_file|ALT_INV_Mux60~10_combout\ <= NOT \reg_file|Mux60~10_combout\;
\reg_file|ALT_INV_Mux60~9_combout\ <= NOT \reg_file|Mux60~9_combout\;
\reg_file|ALT_INV_Mux60~8_combout\ <= NOT \reg_file|Mux60~8_combout\;
\reg_file|ALT_INV_Mux60~7_combout\ <= NOT \reg_file|Mux60~7_combout\;
\reg_file|ALT_INV_Mux60~6_combout\ <= NOT \reg_file|Mux60~6_combout\;
\reg_file|ALT_INV_Mux60~5_combout\ <= NOT \reg_file|Mux60~5_combout\;
\reg_file|ALT_INV_Mux60~4_combout\ <= NOT \reg_file|Mux60~4_combout\;
\reg_file|ALT_INV_Mux60~3_combout\ <= NOT \reg_file|Mux60~3_combout\;
\reg_file|ALT_INV_Mux60~2_combout\ <= NOT \reg_file|Mux60~2_combout\;
\reg_file|ALT_INV_Mux60~1_combout\ <= NOT \reg_file|Mux60~1_combout\;
\reg_file|ALT_INV_Mux60~0_combout\ <= NOT \reg_file|Mux60~0_combout\;
\reg_file|ALT_INV_Mux61~9_combout\ <= NOT \reg_file|Mux61~9_combout\;
\reg_file|ALT_INV_Mux61~8_combout\ <= NOT \reg_file|Mux61~8_combout\;
\reg_file|ALT_INV_Mux61~7_combout\ <= NOT \reg_file|Mux61~7_combout\;
\reg_file|ALT_INV_Mux61~6_combout\ <= NOT \reg_file|Mux61~6_combout\;
\reg_file|ALT_INV_Mux61~5_combout\ <= NOT \reg_file|Mux61~5_combout\;
\reg_file|ALT_INV_Mux61~4_combout\ <= NOT \reg_file|Mux61~4_combout\;
\reg_file|ALT_INV_Mux61~3_combout\ <= NOT \reg_file|Mux61~3_combout\;
\reg_file|ALT_INV_Mux61~2_combout\ <= NOT \reg_file|Mux61~2_combout\;
\reg_file|ALT_INV_Mux61~1_combout\ <= NOT \reg_file|Mux61~1_combout\;
\reg_file|ALT_INV_Mux61~0_combout\ <= NOT \reg_file|Mux61~0_combout\;
\reg_file|ALT_INV_Mux62~9_combout\ <= NOT \reg_file|Mux62~9_combout\;
\reg_file|ALT_INV_Mux62~8_combout\ <= NOT \reg_file|Mux62~8_combout\;
\reg_file|ALT_INV_Mux62~7_combout\ <= NOT \reg_file|Mux62~7_combout\;
\reg_file|ALT_INV_Mux62~6_combout\ <= NOT \reg_file|Mux62~6_combout\;
\reg_file|ALT_INV_Mux62~5_combout\ <= NOT \reg_file|Mux62~5_combout\;
\reg_file|ALT_INV_Mux62~4_combout\ <= NOT \reg_file|Mux62~4_combout\;
\reg_file|ALT_INV_Mux62~3_combout\ <= NOT \reg_file|Mux62~3_combout\;
\reg_file|ALT_INV_Mux62~2_combout\ <= NOT \reg_file|Mux62~2_combout\;
\reg_file|ALT_INV_Mux62~1_combout\ <= NOT \reg_file|Mux62~1_combout\;
\reg_file|ALT_INV_Mux62~0_combout\ <= NOT \reg_file|Mux62~0_combout\;
\reg_file|ALT_INV_Mux63~9_combout\ <= NOT \reg_file|Mux63~9_combout\;
\reg_file|ALT_INV_Mux63~8_combout\ <= NOT \reg_file|Mux63~8_combout\;
\reg_file|ALT_INV_Mux63~7_combout\ <= NOT \reg_file|Mux63~7_combout\;
\reg_file|ALT_INV_Mux63~6_combout\ <= NOT \reg_file|Mux63~6_combout\;
\reg_file|ALT_INV_Mux63~5_combout\ <= NOT \reg_file|Mux63~5_combout\;
\reg_file|ALT_INV_Mux63~4_combout\ <= NOT \reg_file|Mux63~4_combout\;
\reg_file|ALT_INV_Mux63~3_combout\ <= NOT \reg_file|Mux63~3_combout\;
\reg_file|ALT_INV_Mux63~2_combout\ <= NOT \reg_file|Mux63~2_combout\;
\reg_file|ALT_INV_Mux63~1_combout\ <= NOT \reg_file|Mux63~1_combout\;
\reg_file|ALT_INV_Mux63~0_combout\ <= NOT \reg_file|Mux63~0_combout\;
\reg_file|ALT_INV_Mux0~9_combout\ <= NOT \reg_file|Mux0~9_combout\;
\reg_file|ALT_INV_Mux0~8_combout\ <= NOT \reg_file|Mux0~8_combout\;
\reg_file|ALT_INV_registers[7][31]~q\ <= NOT \reg_file|registers[7][31]~q\;
\reg_file|ALT_INV_registers[6][31]~q\ <= NOT \reg_file|registers[6][31]~q\;
\reg_file|ALT_INV_registers[5][31]~q\ <= NOT \reg_file|registers[5][31]~q\;
\reg_file|ALT_INV_registers[4][31]~q\ <= NOT \reg_file|registers[4][31]~q\;
\reg_file|ALT_INV_Mux0~7_combout\ <= NOT \reg_file|Mux0~7_combout\;
\reg_file|ALT_INV_registers[15][31]~q\ <= NOT \reg_file|registers[15][31]~q\;
\reg_file|ALT_INV_registers[14][31]~q\ <= NOT \reg_file|registers[14][31]~q\;
\reg_file|ALT_INV_registers[13][31]~q\ <= NOT \reg_file|registers[13][31]~q\;
\reg_file|ALT_INV_registers[12][31]~q\ <= NOT \reg_file|registers[12][31]~q\;
\reg_file|ALT_INV_Mux0~6_combout\ <= NOT \reg_file|Mux0~6_combout\;
\reg_file|ALT_INV_registers[3][31]~q\ <= NOT \reg_file|registers[3][31]~q\;
\reg_file|ALT_INV_registers[2][31]~q\ <= NOT \reg_file|registers[2][31]~q\;
\reg_file|ALT_INV_registers[1][31]~q\ <= NOT \reg_file|registers[1][31]~q\;
\reg_file|ALT_INV_registers[0][31]~q\ <= NOT \reg_file|registers[0][31]~q\;
\reg_file|ALT_INV_Mux0~5_combout\ <= NOT \reg_file|Mux0~5_combout\;
\reg_file|ALT_INV_registers[11][31]~q\ <= NOT \reg_file|registers[11][31]~q\;
\reg_file|ALT_INV_registers[10][31]~q\ <= NOT \reg_file|registers[10][31]~q\;
\reg_file|ALT_INV_registers[9][31]~q\ <= NOT \reg_file|registers[9][31]~q\;
\reg_file|ALT_INV_registers[8][31]~q\ <= NOT \reg_file|registers[8][31]~q\;
\reg_file|ALT_INV_Mux0~4_combout\ <= NOT \reg_file|Mux0~4_combout\;
\reg_file|ALT_INV_Mux0~3_combout\ <= NOT \reg_file|Mux0~3_combout\;
\reg_file|ALT_INV_registers[31][31]~q\ <= NOT \reg_file|registers[31][31]~q\;
\reg_file|ALT_INV_registers[27][31]~q\ <= NOT \reg_file|registers[27][31]~q\;
\reg_file|ALT_INV_registers[23][31]~q\ <= NOT \reg_file|registers[23][31]~q\;
\reg_file|ALT_INV_registers[19][31]~q\ <= NOT \reg_file|registers[19][31]~q\;
\reg_file|ALT_INV_Mux0~2_combout\ <= NOT \reg_file|Mux0~2_combout\;
\reg_file|ALT_INV_registers[30][31]~q\ <= NOT \reg_file|registers[30][31]~q\;
\reg_file|ALT_INV_registers[26][31]~q\ <= NOT \reg_file|registers[26][31]~q\;
\reg_file|ALT_INV_registers[22][31]~q\ <= NOT \reg_file|registers[22][31]~q\;
\reg_file|ALT_INV_registers[18][31]~q\ <= NOT \reg_file|registers[18][31]~q\;
\reg_file|ALT_INV_Mux0~1_combout\ <= NOT \reg_file|Mux0~1_combout\;
\reg_file|ALT_INV_registers[29][31]~q\ <= NOT \reg_file|registers[29][31]~q\;
\reg_file|ALT_INV_registers[25][31]~q\ <= NOT \reg_file|registers[25][31]~q\;
\reg_file|ALT_INV_registers[21][31]~q\ <= NOT \reg_file|registers[21][31]~q\;
\reg_file|ALT_INV_registers[17][31]~q\ <= NOT \reg_file|registers[17][31]~q\;
\reg_file|ALT_INV_Mux0~0_combout\ <= NOT \reg_file|Mux0~0_combout\;
\reg_file|ALT_INV_registers[28][31]~q\ <= NOT \reg_file|registers[28][31]~q\;
\reg_file|ALT_INV_registers[24][31]~q\ <= NOT \reg_file|registers[24][31]~q\;
\reg_file|ALT_INV_registers[20][31]~q\ <= NOT \reg_file|registers[20][31]~q\;
\reg_file|ALT_INV_registers[16][31]~q\ <= NOT \reg_file|registers[16][31]~q\;
\reg_file|ALT_INV_Mux1~10_combout\ <= NOT \reg_file|Mux1~10_combout\;
\reg_file|ALT_INV_Mux1~9_combout\ <= NOT \reg_file|Mux1~9_combout\;
\reg_file|ALT_INV_Mux1~8_combout\ <= NOT \reg_file|Mux1~8_combout\;
\reg_file|ALT_INV_registers[7][30]~q\ <= NOT \reg_file|registers[7][30]~q\;
\reg_file|ALT_INV_registers[6][30]~q\ <= NOT \reg_file|registers[6][30]~q\;
\reg_file|ALT_INV_registers[5][30]~q\ <= NOT \reg_file|registers[5][30]~q\;
\reg_file|ALT_INV_registers[4][30]~q\ <= NOT \reg_file|registers[4][30]~q\;
\reg_file|ALT_INV_Mux1~7_combout\ <= NOT \reg_file|Mux1~7_combout\;
\reg_file|ALT_INV_registers[15][30]~q\ <= NOT \reg_file|registers[15][30]~q\;
\reg_file|ALT_INV_registers[14][30]~q\ <= NOT \reg_file|registers[14][30]~q\;
\reg_file|ALT_INV_registers[13][30]~q\ <= NOT \reg_file|registers[13][30]~q\;
\reg_file|ALT_INV_registers[12][30]~q\ <= NOT \reg_file|registers[12][30]~q\;
\reg_file|ALT_INV_Mux1~6_combout\ <= NOT \reg_file|Mux1~6_combout\;
\reg_file|ALT_INV_registers[3][30]~q\ <= NOT \reg_file|registers[3][30]~q\;
\reg_file|ALT_INV_registers[2][30]~q\ <= NOT \reg_file|registers[2][30]~q\;
\reg_file|ALT_INV_registers[1][30]~q\ <= NOT \reg_file|registers[1][30]~q\;
\reg_file|ALT_INV_registers[0][30]~q\ <= NOT \reg_file|registers[0][30]~q\;
\reg_file|ALT_INV_Mux1~5_combout\ <= NOT \reg_file|Mux1~5_combout\;
\reg_file|ALT_INV_registers[11][30]~q\ <= NOT \reg_file|registers[11][30]~q\;
\reg_file|ALT_INV_registers[10][30]~q\ <= NOT \reg_file|registers[10][30]~q\;
\reg_file|ALT_INV_registers[9][30]~q\ <= NOT \reg_file|registers[9][30]~q\;
\reg_file|ALT_INV_registers[8][30]~q\ <= NOT \reg_file|registers[8][30]~q\;
\reg_file|ALT_INV_Mux1~4_combout\ <= NOT \reg_file|Mux1~4_combout\;
\reg_file|ALT_INV_Mux1~3_combout\ <= NOT \reg_file|Mux1~3_combout\;
\reg_file|ALT_INV_registers[31][30]~q\ <= NOT \reg_file|registers[31][30]~q\;
\reg_file|ALT_INV_registers[27][30]~q\ <= NOT \reg_file|registers[27][30]~q\;
\reg_file|ALT_INV_registers[23][30]~q\ <= NOT \reg_file|registers[23][30]~q\;
\reg_file|ALT_INV_registers[19][30]~q\ <= NOT \reg_file|registers[19][30]~q\;
\reg_file|ALT_INV_Mux1~2_combout\ <= NOT \reg_file|Mux1~2_combout\;
\reg_file|ALT_INV_registers[30][30]~q\ <= NOT \reg_file|registers[30][30]~q\;
\reg_file|ALT_INV_registers[26][30]~q\ <= NOT \reg_file|registers[26][30]~q\;
\reg_file|ALT_INV_registers[22][30]~q\ <= NOT \reg_file|registers[22][30]~q\;
\reg_file|ALT_INV_registers[18][30]~q\ <= NOT \reg_file|registers[18][30]~q\;
\reg_file|ALT_INV_Mux1~1_combout\ <= NOT \reg_file|Mux1~1_combout\;
\reg_file|ALT_INV_registers[29][30]~q\ <= NOT \reg_file|registers[29][30]~q\;
\reg_file|ALT_INV_registers[25][30]~q\ <= NOT \reg_file|registers[25][30]~q\;
\reg_file|ALT_INV_registers[21][30]~q\ <= NOT \reg_file|registers[21][30]~q\;
\reg_file|ALT_INV_registers[17][30]~q\ <= NOT \reg_file|registers[17][30]~q\;
\reg_file|ALT_INV_Mux1~0_combout\ <= NOT \reg_file|Mux1~0_combout\;
\reg_file|ALT_INV_registers[28][30]~q\ <= NOT \reg_file|registers[28][30]~q\;
\reg_file|ALT_INV_registers[24][30]~q\ <= NOT \reg_file|registers[24][30]~q\;
\reg_file|ALT_INV_registers[20][30]~q\ <= NOT \reg_file|registers[20][30]~q\;
\reg_file|ALT_INV_registers[16][30]~q\ <= NOT \reg_file|registers[16][30]~q\;
\reg_file|ALT_INV_Mux2~9_combout\ <= NOT \reg_file|Mux2~9_combout\;
\reg_file|ALT_INV_Mux2~8_combout\ <= NOT \reg_file|Mux2~8_combout\;
\reg_file|ALT_INV_registers[7][29]~q\ <= NOT \reg_file|registers[7][29]~q\;
\reg_file|ALT_INV_registers[6][29]~q\ <= NOT \reg_file|registers[6][29]~q\;
\reg_file|ALT_INV_registers[5][29]~q\ <= NOT \reg_file|registers[5][29]~q\;
\reg_file|ALT_INV_registers[4][29]~q\ <= NOT \reg_file|registers[4][29]~q\;
\reg_file|ALT_INV_Mux2~7_combout\ <= NOT \reg_file|Mux2~7_combout\;
\reg_file|ALT_INV_registers[15][29]~q\ <= NOT \reg_file|registers[15][29]~q\;
\reg_file|ALT_INV_registers[14][29]~q\ <= NOT \reg_file|registers[14][29]~q\;
\reg_file|ALT_INV_registers[13][29]~q\ <= NOT \reg_file|registers[13][29]~q\;
\reg_file|ALT_INV_registers[12][29]~q\ <= NOT \reg_file|registers[12][29]~q\;
\reg_file|ALT_INV_Mux2~6_combout\ <= NOT \reg_file|Mux2~6_combout\;
\reg_file|ALT_INV_registers[3][29]~q\ <= NOT \reg_file|registers[3][29]~q\;
\reg_file|ALT_INV_registers[2][29]~q\ <= NOT \reg_file|registers[2][29]~q\;
\reg_file|ALT_INV_registers[1][29]~q\ <= NOT \reg_file|registers[1][29]~q\;
\reg_file|ALT_INV_registers[0][29]~q\ <= NOT \reg_file|registers[0][29]~q\;
\reg_file|ALT_INV_Mux2~5_combout\ <= NOT \reg_file|Mux2~5_combout\;
\reg_file|ALT_INV_registers[11][29]~q\ <= NOT \reg_file|registers[11][29]~q\;
\reg_file|ALT_INV_registers[10][29]~q\ <= NOT \reg_file|registers[10][29]~q\;
\reg_file|ALT_INV_registers[9][29]~q\ <= NOT \reg_file|registers[9][29]~q\;
\reg_file|ALT_INV_registers[8][29]~q\ <= NOT \reg_file|registers[8][29]~q\;
\reg_file|ALT_INV_Mux2~4_combout\ <= NOT \reg_file|Mux2~4_combout\;
\reg_file|ALT_INV_Mux2~3_combout\ <= NOT \reg_file|Mux2~3_combout\;
\reg_file|ALT_INV_registers[31][29]~q\ <= NOT \reg_file|registers[31][29]~q\;
\reg_file|ALT_INV_registers[27][29]~q\ <= NOT \reg_file|registers[27][29]~q\;
\reg_file|ALT_INV_registers[23][29]~q\ <= NOT \reg_file|registers[23][29]~q\;
\reg_file|ALT_INV_registers[19][29]~q\ <= NOT \reg_file|registers[19][29]~q\;
\reg_file|ALT_INV_Mux2~2_combout\ <= NOT \reg_file|Mux2~2_combout\;
\reg_file|ALT_INV_registers[30][29]~q\ <= NOT \reg_file|registers[30][29]~q\;
\reg_file|ALT_INV_registers[26][29]~q\ <= NOT \reg_file|registers[26][29]~q\;
\reg_file|ALT_INV_registers[22][29]~q\ <= NOT \reg_file|registers[22][29]~q\;
\reg_file|ALT_INV_registers[18][29]~q\ <= NOT \reg_file|registers[18][29]~q\;
\reg_file|ALT_INV_Mux2~1_combout\ <= NOT \reg_file|Mux2~1_combout\;
\reg_file|ALT_INV_registers[29][29]~q\ <= NOT \reg_file|registers[29][29]~q\;
\reg_file|ALT_INV_registers[25][29]~q\ <= NOT \reg_file|registers[25][29]~q\;
\reg_file|ALT_INV_registers[21][29]~q\ <= NOT \reg_file|registers[21][29]~q\;
\reg_file|ALT_INV_registers[17][29]~q\ <= NOT \reg_file|registers[17][29]~q\;
\reg_file|ALT_INV_Mux2~0_combout\ <= NOT \reg_file|Mux2~0_combout\;
\reg_file|ALT_INV_registers[28][29]~q\ <= NOT \reg_file|registers[28][29]~q\;
\reg_file|ALT_INV_registers[24][29]~q\ <= NOT \reg_file|registers[24][29]~q\;
\reg_file|ALT_INV_registers[20][29]~q\ <= NOT \reg_file|registers[20][29]~q\;
\reg_file|ALT_INV_registers[16][29]~q\ <= NOT \reg_file|registers[16][29]~q\;
\reg_file|ALT_INV_Mux3~10_combout\ <= NOT \reg_file|Mux3~10_combout\;
\reg_file|ALT_INV_Mux3~9_combout\ <= NOT \reg_file|Mux3~9_combout\;
\reg_file|ALT_INV_Mux3~8_combout\ <= NOT \reg_file|Mux3~8_combout\;
\reg_file|ALT_INV_registers[7][28]~q\ <= NOT \reg_file|registers[7][28]~q\;
\reg_file|ALT_INV_registers[6][28]~q\ <= NOT \reg_file|registers[6][28]~q\;
\reg_file|ALT_INV_registers[5][28]~q\ <= NOT \reg_file|registers[5][28]~q\;
\reg_file|ALT_INV_registers[4][28]~q\ <= NOT \reg_file|registers[4][28]~q\;
\reg_file|ALT_INV_Mux3~7_combout\ <= NOT \reg_file|Mux3~7_combout\;
\reg_file|ALT_INV_registers[15][28]~q\ <= NOT \reg_file|registers[15][28]~q\;
\reg_file|ALT_INV_registers[14][28]~q\ <= NOT \reg_file|registers[14][28]~q\;
\reg_file|ALT_INV_registers[13][28]~q\ <= NOT \reg_file|registers[13][28]~q\;
\reg_file|ALT_INV_registers[12][28]~q\ <= NOT \reg_file|registers[12][28]~q\;
\reg_file|ALT_INV_Mux3~6_combout\ <= NOT \reg_file|Mux3~6_combout\;
\reg_file|ALT_INV_registers[3][28]~q\ <= NOT \reg_file|registers[3][28]~q\;
\reg_file|ALT_INV_registers[2][28]~q\ <= NOT \reg_file|registers[2][28]~q\;
\reg_file|ALT_INV_registers[1][28]~q\ <= NOT \reg_file|registers[1][28]~q\;
\reg_file|ALT_INV_registers[0][28]~q\ <= NOT \reg_file|registers[0][28]~q\;
\reg_file|ALT_INV_Mux3~5_combout\ <= NOT \reg_file|Mux3~5_combout\;
\reg_file|ALT_INV_registers[11][28]~q\ <= NOT \reg_file|registers[11][28]~q\;
\reg_file|ALT_INV_registers[10][28]~q\ <= NOT \reg_file|registers[10][28]~q\;
\reg_file|ALT_INV_registers[9][28]~q\ <= NOT \reg_file|registers[9][28]~q\;
\reg_file|ALT_INV_registers[8][28]~q\ <= NOT \reg_file|registers[8][28]~q\;
\reg_file|ALT_INV_Mux3~4_combout\ <= NOT \reg_file|Mux3~4_combout\;
\reg_file|ALT_INV_Mux3~3_combout\ <= NOT \reg_file|Mux3~3_combout\;
\reg_file|ALT_INV_registers[31][28]~q\ <= NOT \reg_file|registers[31][28]~q\;
\reg_file|ALT_INV_registers[27][28]~q\ <= NOT \reg_file|registers[27][28]~q\;
\reg_file|ALT_INV_registers[23][28]~q\ <= NOT \reg_file|registers[23][28]~q\;
\reg_file|ALT_INV_registers[19][28]~q\ <= NOT \reg_file|registers[19][28]~q\;
\reg_file|ALT_INV_Mux3~2_combout\ <= NOT \reg_file|Mux3~2_combout\;
\reg_file|ALT_INV_registers[30][28]~q\ <= NOT \reg_file|registers[30][28]~q\;
\reg_file|ALT_INV_registers[26][28]~q\ <= NOT \reg_file|registers[26][28]~q\;
\reg_file|ALT_INV_registers[22][28]~q\ <= NOT \reg_file|registers[22][28]~q\;
\reg_file|ALT_INV_registers[18][28]~q\ <= NOT \reg_file|registers[18][28]~q\;
\reg_file|ALT_INV_Mux3~1_combout\ <= NOT \reg_file|Mux3~1_combout\;
\reg_file|ALT_INV_registers[29][28]~q\ <= NOT \reg_file|registers[29][28]~q\;
\reg_file|ALT_INV_registers[25][28]~q\ <= NOT \reg_file|registers[25][28]~q\;
\reg_file|ALT_INV_registers[21][28]~q\ <= NOT \reg_file|registers[21][28]~q\;
\reg_file|ALT_INV_registers[17][28]~q\ <= NOT \reg_file|registers[17][28]~q\;
\reg_file|ALT_INV_Mux3~0_combout\ <= NOT \reg_file|Mux3~0_combout\;
\reg_file|ALT_INV_registers[28][28]~q\ <= NOT \reg_file|registers[28][28]~q\;
\reg_file|ALT_INV_registers[24][28]~q\ <= NOT \reg_file|registers[24][28]~q\;
\reg_file|ALT_INV_registers[20][28]~q\ <= NOT \reg_file|registers[20][28]~q\;
\reg_file|ALT_INV_registers[16][28]~q\ <= NOT \reg_file|registers[16][28]~q\;
\reg_file|ALT_INV_Mux4~9_combout\ <= NOT \reg_file|Mux4~9_combout\;
\reg_file|ALT_INV_Mux4~8_combout\ <= NOT \reg_file|Mux4~8_combout\;
\reg_file|ALT_INV_registers[7][27]~q\ <= NOT \reg_file|registers[7][27]~q\;
\reg_file|ALT_INV_registers[6][27]~q\ <= NOT \reg_file|registers[6][27]~q\;
\reg_file|ALT_INV_registers[5][27]~q\ <= NOT \reg_file|registers[5][27]~q\;
\reg_file|ALT_INV_registers[4][27]~q\ <= NOT \reg_file|registers[4][27]~q\;
\reg_file|ALT_INV_Mux4~7_combout\ <= NOT \reg_file|Mux4~7_combout\;
\reg_file|ALT_INV_registers[15][27]~q\ <= NOT \reg_file|registers[15][27]~q\;
\reg_file|ALT_INV_registers[14][27]~q\ <= NOT \reg_file|registers[14][27]~q\;
\reg_file|ALT_INV_registers[13][27]~q\ <= NOT \reg_file|registers[13][27]~q\;
\reg_file|ALT_INV_registers[12][27]~q\ <= NOT \reg_file|registers[12][27]~q\;
\reg_file|ALT_INV_Mux4~6_combout\ <= NOT \reg_file|Mux4~6_combout\;
\reg_file|ALT_INV_registers[3][27]~q\ <= NOT \reg_file|registers[3][27]~q\;
\reg_file|ALT_INV_registers[2][27]~q\ <= NOT \reg_file|registers[2][27]~q\;
\reg_file|ALT_INV_registers[1][27]~q\ <= NOT \reg_file|registers[1][27]~q\;
\reg_file|ALT_INV_registers[0][27]~q\ <= NOT \reg_file|registers[0][27]~q\;
\reg_file|ALT_INV_Mux4~5_combout\ <= NOT \reg_file|Mux4~5_combout\;
\reg_file|ALT_INV_registers[11][27]~q\ <= NOT \reg_file|registers[11][27]~q\;
\reg_file|ALT_INV_registers[10][27]~q\ <= NOT \reg_file|registers[10][27]~q\;
\reg_file|ALT_INV_registers[9][27]~q\ <= NOT \reg_file|registers[9][27]~q\;
\reg_file|ALT_INV_registers[8][27]~q\ <= NOT \reg_file|registers[8][27]~q\;
\reg_file|ALT_INV_Mux4~4_combout\ <= NOT \reg_file|Mux4~4_combout\;
\reg_file|ALT_INV_Mux4~3_combout\ <= NOT \reg_file|Mux4~3_combout\;
\reg_file|ALT_INV_registers[31][27]~q\ <= NOT \reg_file|registers[31][27]~q\;
\reg_file|ALT_INV_registers[27][27]~q\ <= NOT \reg_file|registers[27][27]~q\;
\reg_file|ALT_INV_registers[23][27]~q\ <= NOT \reg_file|registers[23][27]~q\;
\reg_file|ALT_INV_registers[19][27]~q\ <= NOT \reg_file|registers[19][27]~q\;
\reg_file|ALT_INV_Mux4~2_combout\ <= NOT \reg_file|Mux4~2_combout\;
\reg_file|ALT_INV_registers[30][27]~q\ <= NOT \reg_file|registers[30][27]~q\;
\reg_file|ALT_INV_registers[26][27]~q\ <= NOT \reg_file|registers[26][27]~q\;
\reg_file|ALT_INV_registers[22][27]~q\ <= NOT \reg_file|registers[22][27]~q\;
\reg_file|ALT_INV_registers[18][27]~q\ <= NOT \reg_file|registers[18][27]~q\;
\reg_file|ALT_INV_Mux4~1_combout\ <= NOT \reg_file|Mux4~1_combout\;
\reg_file|ALT_INV_registers[29][27]~q\ <= NOT \reg_file|registers[29][27]~q\;
\reg_file|ALT_INV_registers[25][27]~q\ <= NOT \reg_file|registers[25][27]~q\;
\reg_file|ALT_INV_registers[21][27]~q\ <= NOT \reg_file|registers[21][27]~q\;
\reg_file|ALT_INV_registers[17][27]~q\ <= NOT \reg_file|registers[17][27]~q\;
\reg_file|ALT_INV_Mux4~0_combout\ <= NOT \reg_file|Mux4~0_combout\;
\reg_file|ALT_INV_registers[28][27]~q\ <= NOT \reg_file|registers[28][27]~q\;
\reg_file|ALT_INV_registers[24][27]~q\ <= NOT \reg_file|registers[24][27]~q\;
\reg_file|ALT_INV_registers[20][27]~q\ <= NOT \reg_file|registers[20][27]~q\;
\reg_file|ALT_INV_registers[16][27]~q\ <= NOT \reg_file|registers[16][27]~q\;
\reg_file|ALT_INV_Mux5~9_combout\ <= NOT \reg_file|Mux5~9_combout\;
\reg_file|ALT_INV_Mux5~8_combout\ <= NOT \reg_file|Mux5~8_combout\;
\reg_file|ALT_INV_registers[7][26]~q\ <= NOT \reg_file|registers[7][26]~q\;
\reg_file|ALT_INV_registers[6][26]~q\ <= NOT \reg_file|registers[6][26]~q\;
\reg_file|ALT_INV_registers[5][26]~q\ <= NOT \reg_file|registers[5][26]~q\;
\reg_file|ALT_INV_registers[4][26]~q\ <= NOT \reg_file|registers[4][26]~q\;
\reg_file|ALT_INV_Mux5~7_combout\ <= NOT \reg_file|Mux5~7_combout\;
\reg_file|ALT_INV_registers[15][26]~q\ <= NOT \reg_file|registers[15][26]~q\;
\reg_file|ALT_INV_registers[14][26]~q\ <= NOT \reg_file|registers[14][26]~q\;
\reg_file|ALT_INV_registers[13][26]~q\ <= NOT \reg_file|registers[13][26]~q\;
\reg_file|ALT_INV_registers[12][26]~q\ <= NOT \reg_file|registers[12][26]~q\;
\reg_file|ALT_INV_Mux5~6_combout\ <= NOT \reg_file|Mux5~6_combout\;
\reg_file|ALT_INV_registers[3][26]~q\ <= NOT \reg_file|registers[3][26]~q\;
\reg_file|ALT_INV_registers[2][26]~q\ <= NOT \reg_file|registers[2][26]~q\;
\reg_file|ALT_INV_registers[1][26]~q\ <= NOT \reg_file|registers[1][26]~q\;
\reg_file|ALT_INV_registers[0][26]~q\ <= NOT \reg_file|registers[0][26]~q\;
\reg_file|ALT_INV_Mux5~5_combout\ <= NOT \reg_file|Mux5~5_combout\;
\reg_file|ALT_INV_registers[11][26]~q\ <= NOT \reg_file|registers[11][26]~q\;
\reg_file|ALT_INV_registers[10][26]~q\ <= NOT \reg_file|registers[10][26]~q\;
\reg_file|ALT_INV_registers[9][26]~q\ <= NOT \reg_file|registers[9][26]~q\;
\reg_file|ALT_INV_registers[8][26]~q\ <= NOT \reg_file|registers[8][26]~q\;
\reg_file|ALT_INV_Mux5~4_combout\ <= NOT \reg_file|Mux5~4_combout\;
\reg_file|ALT_INV_Mux5~3_combout\ <= NOT \reg_file|Mux5~3_combout\;
\reg_file|ALT_INV_registers[31][26]~q\ <= NOT \reg_file|registers[31][26]~q\;
\reg_file|ALT_INV_registers[27][26]~q\ <= NOT \reg_file|registers[27][26]~q\;
\reg_file|ALT_INV_registers[23][26]~q\ <= NOT \reg_file|registers[23][26]~q\;
\reg_file|ALT_INV_registers[19][26]~q\ <= NOT \reg_file|registers[19][26]~q\;
\reg_file|ALT_INV_Mux5~2_combout\ <= NOT \reg_file|Mux5~2_combout\;
\reg_file|ALT_INV_registers[30][26]~q\ <= NOT \reg_file|registers[30][26]~q\;
\reg_file|ALT_INV_registers[26][26]~q\ <= NOT \reg_file|registers[26][26]~q\;
\reg_file|ALT_INV_registers[22][26]~q\ <= NOT \reg_file|registers[22][26]~q\;
\reg_file|ALT_INV_registers[18][26]~q\ <= NOT \reg_file|registers[18][26]~q\;
\reg_file|ALT_INV_Mux5~1_combout\ <= NOT \reg_file|Mux5~1_combout\;
\reg_file|ALT_INV_registers[29][26]~q\ <= NOT \reg_file|registers[29][26]~q\;
\reg_file|ALT_INV_registers[25][26]~q\ <= NOT \reg_file|registers[25][26]~q\;
\reg_file|ALT_INV_registers[21][26]~q\ <= NOT \reg_file|registers[21][26]~q\;
\reg_file|ALT_INV_registers[17][26]~q\ <= NOT \reg_file|registers[17][26]~q\;
\reg_file|ALT_INV_Mux5~0_combout\ <= NOT \reg_file|Mux5~0_combout\;
\reg_file|ALT_INV_registers[28][26]~q\ <= NOT \reg_file|registers[28][26]~q\;
\reg_file|ALT_INV_registers[24][26]~q\ <= NOT \reg_file|registers[24][26]~q\;
\reg_file|ALT_INV_registers[20][26]~q\ <= NOT \reg_file|registers[20][26]~q\;
\reg_file|ALT_INV_registers[16][26]~q\ <= NOT \reg_file|registers[16][26]~q\;
\reg_file|ALT_INV_Mux6~9_combout\ <= NOT \reg_file|Mux6~9_combout\;
\reg_file|ALT_INV_Mux6~8_combout\ <= NOT \reg_file|Mux6~8_combout\;
\reg_file|ALT_INV_registers[7][25]~q\ <= NOT \reg_file|registers[7][25]~q\;
\reg_file|ALT_INV_registers[6][25]~q\ <= NOT \reg_file|registers[6][25]~q\;
\reg_file|ALT_INV_registers[5][25]~q\ <= NOT \reg_file|registers[5][25]~q\;
\reg_file|ALT_INV_registers[4][25]~q\ <= NOT \reg_file|registers[4][25]~q\;
\reg_file|ALT_INV_Mux6~7_combout\ <= NOT \reg_file|Mux6~7_combout\;
\reg_file|ALT_INV_registers[15][25]~q\ <= NOT \reg_file|registers[15][25]~q\;
\reg_file|ALT_INV_registers[14][25]~q\ <= NOT \reg_file|registers[14][25]~q\;
\reg_file|ALT_INV_registers[13][25]~q\ <= NOT \reg_file|registers[13][25]~q\;
\reg_file|ALT_INV_registers[12][25]~q\ <= NOT \reg_file|registers[12][25]~q\;
\reg_file|ALT_INV_Mux6~6_combout\ <= NOT \reg_file|Mux6~6_combout\;
\reg_file|ALT_INV_registers[3][25]~q\ <= NOT \reg_file|registers[3][25]~q\;
\reg_file|ALT_INV_registers[2][25]~q\ <= NOT \reg_file|registers[2][25]~q\;
\reg_file|ALT_INV_registers[1][25]~q\ <= NOT \reg_file|registers[1][25]~q\;
\reg_file|ALT_INV_registers[0][25]~q\ <= NOT \reg_file|registers[0][25]~q\;
\reg_file|ALT_INV_Mux6~5_combout\ <= NOT \reg_file|Mux6~5_combout\;
\reg_file|ALT_INV_registers[11][25]~q\ <= NOT \reg_file|registers[11][25]~q\;
\reg_file|ALT_INV_registers[10][25]~q\ <= NOT \reg_file|registers[10][25]~q\;
\reg_file|ALT_INV_registers[9][25]~q\ <= NOT \reg_file|registers[9][25]~q\;
\reg_file|ALT_INV_registers[8][25]~q\ <= NOT \reg_file|registers[8][25]~q\;
\reg_file|ALT_INV_Mux6~4_combout\ <= NOT \reg_file|Mux6~4_combout\;
\reg_file|ALT_INV_Mux6~3_combout\ <= NOT \reg_file|Mux6~3_combout\;
\reg_file|ALT_INV_registers[31][25]~q\ <= NOT \reg_file|registers[31][25]~q\;
\reg_file|ALT_INV_registers[27][25]~q\ <= NOT \reg_file|registers[27][25]~q\;
\reg_file|ALT_INV_registers[23][25]~q\ <= NOT \reg_file|registers[23][25]~q\;
\reg_file|ALT_INV_registers[19][25]~q\ <= NOT \reg_file|registers[19][25]~q\;
\reg_file|ALT_INV_Mux6~2_combout\ <= NOT \reg_file|Mux6~2_combout\;
\reg_file|ALT_INV_registers[30][25]~q\ <= NOT \reg_file|registers[30][25]~q\;
\reg_file|ALT_INV_registers[26][25]~q\ <= NOT \reg_file|registers[26][25]~q\;
\reg_file|ALT_INV_registers[22][25]~q\ <= NOT \reg_file|registers[22][25]~q\;
\reg_file|ALT_INV_registers[18][25]~q\ <= NOT \reg_file|registers[18][25]~q\;
\reg_file|ALT_INV_Mux6~1_combout\ <= NOT \reg_file|Mux6~1_combout\;
\reg_file|ALT_INV_registers[29][25]~q\ <= NOT \reg_file|registers[29][25]~q\;
\reg_file|ALT_INV_registers[25][25]~q\ <= NOT \reg_file|registers[25][25]~q\;
\reg_file|ALT_INV_registers[21][25]~q\ <= NOT \reg_file|registers[21][25]~q\;
\reg_file|ALT_INV_registers[17][25]~q\ <= NOT \reg_file|registers[17][25]~q\;
\reg_file|ALT_INV_Mux6~0_combout\ <= NOT \reg_file|Mux6~0_combout\;
\reg_file|ALT_INV_registers[28][25]~q\ <= NOT \reg_file|registers[28][25]~q\;
\reg_file|ALT_INV_registers[24][25]~q\ <= NOT \reg_file|registers[24][25]~q\;
\reg_file|ALT_INV_registers[20][25]~q\ <= NOT \reg_file|registers[20][25]~q\;
\reg_file|ALT_INV_registers[16][25]~q\ <= NOT \reg_file|registers[16][25]~q\;
\reg_file|ALT_INV_Mux7~9_combout\ <= NOT \reg_file|Mux7~9_combout\;
\reg_file|ALT_INV_Mux7~8_combout\ <= NOT \reg_file|Mux7~8_combout\;
\reg_file|ALT_INV_registers[7][24]~q\ <= NOT \reg_file|registers[7][24]~q\;
\reg_file|ALT_INV_registers[6][24]~q\ <= NOT \reg_file|registers[6][24]~q\;
\reg_file|ALT_INV_registers[5][24]~q\ <= NOT \reg_file|registers[5][24]~q\;
\reg_file|ALT_INV_registers[4][24]~q\ <= NOT \reg_file|registers[4][24]~q\;
\reg_file|ALT_INV_Mux7~7_combout\ <= NOT \reg_file|Mux7~7_combout\;
\reg_file|ALT_INV_registers[15][24]~q\ <= NOT \reg_file|registers[15][24]~q\;
\reg_file|ALT_INV_registers[14][24]~q\ <= NOT \reg_file|registers[14][24]~q\;
\reg_file|ALT_INV_registers[13][24]~q\ <= NOT \reg_file|registers[13][24]~q\;
\reg_file|ALT_INV_registers[12][24]~q\ <= NOT \reg_file|registers[12][24]~q\;
\reg_file|ALT_INV_Mux7~6_combout\ <= NOT \reg_file|Mux7~6_combout\;
\reg_file|ALT_INV_registers[3][24]~q\ <= NOT \reg_file|registers[3][24]~q\;
\reg_file|ALT_INV_registers[2][24]~q\ <= NOT \reg_file|registers[2][24]~q\;
\reg_file|ALT_INV_registers[1][24]~q\ <= NOT \reg_file|registers[1][24]~q\;
\reg_file|ALT_INV_registers[0][24]~q\ <= NOT \reg_file|registers[0][24]~q\;
\reg_file|ALT_INV_Mux7~5_combout\ <= NOT \reg_file|Mux7~5_combout\;
\reg_file|ALT_INV_registers[11][24]~q\ <= NOT \reg_file|registers[11][24]~q\;
\reg_file|ALT_INV_registers[10][24]~q\ <= NOT \reg_file|registers[10][24]~q\;
\reg_file|ALT_INV_registers[9][24]~q\ <= NOT \reg_file|registers[9][24]~q\;
\reg_file|ALT_INV_registers[8][24]~q\ <= NOT \reg_file|registers[8][24]~q\;
\reg_file|ALT_INV_Mux7~4_combout\ <= NOT \reg_file|Mux7~4_combout\;
\reg_file|ALT_INV_Mux7~3_combout\ <= NOT \reg_file|Mux7~3_combout\;
\reg_file|ALT_INV_registers[31][24]~q\ <= NOT \reg_file|registers[31][24]~q\;
\reg_file|ALT_INV_registers[27][24]~q\ <= NOT \reg_file|registers[27][24]~q\;
\reg_file|ALT_INV_registers[23][24]~q\ <= NOT \reg_file|registers[23][24]~q\;
\reg_file|ALT_INV_registers[19][24]~q\ <= NOT \reg_file|registers[19][24]~q\;
\reg_file|ALT_INV_Mux7~2_combout\ <= NOT \reg_file|Mux7~2_combout\;
\reg_file|ALT_INV_registers[30][24]~q\ <= NOT \reg_file|registers[30][24]~q\;
\reg_file|ALT_INV_registers[26][24]~q\ <= NOT \reg_file|registers[26][24]~q\;
\reg_file|ALT_INV_registers[22][24]~q\ <= NOT \reg_file|registers[22][24]~q\;
\reg_file|ALT_INV_registers[18][24]~q\ <= NOT \reg_file|registers[18][24]~q\;
\reg_file|ALT_INV_Mux7~1_combout\ <= NOT \reg_file|Mux7~1_combout\;
\reg_file|ALT_INV_registers[29][24]~q\ <= NOT \reg_file|registers[29][24]~q\;
\reg_file|ALT_INV_registers[25][24]~q\ <= NOT \reg_file|registers[25][24]~q\;
\reg_file|ALT_INV_registers[21][24]~q\ <= NOT \reg_file|registers[21][24]~q\;
\reg_file|ALT_INV_registers[17][24]~q\ <= NOT \reg_file|registers[17][24]~q\;
\reg_file|ALT_INV_Mux7~0_combout\ <= NOT \reg_file|Mux7~0_combout\;
\reg_file|ALT_INV_registers[28][24]~q\ <= NOT \reg_file|registers[28][24]~q\;
\reg_file|ALT_INV_registers[24][24]~q\ <= NOT \reg_file|registers[24][24]~q\;
\reg_file|ALT_INV_registers[20][24]~q\ <= NOT \reg_file|registers[20][24]~q\;
\reg_file|ALT_INV_registers[16][24]~q\ <= NOT \reg_file|registers[16][24]~q\;
\reg_file|ALT_INV_Mux8~9_combout\ <= NOT \reg_file|Mux8~9_combout\;
\reg_file|ALT_INV_Mux8~8_combout\ <= NOT \reg_file|Mux8~8_combout\;
\reg_file|ALT_INV_registers[7][23]~q\ <= NOT \reg_file|registers[7][23]~q\;
\reg_file|ALT_INV_registers[6][23]~q\ <= NOT \reg_file|registers[6][23]~q\;
\reg_file|ALT_INV_registers[5][23]~q\ <= NOT \reg_file|registers[5][23]~q\;
\reg_file|ALT_INV_registers[4][23]~q\ <= NOT \reg_file|registers[4][23]~q\;
\reg_file|ALT_INV_Mux8~7_combout\ <= NOT \reg_file|Mux8~7_combout\;
\reg_file|ALT_INV_registers[15][23]~q\ <= NOT \reg_file|registers[15][23]~q\;
\reg_file|ALT_INV_registers[14][23]~q\ <= NOT \reg_file|registers[14][23]~q\;
\reg_file|ALT_INV_registers[13][23]~q\ <= NOT \reg_file|registers[13][23]~q\;
\reg_file|ALT_INV_registers[12][23]~q\ <= NOT \reg_file|registers[12][23]~q\;
\reg_file|ALT_INV_Mux8~6_combout\ <= NOT \reg_file|Mux8~6_combout\;
\reg_file|ALT_INV_registers[3][23]~q\ <= NOT \reg_file|registers[3][23]~q\;
\reg_file|ALT_INV_registers[2][23]~q\ <= NOT \reg_file|registers[2][23]~q\;
\reg_file|ALT_INV_registers[1][23]~q\ <= NOT \reg_file|registers[1][23]~q\;
\reg_file|ALT_INV_registers[0][23]~q\ <= NOT \reg_file|registers[0][23]~q\;
\reg_file|ALT_INV_Mux8~5_combout\ <= NOT \reg_file|Mux8~5_combout\;
\reg_file|ALT_INV_registers[11][23]~q\ <= NOT \reg_file|registers[11][23]~q\;
\reg_file|ALT_INV_registers[10][23]~q\ <= NOT \reg_file|registers[10][23]~q\;
\reg_file|ALT_INV_registers[9][23]~q\ <= NOT \reg_file|registers[9][23]~q\;
\reg_file|ALT_INV_registers[8][23]~q\ <= NOT \reg_file|registers[8][23]~q\;
\reg_file|ALT_INV_Mux8~4_combout\ <= NOT \reg_file|Mux8~4_combout\;
\reg_file|ALT_INV_Mux8~3_combout\ <= NOT \reg_file|Mux8~3_combout\;
\reg_file|ALT_INV_registers[31][23]~q\ <= NOT \reg_file|registers[31][23]~q\;
\reg_file|ALT_INV_registers[27][23]~q\ <= NOT \reg_file|registers[27][23]~q\;
\reg_file|ALT_INV_registers[23][23]~q\ <= NOT \reg_file|registers[23][23]~q\;
\reg_file|ALT_INV_registers[19][23]~q\ <= NOT \reg_file|registers[19][23]~q\;
\reg_file|ALT_INV_Mux8~2_combout\ <= NOT \reg_file|Mux8~2_combout\;
\reg_file|ALT_INV_registers[30][23]~q\ <= NOT \reg_file|registers[30][23]~q\;
\reg_file|ALT_INV_registers[26][23]~q\ <= NOT \reg_file|registers[26][23]~q\;
\reg_file|ALT_INV_registers[22][23]~q\ <= NOT \reg_file|registers[22][23]~q\;
\reg_file|ALT_INV_registers[18][23]~q\ <= NOT \reg_file|registers[18][23]~q\;
\reg_file|ALT_INV_Mux8~1_combout\ <= NOT \reg_file|Mux8~1_combout\;
\reg_file|ALT_INV_registers[29][23]~q\ <= NOT \reg_file|registers[29][23]~q\;
\reg_file|ALT_INV_registers[25][23]~q\ <= NOT \reg_file|registers[25][23]~q\;
\reg_file|ALT_INV_registers[21][23]~q\ <= NOT \reg_file|registers[21][23]~q\;
\reg_file|ALT_INV_registers[17][23]~q\ <= NOT \reg_file|registers[17][23]~q\;
\reg_file|ALT_INV_Mux8~0_combout\ <= NOT \reg_file|Mux8~0_combout\;
\reg_file|ALT_INV_registers[28][23]~q\ <= NOT \reg_file|registers[28][23]~q\;
\reg_file|ALT_INV_registers[24][23]~q\ <= NOT \reg_file|registers[24][23]~q\;
\reg_file|ALT_INV_registers[20][23]~q\ <= NOT \reg_file|registers[20][23]~q\;
\reg_file|ALT_INV_registers[16][23]~q\ <= NOT \reg_file|registers[16][23]~q\;
\reg_file|ALT_INV_Mux9~10_combout\ <= NOT \reg_file|Mux9~10_combout\;
\reg_file|ALT_INV_Mux9~9_combout\ <= NOT \reg_file|Mux9~9_combout\;
\reg_file|ALT_INV_Mux9~8_combout\ <= NOT \reg_file|Mux9~8_combout\;
\reg_file|ALT_INV_registers[7][22]~q\ <= NOT \reg_file|registers[7][22]~q\;
\reg_file|ALT_INV_registers[6][22]~q\ <= NOT \reg_file|registers[6][22]~q\;
\reg_file|ALT_INV_registers[5][22]~q\ <= NOT \reg_file|registers[5][22]~q\;
\reg_file|ALT_INV_registers[4][22]~q\ <= NOT \reg_file|registers[4][22]~q\;
\reg_file|ALT_INV_Mux9~7_combout\ <= NOT \reg_file|Mux9~7_combout\;
\reg_file|ALT_INV_registers[15][22]~q\ <= NOT \reg_file|registers[15][22]~q\;
\reg_file|ALT_INV_registers[14][22]~q\ <= NOT \reg_file|registers[14][22]~q\;
\reg_file|ALT_INV_registers[13][22]~q\ <= NOT \reg_file|registers[13][22]~q\;
\reg_file|ALT_INV_registers[12][22]~q\ <= NOT \reg_file|registers[12][22]~q\;
\reg_file|ALT_INV_Mux9~6_combout\ <= NOT \reg_file|Mux9~6_combout\;
\reg_file|ALT_INV_registers[3][22]~q\ <= NOT \reg_file|registers[3][22]~q\;
\reg_file|ALT_INV_registers[2][22]~q\ <= NOT \reg_file|registers[2][22]~q\;
\reg_file|ALT_INV_registers[1][22]~q\ <= NOT \reg_file|registers[1][22]~q\;
\reg_file|ALT_INV_registers[0][22]~q\ <= NOT \reg_file|registers[0][22]~q\;
\reg_file|ALT_INV_Mux9~5_combout\ <= NOT \reg_file|Mux9~5_combout\;
\reg_file|ALT_INV_registers[11][22]~q\ <= NOT \reg_file|registers[11][22]~q\;
\reg_file|ALT_INV_registers[10][22]~q\ <= NOT \reg_file|registers[10][22]~q\;
\reg_file|ALT_INV_registers[9][22]~q\ <= NOT \reg_file|registers[9][22]~q\;
\reg_file|ALT_INV_registers[8][22]~q\ <= NOT \reg_file|registers[8][22]~q\;
\reg_file|ALT_INV_Mux9~4_combout\ <= NOT \reg_file|Mux9~4_combout\;
\reg_file|ALT_INV_Mux9~3_combout\ <= NOT \reg_file|Mux9~3_combout\;
\reg_file|ALT_INV_registers[31][22]~q\ <= NOT \reg_file|registers[31][22]~q\;
\reg_file|ALT_INV_registers[27][22]~q\ <= NOT \reg_file|registers[27][22]~q\;
\reg_file|ALT_INV_registers[23][22]~q\ <= NOT \reg_file|registers[23][22]~q\;
\reg_file|ALT_INV_registers[19][22]~q\ <= NOT \reg_file|registers[19][22]~q\;
\reg_file|ALT_INV_Mux9~2_combout\ <= NOT \reg_file|Mux9~2_combout\;
\reg_file|ALT_INV_registers[30][22]~q\ <= NOT \reg_file|registers[30][22]~q\;
\reg_file|ALT_INV_registers[26][22]~q\ <= NOT \reg_file|registers[26][22]~q\;
\reg_file|ALT_INV_registers[22][22]~q\ <= NOT \reg_file|registers[22][22]~q\;
\reg_file|ALT_INV_registers[18][22]~q\ <= NOT \reg_file|registers[18][22]~q\;
\reg_file|ALT_INV_Mux9~1_combout\ <= NOT \reg_file|Mux9~1_combout\;
\reg_file|ALT_INV_registers[29][22]~q\ <= NOT \reg_file|registers[29][22]~q\;
\reg_file|ALT_INV_registers[25][22]~q\ <= NOT \reg_file|registers[25][22]~q\;
\reg_file|ALT_INV_registers[21][22]~q\ <= NOT \reg_file|registers[21][22]~q\;
\reg_file|ALT_INV_registers[17][22]~q\ <= NOT \reg_file|registers[17][22]~q\;
\reg_file|ALT_INV_Mux9~0_combout\ <= NOT \reg_file|Mux9~0_combout\;
\reg_file|ALT_INV_registers[28][22]~q\ <= NOT \reg_file|registers[28][22]~q\;
\reg_file|ALT_INV_registers[24][22]~q\ <= NOT \reg_file|registers[24][22]~q\;
\reg_file|ALT_INV_registers[20][22]~q\ <= NOT \reg_file|registers[20][22]~q\;
\reg_file|ALT_INV_registers[16][22]~q\ <= NOT \reg_file|registers[16][22]~q\;
\reg_file|ALT_INV_Mux10~10_combout\ <= NOT \reg_file|Mux10~10_combout\;
\reg_file|ALT_INV_Mux10~9_combout\ <= NOT \reg_file|Mux10~9_combout\;
\reg_file|ALT_INV_Mux10~8_combout\ <= NOT \reg_file|Mux10~8_combout\;
\reg_file|ALT_INV_registers[7][21]~q\ <= NOT \reg_file|registers[7][21]~q\;
\reg_file|ALT_INV_registers[6][21]~q\ <= NOT \reg_file|registers[6][21]~q\;
\reg_file|ALT_INV_registers[5][21]~q\ <= NOT \reg_file|registers[5][21]~q\;
\reg_file|ALT_INV_registers[4][21]~q\ <= NOT \reg_file|registers[4][21]~q\;
\reg_file|ALT_INV_Mux10~7_combout\ <= NOT \reg_file|Mux10~7_combout\;
\reg_file|ALT_INV_registers[15][21]~q\ <= NOT \reg_file|registers[15][21]~q\;
\reg_file|ALT_INV_registers[14][21]~q\ <= NOT \reg_file|registers[14][21]~q\;
\reg_file|ALT_INV_registers[13][21]~q\ <= NOT \reg_file|registers[13][21]~q\;
\reg_file|ALT_INV_registers[12][21]~q\ <= NOT \reg_file|registers[12][21]~q\;
\reg_file|ALT_INV_Mux10~6_combout\ <= NOT \reg_file|Mux10~6_combout\;
\reg_file|ALT_INV_registers[3][21]~q\ <= NOT \reg_file|registers[3][21]~q\;
\reg_file|ALT_INV_registers[2][21]~q\ <= NOT \reg_file|registers[2][21]~q\;
\reg_file|ALT_INV_registers[1][21]~q\ <= NOT \reg_file|registers[1][21]~q\;
\reg_file|ALT_INV_registers[0][21]~q\ <= NOT \reg_file|registers[0][21]~q\;
\reg_file|ALT_INV_Mux10~5_combout\ <= NOT \reg_file|Mux10~5_combout\;
\reg_file|ALT_INV_registers[11][21]~q\ <= NOT \reg_file|registers[11][21]~q\;
\reg_file|ALT_INV_registers[10][21]~q\ <= NOT \reg_file|registers[10][21]~q\;
\reg_file|ALT_INV_registers[9][21]~q\ <= NOT \reg_file|registers[9][21]~q\;
\reg_file|ALT_INV_registers[8][21]~q\ <= NOT \reg_file|registers[8][21]~q\;
\reg_file|ALT_INV_Mux10~4_combout\ <= NOT \reg_file|Mux10~4_combout\;
\reg_file|ALT_INV_Mux10~3_combout\ <= NOT \reg_file|Mux10~3_combout\;
\reg_file|ALT_INV_registers[31][21]~q\ <= NOT \reg_file|registers[31][21]~q\;
\reg_file|ALT_INV_registers[27][21]~q\ <= NOT \reg_file|registers[27][21]~q\;
\reg_file|ALT_INV_registers[23][21]~q\ <= NOT \reg_file|registers[23][21]~q\;
\reg_file|ALT_INV_registers[19][21]~q\ <= NOT \reg_file|registers[19][21]~q\;
\reg_file|ALT_INV_Mux10~2_combout\ <= NOT \reg_file|Mux10~2_combout\;
\reg_file|ALT_INV_registers[30][21]~q\ <= NOT \reg_file|registers[30][21]~q\;
\reg_file|ALT_INV_registers[26][21]~q\ <= NOT \reg_file|registers[26][21]~q\;
\reg_file|ALT_INV_registers[22][21]~q\ <= NOT \reg_file|registers[22][21]~q\;
\reg_file|ALT_INV_registers[18][21]~q\ <= NOT \reg_file|registers[18][21]~q\;
\reg_file|ALT_INV_Mux10~1_combout\ <= NOT \reg_file|Mux10~1_combout\;
\reg_file|ALT_INV_registers[29][21]~q\ <= NOT \reg_file|registers[29][21]~q\;
\reg_file|ALT_INV_registers[25][21]~q\ <= NOT \reg_file|registers[25][21]~q\;
\reg_file|ALT_INV_registers[21][21]~q\ <= NOT \reg_file|registers[21][21]~q\;
\reg_file|ALT_INV_registers[17][21]~q\ <= NOT \reg_file|registers[17][21]~q\;
\reg_file|ALT_INV_Mux10~0_combout\ <= NOT \reg_file|Mux10~0_combout\;
\reg_file|ALT_INV_registers[28][21]~q\ <= NOT \reg_file|registers[28][21]~q\;
\reg_file|ALT_INV_registers[24][21]~q\ <= NOT \reg_file|registers[24][21]~q\;
\reg_file|ALT_INV_registers[20][21]~q\ <= NOT \reg_file|registers[20][21]~q\;
\reg_file|ALT_INV_registers[16][21]~q\ <= NOT \reg_file|registers[16][21]~q\;
\reg_file|ALT_INV_Mux11~9_combout\ <= NOT \reg_file|Mux11~9_combout\;
\reg_file|ALT_INV_Mux11~8_combout\ <= NOT \reg_file|Mux11~8_combout\;
\reg_file|ALT_INV_registers[7][20]~q\ <= NOT \reg_file|registers[7][20]~q\;
\reg_file|ALT_INV_registers[6][20]~q\ <= NOT \reg_file|registers[6][20]~q\;
\reg_file|ALT_INV_registers[5][20]~q\ <= NOT \reg_file|registers[5][20]~q\;
\reg_file|ALT_INV_registers[4][20]~q\ <= NOT \reg_file|registers[4][20]~q\;
\reg_file|ALT_INV_Mux11~7_combout\ <= NOT \reg_file|Mux11~7_combout\;
\reg_file|ALT_INV_registers[15][20]~q\ <= NOT \reg_file|registers[15][20]~q\;
\reg_file|ALT_INV_registers[14][20]~q\ <= NOT \reg_file|registers[14][20]~q\;
\reg_file|ALT_INV_registers[13][20]~q\ <= NOT \reg_file|registers[13][20]~q\;
\reg_file|ALT_INV_registers[12][20]~q\ <= NOT \reg_file|registers[12][20]~q\;
\reg_file|ALT_INV_Mux11~6_combout\ <= NOT \reg_file|Mux11~6_combout\;
\reg_file|ALT_INV_registers[3][20]~q\ <= NOT \reg_file|registers[3][20]~q\;
\reg_file|ALT_INV_registers[2][20]~q\ <= NOT \reg_file|registers[2][20]~q\;
\reg_file|ALT_INV_registers[1][20]~q\ <= NOT \reg_file|registers[1][20]~q\;
\reg_file|ALT_INV_registers[0][20]~q\ <= NOT \reg_file|registers[0][20]~q\;
\reg_file|ALT_INV_Mux11~5_combout\ <= NOT \reg_file|Mux11~5_combout\;
\reg_file|ALT_INV_registers[11][20]~q\ <= NOT \reg_file|registers[11][20]~q\;
\reg_file|ALT_INV_registers[10][20]~q\ <= NOT \reg_file|registers[10][20]~q\;
\reg_file|ALT_INV_registers[9][20]~q\ <= NOT \reg_file|registers[9][20]~q\;
\reg_file|ALT_INV_registers[8][20]~q\ <= NOT \reg_file|registers[8][20]~q\;
\reg_file|ALT_INV_Mux11~4_combout\ <= NOT \reg_file|Mux11~4_combout\;
\reg_file|ALT_INV_Mux11~3_combout\ <= NOT \reg_file|Mux11~3_combout\;
\reg_file|ALT_INV_registers[31][20]~q\ <= NOT \reg_file|registers[31][20]~q\;
\reg_file|ALT_INV_registers[27][20]~q\ <= NOT \reg_file|registers[27][20]~q\;
\reg_file|ALT_INV_registers[23][20]~q\ <= NOT \reg_file|registers[23][20]~q\;
\reg_file|ALT_INV_registers[19][20]~q\ <= NOT \reg_file|registers[19][20]~q\;
\reg_file|ALT_INV_Mux11~2_combout\ <= NOT \reg_file|Mux11~2_combout\;
\reg_file|ALT_INV_registers[30][20]~q\ <= NOT \reg_file|registers[30][20]~q\;
\reg_file|ALT_INV_registers[26][20]~q\ <= NOT \reg_file|registers[26][20]~q\;
\reg_file|ALT_INV_registers[22][20]~q\ <= NOT \reg_file|registers[22][20]~q\;
\reg_file|ALT_INV_registers[18][20]~q\ <= NOT \reg_file|registers[18][20]~q\;
\reg_file|ALT_INV_Mux11~1_combout\ <= NOT \reg_file|Mux11~1_combout\;
\reg_file|ALT_INV_registers[29][20]~q\ <= NOT \reg_file|registers[29][20]~q\;
\reg_file|ALT_INV_registers[25][20]~q\ <= NOT \reg_file|registers[25][20]~q\;
\reg_file|ALT_INV_registers[21][20]~q\ <= NOT \reg_file|registers[21][20]~q\;
\reg_file|ALT_INV_registers[17][20]~q\ <= NOT \reg_file|registers[17][20]~q\;
\reg_file|ALT_INV_Mux11~0_combout\ <= NOT \reg_file|Mux11~0_combout\;
\reg_file|ALT_INV_registers[28][20]~q\ <= NOT \reg_file|registers[28][20]~q\;
\reg_file|ALT_INV_registers[24][20]~q\ <= NOT \reg_file|registers[24][20]~q\;
\reg_file|ALT_INV_registers[20][20]~q\ <= NOT \reg_file|registers[20][20]~q\;
\reg_file|ALT_INV_registers[16][20]~q\ <= NOT \reg_file|registers[16][20]~q\;
\reg_file|ALT_INV_Mux12~9_combout\ <= NOT \reg_file|Mux12~9_combout\;
\reg_file|ALT_INV_Mux12~8_combout\ <= NOT \reg_file|Mux12~8_combout\;
\reg_file|ALT_INV_registers[7][19]~q\ <= NOT \reg_file|registers[7][19]~q\;
\reg_file|ALT_INV_registers[6][19]~q\ <= NOT \reg_file|registers[6][19]~q\;
\reg_file|ALT_INV_registers[5][19]~q\ <= NOT \reg_file|registers[5][19]~q\;
\reg_file|ALT_INV_registers[4][19]~q\ <= NOT \reg_file|registers[4][19]~q\;
\reg_file|ALT_INV_Mux12~7_combout\ <= NOT \reg_file|Mux12~7_combout\;
\reg_file|ALT_INV_registers[15][19]~q\ <= NOT \reg_file|registers[15][19]~q\;
\reg_file|ALT_INV_registers[14][19]~q\ <= NOT \reg_file|registers[14][19]~q\;
\reg_file|ALT_INV_registers[13][19]~q\ <= NOT \reg_file|registers[13][19]~q\;
\reg_file|ALT_INV_registers[12][19]~q\ <= NOT \reg_file|registers[12][19]~q\;
\reg_file|ALT_INV_Mux12~6_combout\ <= NOT \reg_file|Mux12~6_combout\;
\reg_file|ALT_INV_registers[3][19]~q\ <= NOT \reg_file|registers[3][19]~q\;
\reg_file|ALT_INV_registers[2][19]~q\ <= NOT \reg_file|registers[2][19]~q\;
\reg_file|ALT_INV_registers[1][19]~q\ <= NOT \reg_file|registers[1][19]~q\;
\reg_file|ALT_INV_registers[0][19]~q\ <= NOT \reg_file|registers[0][19]~q\;
\reg_file|ALT_INV_Mux12~5_combout\ <= NOT \reg_file|Mux12~5_combout\;
\reg_file|ALT_INV_registers[11][19]~q\ <= NOT \reg_file|registers[11][19]~q\;
\reg_file|ALT_INV_registers[10][19]~q\ <= NOT \reg_file|registers[10][19]~q\;
\reg_file|ALT_INV_registers[9][19]~q\ <= NOT \reg_file|registers[9][19]~q\;
\reg_file|ALT_INV_registers[8][19]~q\ <= NOT \reg_file|registers[8][19]~q\;
\reg_file|ALT_INV_Mux12~4_combout\ <= NOT \reg_file|Mux12~4_combout\;
\reg_file|ALT_INV_Mux12~3_combout\ <= NOT \reg_file|Mux12~3_combout\;
\reg_file|ALT_INV_registers[31][19]~q\ <= NOT \reg_file|registers[31][19]~q\;
\reg_file|ALT_INV_registers[27][19]~q\ <= NOT \reg_file|registers[27][19]~q\;
\reg_file|ALT_INV_registers[23][19]~q\ <= NOT \reg_file|registers[23][19]~q\;
\reg_file|ALT_INV_registers[19][19]~q\ <= NOT \reg_file|registers[19][19]~q\;
\reg_file|ALT_INV_Mux12~2_combout\ <= NOT \reg_file|Mux12~2_combout\;
\reg_file|ALT_INV_registers[30][19]~q\ <= NOT \reg_file|registers[30][19]~q\;
\reg_file|ALT_INV_registers[26][19]~q\ <= NOT \reg_file|registers[26][19]~q\;
\reg_file|ALT_INV_registers[22][19]~q\ <= NOT \reg_file|registers[22][19]~q\;
\reg_file|ALT_INV_registers[18][19]~q\ <= NOT \reg_file|registers[18][19]~q\;
\reg_file|ALT_INV_Mux12~1_combout\ <= NOT \reg_file|Mux12~1_combout\;
\reg_file|ALT_INV_registers[29][19]~q\ <= NOT \reg_file|registers[29][19]~q\;
\reg_file|ALT_INV_registers[25][19]~q\ <= NOT \reg_file|registers[25][19]~q\;
\reg_file|ALT_INV_registers[21][19]~q\ <= NOT \reg_file|registers[21][19]~q\;
\reg_file|ALT_INV_registers[17][19]~q\ <= NOT \reg_file|registers[17][19]~q\;
\reg_file|ALT_INV_Mux12~0_combout\ <= NOT \reg_file|Mux12~0_combout\;
\reg_file|ALT_INV_registers[28][19]~q\ <= NOT \reg_file|registers[28][19]~q\;
\reg_file|ALT_INV_registers[24][19]~q\ <= NOT \reg_file|registers[24][19]~q\;
\reg_file|ALT_INV_registers[20][19]~q\ <= NOT \reg_file|registers[20][19]~q\;
\reg_file|ALT_INV_registers[16][19]~q\ <= NOT \reg_file|registers[16][19]~q\;
\reg_file|ALT_INV_Mux13~9_combout\ <= NOT \reg_file|Mux13~9_combout\;
\reg_file|ALT_INV_Mux13~8_combout\ <= NOT \reg_file|Mux13~8_combout\;
\reg_file|ALT_INV_registers[7][18]~q\ <= NOT \reg_file|registers[7][18]~q\;
\reg_file|ALT_INV_registers[6][18]~q\ <= NOT \reg_file|registers[6][18]~q\;
\reg_file|ALT_INV_registers[5][18]~q\ <= NOT \reg_file|registers[5][18]~q\;
\reg_file|ALT_INV_registers[4][18]~q\ <= NOT \reg_file|registers[4][18]~q\;
\reg_file|ALT_INV_Mux13~7_combout\ <= NOT \reg_file|Mux13~7_combout\;
\reg_file|ALT_INV_registers[15][18]~q\ <= NOT \reg_file|registers[15][18]~q\;
\reg_file|ALT_INV_registers[14][18]~q\ <= NOT \reg_file|registers[14][18]~q\;
\reg_file|ALT_INV_registers[13][18]~q\ <= NOT \reg_file|registers[13][18]~q\;
\reg_file|ALT_INV_registers[12][18]~q\ <= NOT \reg_file|registers[12][18]~q\;
\reg_file|ALT_INV_Mux13~6_combout\ <= NOT \reg_file|Mux13~6_combout\;
\reg_file|ALT_INV_registers[3][18]~q\ <= NOT \reg_file|registers[3][18]~q\;
\reg_file|ALT_INV_registers[2][18]~q\ <= NOT \reg_file|registers[2][18]~q\;
\reg_file|ALT_INV_registers[1][18]~q\ <= NOT \reg_file|registers[1][18]~q\;
\reg_file|ALT_INV_registers[0][18]~q\ <= NOT \reg_file|registers[0][18]~q\;
\reg_file|ALT_INV_Mux13~5_combout\ <= NOT \reg_file|Mux13~5_combout\;
\reg_file|ALT_INV_registers[11][18]~q\ <= NOT \reg_file|registers[11][18]~q\;
\reg_file|ALT_INV_registers[10][18]~q\ <= NOT \reg_file|registers[10][18]~q\;
\reg_file|ALT_INV_registers[9][18]~q\ <= NOT \reg_file|registers[9][18]~q\;
\reg_file|ALT_INV_registers[8][18]~q\ <= NOT \reg_file|registers[8][18]~q\;
\reg_file|ALT_INV_Mux13~4_combout\ <= NOT \reg_file|Mux13~4_combout\;
\reg_file|ALT_INV_Mux13~3_combout\ <= NOT \reg_file|Mux13~3_combout\;
\reg_file|ALT_INV_registers[31][18]~q\ <= NOT \reg_file|registers[31][18]~q\;
\reg_file|ALT_INV_registers[27][18]~q\ <= NOT \reg_file|registers[27][18]~q\;
\reg_file|ALT_INV_registers[23][18]~q\ <= NOT \reg_file|registers[23][18]~q\;
\reg_file|ALT_INV_registers[19][18]~q\ <= NOT \reg_file|registers[19][18]~q\;
\reg_file|ALT_INV_Mux13~2_combout\ <= NOT \reg_file|Mux13~2_combout\;
\reg_file|ALT_INV_registers[30][18]~q\ <= NOT \reg_file|registers[30][18]~q\;
\reg_file|ALT_INV_registers[26][18]~q\ <= NOT \reg_file|registers[26][18]~q\;
\reg_file|ALT_INV_registers[22][18]~q\ <= NOT \reg_file|registers[22][18]~q\;
\reg_file|ALT_INV_registers[18][18]~q\ <= NOT \reg_file|registers[18][18]~q\;
\reg_file|ALT_INV_Mux13~1_combout\ <= NOT \reg_file|Mux13~1_combout\;
\reg_file|ALT_INV_registers[29][18]~q\ <= NOT \reg_file|registers[29][18]~q\;
\reg_file|ALT_INV_registers[25][18]~q\ <= NOT \reg_file|registers[25][18]~q\;
\reg_file|ALT_INV_registers[21][18]~q\ <= NOT \reg_file|registers[21][18]~q\;
\reg_file|ALT_INV_registers[17][18]~q\ <= NOT \reg_file|registers[17][18]~q\;
\reg_file|ALT_INV_Mux13~0_combout\ <= NOT \reg_file|Mux13~0_combout\;
\reg_file|ALT_INV_registers[28][18]~q\ <= NOT \reg_file|registers[28][18]~q\;
\reg_file|ALT_INV_registers[24][18]~q\ <= NOT \reg_file|registers[24][18]~q\;
\reg_file|ALT_INV_registers[20][18]~q\ <= NOT \reg_file|registers[20][18]~q\;
\reg_file|ALT_INV_registers[16][18]~q\ <= NOT \reg_file|registers[16][18]~q\;
\reg_file|ALT_INV_Mux14~9_combout\ <= NOT \reg_file|Mux14~9_combout\;
\reg_file|ALT_INV_Mux14~8_combout\ <= NOT \reg_file|Mux14~8_combout\;
\reg_file|ALT_INV_registers[7][17]~q\ <= NOT \reg_file|registers[7][17]~q\;
\reg_file|ALT_INV_registers[6][17]~q\ <= NOT \reg_file|registers[6][17]~q\;
\reg_file|ALT_INV_registers[5][17]~q\ <= NOT \reg_file|registers[5][17]~q\;
\reg_file|ALT_INV_registers[4][17]~q\ <= NOT \reg_file|registers[4][17]~q\;
\reg_file|ALT_INV_Mux14~7_combout\ <= NOT \reg_file|Mux14~7_combout\;
\reg_file|ALT_INV_registers[15][17]~q\ <= NOT \reg_file|registers[15][17]~q\;
\reg_file|ALT_INV_registers[14][17]~q\ <= NOT \reg_file|registers[14][17]~q\;
\reg_file|ALT_INV_registers[13][17]~q\ <= NOT \reg_file|registers[13][17]~q\;
\reg_file|ALT_INV_registers[12][17]~q\ <= NOT \reg_file|registers[12][17]~q\;

-- Location: IOOBUF_X60_Y81_N53
\PC_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pc_mips|pc_output\(0),
	devoe => ww_devoe,
	o => ww_PC_out(0));

-- Location: IOOBUF_X32_Y81_N2
\PC_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \pc_mips|pc_output\(1),
	devoe => ww_devoe,
	o => ww_PC_out(1));

-- Location: IOOBUF_X70_Y0_N2
\PC_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~1_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(2));

-- Location: IOOBUF_X66_Y0_N59
\PC_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~5_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(3));

-- Location: IOOBUF_X64_Y0_N53
\PC_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~9_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(4));

-- Location: IOOBUF_X68_Y81_N53
\PC_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~13_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(5));

-- Location: IOOBUF_X89_Y37_N56
\PC_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~17_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(6));

-- Location: IOOBUF_X56_Y0_N19
\PC_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~21_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(7));

-- Location: IOOBUF_X84_Y81_N53
\PC_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~25_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(8));

-- Location: IOOBUF_X64_Y0_N19
\PC_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~29_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(9));

-- Location: IOOBUF_X30_Y81_N19
\PC_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~33_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(10));

-- Location: IOOBUF_X60_Y0_N36
\PC_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~37_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(11));

-- Location: IOOBUF_X89_Y8_N39
\PC_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~41_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(12));

-- Location: IOOBUF_X68_Y0_N36
\PC_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~45_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(13));

-- Location: IOOBUF_X64_Y0_N2
\PC_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~49_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(14));

-- Location: IOOBUF_X78_Y81_N53
\PC_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~53_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(15));

-- Location: IOOBUF_X78_Y81_N2
\PC_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~57_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(16));

-- Location: IOOBUF_X64_Y0_N36
\PC_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~61_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(17));

-- Location: IOOBUF_X28_Y0_N19
\PC_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~65_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(18));

-- Location: IOOBUF_X70_Y0_N19
\PC_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~69_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(19));

-- Location: IOOBUF_X30_Y0_N53
\PC_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~73_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(20));

-- Location: IOOBUF_X68_Y81_N19
\PC_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~77_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(21));

-- Location: IOOBUF_X58_Y0_N59
\PC_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~81_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(22));

-- Location: IOOBUF_X66_Y0_N42
\PC_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~85_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(23));

-- Location: IOOBUF_X62_Y0_N2
\PC_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~89_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(24));

-- Location: IOOBUF_X62_Y81_N19
\PC_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~93_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(25));

-- Location: IOOBUF_X78_Y81_N36
\PC_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~97_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(26));

-- Location: IOOBUF_X89_Y6_N39
\PC_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~101_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(27));

-- Location: IOOBUF_X89_Y36_N56
\PC_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~105_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(28));

-- Location: IOOBUF_X82_Y81_N93
\PC_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~109_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(29));

-- Location: IOOBUF_X62_Y81_N2
\PC_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~113_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(30));

-- Location: IOOBUF_X62_Y0_N53
\PC_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Add0~117_sumout\,
	devoe => ww_devoe,
	o => ww_PC_out(31));

-- Location: IOOBUF_X82_Y81_N42
\Instruction_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(0),
	devoe => ww_devoe,
	o => ww_Instruction_out(0));

-- Location: IOOBUF_X88_Y81_N20
\Instruction_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(1),
	devoe => ww_devoe,
	o => ww_Instruction_out(1));

-- Location: IOOBUF_X60_Y0_N53
\Instruction_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(2),
	devoe => ww_devoe,
	o => ww_Instruction_out(2));

-- Location: IOOBUF_X60_Y0_N19
\Instruction_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(3),
	devoe => ww_devoe,
	o => ww_Instruction_out(3));

-- Location: IOOBUF_X36_Y81_N2
\Instruction_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(4),
	devoe => ww_devoe,
	o => ww_Instruction_out(4));

-- Location: IOOBUF_X72_Y0_N19
\Instruction_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(5),
	devoe => ww_devoe,
	o => ww_Instruction_out(5));

-- Location: IOOBUF_X89_Y35_N96
\Instruction_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(6),
	devoe => ww_devoe,
	o => ww_Instruction_out(6));

-- Location: IOOBUF_X89_Y9_N22
\Instruction_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(7),
	devoe => ww_devoe,
	o => ww_Instruction_out(7));

-- Location: IOOBUF_X72_Y0_N2
\Instruction_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(8),
	devoe => ww_devoe,
	o => ww_Instruction_out(8));

-- Location: IOOBUF_X84_Y81_N36
\Instruction_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(9),
	devoe => ww_devoe,
	o => ww_Instruction_out(9));

-- Location: IOOBUF_X78_Y81_N19
\Instruction_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(10),
	devoe => ww_devoe,
	o => ww_Instruction_out(10));

-- Location: IOOBUF_X89_Y4_N79
\Instruction_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(11),
	devoe => ww_devoe,
	o => ww_Instruction_out(11));

-- Location: IOOBUF_X89_Y6_N5
\Instruction_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(12),
	devoe => ww_devoe,
	o => ww_Instruction_out(12));

-- Location: IOOBUF_X30_Y0_N36
\Instruction_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(13),
	devoe => ww_devoe,
	o => ww_Instruction_out(13));

-- Location: IOOBUF_X89_Y36_N22
\Instruction_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(14),
	devoe => ww_devoe,
	o => ww_Instruction_out(14));

-- Location: IOOBUF_X28_Y0_N36
\Instruction_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(15),
	devoe => ww_devoe,
	o => ww_Instruction_out(15));

-- Location: IOOBUF_X40_Y0_N36
\Instruction_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(16),
	devoe => ww_devoe,
	o => ww_Instruction_out(16));

-- Location: IOOBUF_X40_Y0_N53
\Instruction_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(17),
	devoe => ww_devoe,
	o => ww_Instruction_out(17));

-- Location: IOOBUF_X68_Y81_N2
\Instruction_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(18),
	devoe => ww_devoe,
	o => ww_Instruction_out(18));

-- Location: IOOBUF_X36_Y0_N36
\Instruction_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(19),
	devoe => ww_devoe,
	o => ww_Instruction_out(19));

-- Location: IOOBUF_X40_Y0_N2
\Instruction_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(20),
	devoe => ww_devoe,
	o => ww_Instruction_out(20));

-- Location: IOOBUF_X56_Y81_N19
\Instruction_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(21),
	devoe => ww_devoe,
	o => ww_Instruction_out(21));

-- Location: IOOBUF_X40_Y81_N53
\Instruction_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(22),
	devoe => ww_devoe,
	o => ww_Instruction_out(22));

-- Location: IOOBUF_X52_Y0_N53
\Instruction_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(23),
	devoe => ww_devoe,
	o => ww_Instruction_out(23));

-- Location: IOOBUF_X68_Y0_N19
\Instruction_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(24),
	devoe => ww_devoe,
	o => ww_Instruction_out(24));

-- Location: IOOBUF_X64_Y81_N53
\Instruction_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(25),
	devoe => ww_devoe,
	o => ww_Instruction_out(25));

-- Location: IOOBUF_X4_Y0_N2
\Instruction_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(26),
	devoe => ww_devoe,
	o => ww_Instruction_out(26));

-- Location: IOOBUF_X32_Y81_N53
\Instruction_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(27),
	devoe => ww_devoe,
	o => ww_Instruction_out(27));

-- Location: IOOBUF_X26_Y0_N42
\Instruction_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(28),
	devoe => ww_devoe,
	o => ww_Instruction_out(28));

-- Location: IOOBUF_X58_Y81_N76
\Instruction_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(29),
	devoe => ww_devoe,
	o => ww_Instruction_out(29));

-- Location: IOOBUF_X54_Y81_N53
\Instruction_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(30),
	devoe => ww_devoe,
	o => ww_Instruction_out(30));

-- Location: IOOBUF_X58_Y81_N93
\Instruction_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(31),
	devoe => ww_devoe,
	o => ww_Instruction_out(31));

-- Location: IOOBUF_X38_Y81_N2
\Read_reg1_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(21),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(0));

-- Location: IOOBUF_X40_Y81_N36
\Read_reg1_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(22),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(1));

-- Location: IOOBUF_X50_Y0_N76
\Read_reg1_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(23),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(2));

-- Location: IOOBUF_X62_Y0_N36
\Read_reg1_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(24),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(3));

-- Location: IOOBUF_X80_Y81_N36
\Read_reg1_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(25),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(4));

-- Location: IOOBUF_X54_Y0_N19
\Read_reg2_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(16),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(0));

-- Location: IOOBUF_X56_Y0_N2
\Read_reg2_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(17),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(1));

-- Location: IOOBUF_X56_Y81_N53
\Read_reg2_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(18),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(2));

-- Location: IOOBUF_X38_Y0_N2
\Read_reg2_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(19),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(3));

-- Location: IOOBUF_X52_Y0_N2
\Read_reg2_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => sinstruction_IFID(20),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(4));

-- Location: IOOBUF_X50_Y81_N42
\Write_reg_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_writeregister|output[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(0));

-- Location: IOOBUF_X32_Y0_N2
\Write_reg_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_writeregister|output[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(1));

-- Location: IOOBUF_X32_Y0_N36
\Write_reg_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_writeregister|output[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(2));

-- Location: IOOBUF_X26_Y0_N59
\Write_reg_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_writeregister|output[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(3));

-- Location: IOOBUF_X70_Y0_N53
\Write_reg_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_writeregister|output[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(4));

-- Location: IOOBUF_X74_Y81_N42
\Read_data1_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux31~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(0));

-- Location: IOOBUF_X60_Y0_N2
\Read_data1_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux30~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(1));

-- Location: IOOBUF_X82_Y81_N59
\Read_data1_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux29~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(2));

-- Location: IOOBUF_X38_Y81_N36
\Read_data1_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux28~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(3));

-- Location: IOOBUF_X68_Y0_N53
\Read_data1_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux27~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(4));

-- Location: IOOBUF_X74_Y81_N93
\Read_data1_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux26~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(5));

-- Location: IOOBUF_X56_Y81_N36
\Read_data1_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux25~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(6));

-- Location: IOOBUF_X58_Y81_N42
\Read_data1_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux24~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(7));

-- Location: IOOBUF_X4_Y0_N19
\Read_data1_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux23~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(8));

-- Location: IOOBUF_X54_Y81_N2
\Read_data1_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux22~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(9));

-- Location: IOOBUF_X54_Y81_N19
\Read_data1_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux21~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(10));

-- Location: IOOBUF_X56_Y0_N53
\Read_data1_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux20~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(11));

-- Location: IOOBUF_X88_Y81_N37
\Read_data1_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux19~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(12));

-- Location: IOOBUF_X64_Y81_N36
\Read_data1_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux18~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(13));

-- Location: IOOBUF_X52_Y81_N36
\Read_data1_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux17~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(14));

-- Location: IOOBUF_X8_Y0_N19
\Read_data1_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux16~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(15));

-- Location: IOOBUF_X60_Y81_N36
\Read_data1_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux15~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(16));

-- Location: IOOBUF_X66_Y0_N76
\Read_data1_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux14~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(17));

-- Location: IOOBUF_X62_Y0_N19
\Read_data1_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux13~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(18));

-- Location: IOOBUF_X89_Y8_N5
\Read_data1_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux12~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(19));

-- Location: IOOBUF_X6_Y0_N36
\Read_data1_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux11~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(20));

-- Location: IOOBUF_X6_Y0_N19
\Read_data1_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux10~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(21));

-- Location: IOOBUF_X89_Y9_N39
\Read_data1_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux9~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(22));

-- Location: IOOBUF_X66_Y81_N93
\Read_data1_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux8~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(23));

-- Location: IOOBUF_X40_Y81_N2
\Read_data1_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux7~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(24));

-- Location: IOOBUF_X89_Y6_N56
\Read_data1_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux6~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(25));

-- Location: IOOBUF_X80_Y81_N19
\Read_data1_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux5~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(26));

-- Location: IOOBUF_X8_Y0_N36
\Read_data1_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux4~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(27));

-- Location: IOOBUF_X52_Y81_N19
\Read_data1_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux3~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(28));

-- Location: IOOBUF_X89_Y37_N22
\Read_data1_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux2~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(29));

-- Location: IOOBUF_X86_Y81_N2
\Read_data1_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux1~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(30));

-- Location: IOOBUF_X58_Y0_N93
\Read_data1_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux0~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(31));

-- Location: IOOBUF_X88_Y81_N54
\Read_data2_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux63~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(0));

-- Location: IOOBUF_X54_Y81_N36
\Read_data2_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux62~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(1));

-- Location: IOOBUF_X40_Y81_N19
\Read_data2_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux61~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(2));

-- Location: IOOBUF_X38_Y81_N19
\Read_data2_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux60~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(3));

-- Location: IOOBUF_X72_Y81_N2
\Read_data2_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux59~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(4));

-- Location: IOOBUF_X64_Y81_N19
\Read_data2_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux58~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(5));

-- Location: IOOBUF_X36_Y81_N19
\Read_data2_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux57~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(6));

-- Location: IOOBUF_X8_Y0_N2
\Read_data2_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux56~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(7));

-- Location: IOOBUF_X89_Y8_N22
\Read_data2_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux55~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(8));

-- Location: IOOBUF_X66_Y81_N42
\Read_data2_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux54~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(9));

-- Location: IOOBUF_X84_Y81_N2
\Read_data2_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux53~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(10));

-- Location: IOOBUF_X28_Y0_N53
\Read_data2_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux52~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(11));

-- Location: IOOBUF_X54_Y0_N53
\Read_data2_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux51~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(12));

-- Location: IOOBUF_X86_Y81_N36
\Read_data2_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux50~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(13));

-- Location: IOOBUF_X66_Y81_N59
\Read_data2_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux49~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(14));

-- Location: IOOBUF_X82_Y81_N76
\Read_data2_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux48~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(15));

-- Location: IOOBUF_X89_Y8_N56
\Read_data2_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux47~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(16));

-- Location: IOOBUF_X30_Y0_N2
\Read_data2_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux46~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(17));

-- Location: IOOBUF_X58_Y0_N42
\Read_data2_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux45~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(18));

-- Location: IOOBUF_X50_Y81_N93
\Read_data2_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux44~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(19));

-- Location: IOOBUF_X84_Y81_N19
\Read_data2_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux43~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(20));

-- Location: IOOBUF_X52_Y81_N2
\Read_data2_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux42~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(21));

-- Location: IOOBUF_X28_Y81_N2
\Read_data2_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux41~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(22));

-- Location: IOOBUF_X34_Y0_N59
\Read_data2_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux40~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(23));

-- Location: IOOBUF_X80_Y81_N2
\Read_data2_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux39~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(24));

-- Location: IOOBUF_X56_Y81_N2
\Read_data2_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux38~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(25));

-- Location: IOOBUF_X72_Y81_N19
\Read_data2_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux37~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(26));

-- Location: IOOBUF_X38_Y81_N53
\Read_data2_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux36~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(27));

-- Location: IOOBUF_X38_Y0_N53
\Read_data2_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux35~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(28));

-- Location: IOOBUF_X70_Y81_N19
\Read_data2_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux34~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(29));

-- Location: IOOBUF_X80_Y81_N53
\Read_data2_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux33~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(30));

-- Location: IOOBUF_X54_Y0_N36
\Read_data2_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|Mux32~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(31));

-- Location: IOOBUF_X26_Y0_N93
\Write_data_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(0));

-- Location: IOOBUF_X34_Y81_N93
\Write_data_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(1));

-- Location: IOOBUF_X36_Y0_N19
\Write_data_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(2));

-- Location: IOOBUF_X52_Y0_N19
\Write_data_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(3));

-- Location: IOOBUF_X76_Y81_N2
\Write_data_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(4));

-- Location: IOOBUF_X89_Y35_N79
\Write_data_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(5));

-- Location: IOOBUF_X30_Y0_N19
\Write_data_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(6));

-- Location: IOOBUF_X40_Y0_N19
\Write_data_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(7));

-- Location: IOOBUF_X56_Y0_N36
\Write_data_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[8]~8_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(8));

-- Location: IOOBUF_X50_Y0_N59
\Write_data_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[9]~9_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(9));

-- Location: IOOBUF_X26_Y0_N76
\Write_data_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[10]~10_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(10));

-- Location: IOOBUF_X38_Y0_N19
\Write_data_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[11]~11_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(11));

-- Location: IOOBUF_X52_Y0_N36
\Write_data_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[12]~12_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(12));

-- Location: IOOBUF_X32_Y0_N53
\Write_data_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[13]~13_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(13));

-- Location: IOOBUF_X62_Y81_N53
\Write_data_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[14]~14_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(14));

-- Location: IOOBUF_X6_Y0_N53
\Write_data_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[15]~15_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(15));

-- Location: IOOBUF_X89_Y38_N56
\Write_data_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[16]~16_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(16));

-- Location: IOOBUF_X89_Y36_N5
\Write_data_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[17]~17_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(17));

-- Location: IOOBUF_X50_Y0_N93
\Write_data_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[18]~18_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(18));

-- Location: IOOBUF_X34_Y81_N59
\Write_data_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[19]~19_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(19));

-- Location: IOOBUF_X54_Y0_N2
\Write_data_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[20]~20_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(20));

-- Location: IOOBUF_X58_Y0_N76
\Write_data_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[21]~21_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(21));

-- Location: IOOBUF_X34_Y0_N76
\Write_data_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[22]~22_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(22));

-- Location: IOOBUF_X89_Y9_N56
\Write_data_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[23]~23_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(23));

-- Location: IOOBUF_X2_Y0_N76
\Write_data_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[24]~24_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(24));

-- Location: IOOBUF_X36_Y0_N53
\Write_data_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[25]~25_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(25));

-- Location: IOOBUF_X36_Y0_N2
\Write_data_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[26]~26_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(26));

-- Location: IOOBUF_X50_Y81_N59
\Write_data_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[27]~27_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(27));

-- Location: IOOBUF_X89_Y9_N5
\Write_data_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[28]~28_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(28));

-- Location: IOOBUF_X34_Y0_N42
\Write_data_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[29]~29_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(29));

-- Location: IOOBUF_X34_Y0_N93
\Write_data_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[30]~30_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(30));

-- Location: IOOBUF_X38_Y0_N36
\Write_data_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \mux_jal|output[31]~31_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(31));

-- Location: IOOBUF_X66_Y81_N76
\main_alu_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(0));

-- Location: IOOBUF_X66_Y0_N93
\main_alu_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(1));

-- Location: IOOBUF_X4_Y0_N53
\main_alu_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(2));

-- Location: IOOBUF_X62_Y81_N36
\main_alu_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(3));

-- Location: IOOBUF_X72_Y81_N36
\main_alu_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[4]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(4));

-- Location: IOOBUF_X89_Y37_N39
\main_alu_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[5]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(5));

-- Location: IOOBUF_X64_Y81_N2
\main_alu_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[6]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(6));

-- Location: IOOBUF_X72_Y81_N53
\main_alu_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[7]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(7));

-- Location: IOOBUF_X74_Y81_N59
\main_alu_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[8]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(8));

-- Location: IOOBUF_X70_Y81_N2
\main_alu_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[9]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(9));

-- Location: IOOBUF_X76_Y81_N19
\main_alu_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[10]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(10));

-- Location: IOOBUF_X50_Y81_N76
\main_alu_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[11]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(11));

-- Location: IOOBUF_X70_Y81_N53
\main_alu_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[12]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(12));

-- Location: IOOBUF_X50_Y0_N42
\main_alu_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[13]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(13));

-- Location: IOOBUF_X70_Y0_N36
\main_alu_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[14]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(14));

-- Location: IOOBUF_X68_Y0_N2
\main_alu_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[15]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(15));

-- Location: IOOBUF_X70_Y81_N36
\main_alu_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[16]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(16));

-- Location: IOOBUF_X72_Y0_N53
\main_alu_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[17]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(17));

-- Location: IOOBUF_X68_Y81_N36
\main_alu_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[18]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(18));

-- Location: IOOBUF_X58_Y81_N59
\main_alu_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[19]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(19));

-- Location: IOOBUF_X89_Y36_N39
\main_alu_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[20]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(20));

-- Location: IOOBUF_X2_Y0_N59
\main_alu_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[21]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(21));

-- Location: IOOBUF_X89_Y6_N22
\main_alu_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[22]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(22));

-- Location: IOOBUF_X36_Y81_N36
\main_alu_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[23]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(23));

-- Location: IOOBUF_X32_Y81_N19
\main_alu_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[24]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(24));

-- Location: IOOBUF_X32_Y0_N19
\main_alu_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[25]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(25));

-- Location: IOOBUF_X52_Y81_N53
\main_alu_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[26]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(26));

-- Location: IOOBUF_X60_Y81_N2
\main_alu_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[27]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(27));

-- Location: IOOBUF_X72_Y0_N36
\main_alu_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[28]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(28));

-- Location: IOOBUF_X60_Y81_N19
\main_alu_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[29]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(29));

-- Location: IOOBUF_X76_Y81_N53
\main_alu_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[30]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(30));

-- Location: IOOBUF_X89_Y38_N39
\main_alu_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \main_alu_out[31]~reg0_q\,
	devoe => ww_devoe,
	o => ww_main_alu_out(31));

-- Location: IOIBUF_X89_Y35_N61
\slow_clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_slow_clock,
	o => \slow_clock~input_o\);

-- Location: CLKCTRL_G10
\slow_clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \slow_clock~input_o\,
	outclk => \slow_clock~inputCLKENA0_outclk\);

-- Location: MLABCELL_X59_Y13_N0
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( \pc_mips|pc_output\(2) ) + ( VCC ) + ( !VCC ))
-- \Add0~2\ = CARRY(( \pc_mips|pc_output\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc_mips|ALT_INV_pc_output\(2),
	cin => GND,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: MLABCELL_X59_Y13_N3
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( \pc_mips|pc_output\(3) ) + ( GND ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( \pc_mips|pc_output\(3) ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc_mips|ALT_INV_pc_output\(3),
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: FF_X61_Y12_N59
\spc_IFID[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~5_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(3));

-- Location: MLABCELL_X59_Y13_N6
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( \pc_mips|pc_output\(4) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~10\ = CARRY(( \pc_mips|pc_output\(4) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(4),
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: FF_X61_Y12_N47
\spc_IFID[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~9_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(4));

-- Location: FF_X61_Y18_N17
\spc_IDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(4),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(4));

-- Location: MLABCELL_X59_Y13_N9
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( \pc_mips|pc_output\(5) ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( \pc_mips|pc_output\(5) ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(5),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: FF_X59_Y13_N11
\spc_IFID[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~13_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(5));

-- Location: FF_X59_Y13_N8
\spc_IDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(5));

-- Location: MLABCELL_X59_Y13_N12
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( \pc_mips|pc_output\(6) ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( \pc_mips|pc_output\(6) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc_mips|ALT_INV_pc_output\(6),
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: FF_X59_Y13_N26
\spc_IFID[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~17_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(6));

-- Location: FF_X61_Y12_N43
\spc_IDEX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(6));

-- Location: MLABCELL_X59_Y13_N15
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( \pc_mips|pc_output\(7) ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( \pc_mips|pc_output\(7) ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(7),
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: M10K_X58_Y16_N0
\rom|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001004820002108000100210800010021080001002008000100240803E8",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ROM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROMVHDL:rom|altsyncram:altsyncram_component|altsyncram_up14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	portaaddr => \rom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X65_Y16_N29
\sinstruction_IFID[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(5));

-- Location: FF_X61_Y12_N14
\spc_IFID[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~21_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(7));

-- Location: FF_X61_Y12_N29
\spc_IFID[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~1_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(2));

-- Location: FF_X59_Y13_N17
\sinstruction_IFID[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(0),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(0));

-- Location: LABCELL_X61_Y12_N30
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~1_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(2)))) ) + ( sinstruction_IFID(0) ) + ( !VCC ))
-- \Add1~2\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~1_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(2)))) ) + ( sinstruction_IFID(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~1_sumout\,
	datad => ALT_INV_spc_IFID(2),
	dataf => ALT_INV_sinstruction_IFID(0),
	cin => GND,
	sumout => \Add1~1_sumout\,
	cout => \Add1~2\);

-- Location: LABCELL_X61_Y12_N33
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~5_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(3)))) ) + ( sinstruction_IFID(1) ) + ( \Add1~2\ ))
-- \Add1~6\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~5_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(3)))) ) + ( sinstruction_IFID(1) ) + ( \Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~5_sumout\,
	datad => ALT_INV_spc_IFID(3),
	dataf => ALT_INV_sinstruction_IFID(1),
	cin => \Add1~2\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: LABCELL_X61_Y12_N36
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~9_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(4)))) ) + ( sinstruction_IFID(2) ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~9_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(4)))) ) + ( sinstruction_IFID(2) ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~9_sumout\,
	datad => ALT_INV_spc_IFID(4),
	dataf => ALT_INV_sinstruction_IFID(2),
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X61_Y12_N39
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( sinstruction_IFID(3) ) + ( (!\sjump_IDEX~q\ & (\Add0~13_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(5)))) ) + ( \Add1~10\ ))
-- \Add1~14\ = CARRY(( sinstruction_IFID(3) ) + ( (!\sjump_IDEX~q\ & (\Add0~13_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(5)))) ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datab => ALT_INV_sinstruction_IFID(3),
	datac => \ALT_INV_Add0~13_sumout\,
	dataf => ALT_INV_spc_IFID(5),
	cin => \Add1~10\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: LABCELL_X61_Y12_N42
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~17_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(6)))) ) + ( sinstruction_IFID(4) ) + ( \Add1~14\ ))
-- \Add1~18\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~17_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(6)))) ) + ( sinstruction_IFID(4) ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datab => \ALT_INV_Add0~17_sumout\,
	datac => ALT_INV_sinstruction_IFID(4),
	datad => ALT_INV_spc_IFID(6),
	cin => \Add1~14\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: LABCELL_X61_Y12_N45
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( sinstruction_IFID(5) ) + ( (!\sjump_IDEX~q\ & (\Add0~21_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(7)))) ) + ( \Add1~18\ ))
-- \Add1~22\ = CARRY(( sinstruction_IFID(5) ) + ( (!\sjump_IDEX~q\ & (\Add0~21_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(7)))) ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~21_sumout\,
	datad => ALT_INV_sinstruction_IFID(5),
	dataf => ALT_INV_spc_IFID(7),
	cin => \Add1~18\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: FF_X65_Y16_N8
\spc_IDEX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(7));

-- Location: MLABCELL_X59_Y19_N12
\mux_jr|output[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[7]~7_combout\ = ( \reset_stages~combout\ & ( \Add1~21_sumout\ ) ) # ( !\reset_stages~combout\ & ( spc_IDEX(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add1~21_sumout\,
	datac => ALT_INV_spc_IDEX(7),
	dataf => \ALT_INV_reset_stages~combout\,
	combout => \mux_jr|output[7]~7_combout\);

-- Location: FF_X59_Y17_N38
\sinstruction_IFID[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(25));

-- Location: FF_X59_Y18_N41
\sinstruction_IFID[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(24));

-- Location: FF_X59_Y18_N17
\sinstruction_IFID[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(23),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(23));

-- Location: FF_X59_Y17_N53
\sinstruction_IFID[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(22));

-- Location: FF_X51_Y16_N23
\sinstruction_IFID[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(26));

-- Location: LABCELL_X60_Y12_N51
\control|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux5~0_combout\ = ( \control|Mux3~0_combout\ & ( sinstruction_IFID(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_sinstruction_IFID(26),
	dataf => \control|ALT_INV_Mux3~0_combout\,
	combout => \control|Mux5~0_combout\);

-- Location: FF_X60_Y12_N52
sjal_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux5~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjal_IDEX~q\);

-- Location: FF_X63_Y16_N20
sjal_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sjal_IDEX~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjal_EXMEM~q\);

-- Location: FF_X51_Y16_N32
sjal_MEMWB : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sjal_EXMEM~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjal_MEMWB~q\);

-- Location: FF_X59_Y18_N5
\spc_EXMEM[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(7));

-- Location: FF_X59_Y18_N58
\spc_MEMWB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(7));

-- Location: FF_X51_Y16_N56
\sinstruction_IFID[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(30),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(30));

-- Location: FF_X51_Y16_N8
\sinstruction_IFID[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(31),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(31));

-- Location: LABCELL_X51_Y13_N42
\salucontrol_IDEX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~0_combout\ = ( !sinstruction_IFID(31) & ( !sinstruction_IFID(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(30),
	datae => ALT_INV_sinstruction_IFID(31),
	combout => \salucontrol_IDEX~0_combout\);

-- Location: FF_X51_Y16_N2
\sinstruction_IFID[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(27),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(27));

-- Location: LABCELL_X51_Y16_N6
\control|ALUControl[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ALUControl[3]~1_combout\ = ( sinstruction_IFID(26) & ( (\salucontrol_IDEX~0_combout\ & (sinstruction_IFID(29) & (sinstruction_IFID(28) & sinstruction_IFID(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salucontrol_IDEX~0_combout\,
	datab => ALT_INV_sinstruction_IFID(29),
	datac => ALT_INV_sinstruction_IFID(28),
	datad => ALT_INV_sinstruction_IFID(27),
	datae => ALT_INV_sinstruction_IFID(26),
	combout => \control|ALUControl[3]~1_combout\);

-- Location: LABCELL_X51_Y16_N45
\control|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux0~0_combout\ = ( !sinstruction_IFID(30) & ( !sinstruction_IFID(28) & ( (!sinstruction_IFID(29) & (!sinstruction_IFID(31) & (!sinstruction_IFID(27) & !sinstruction_IFID(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(29),
	datab => ALT_INV_sinstruction_IFID(31),
	datac => ALT_INV_sinstruction_IFID(27),
	datad => ALT_INV_sinstruction_IFID(26),
	datae => ALT_INV_sinstruction_IFID(30),
	dataf => ALT_INV_sinstruction_IFID(28),
	combout => \control|Mux0~0_combout\);

-- Location: LABCELL_X61_Y12_N6
\control|ALUControl[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ALUControl[0]~3_combout\ = ( sinstruction_IFID(3) & ( (!sinstruction_IFID(0) & (sinstruction_IFID(1) & (!sinstruction_IFID(2) & sinstruction_IFID(5)))) ) ) # ( !sinstruction_IFID(3) & ( (!sinstruction_IFID(0) & (sinstruction_IFID(1) & 
-- ((!sinstruction_IFID(5))))) # (sinstruction_IFID(0) & (!sinstruction_IFID(1) & (sinstruction_IFID(2) & sinstruction_IFID(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000100001000100000010000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(0),
	datab => ALT_INV_sinstruction_IFID(1),
	datac => ALT_INV_sinstruction_IFID(2),
	datad => ALT_INV_sinstruction_IFID(5),
	dataf => ALT_INV_sinstruction_IFID(3),
	combout => \control|ALUControl[0]~3_combout\);

-- Location: LABCELL_X60_Y12_N36
\control|ALUControl[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ALUControl[0]~4_combout\ = ( \control|ALUControl[0]~3_combout\ & ( ((!sinstruction_IFID(4) & \control|Mux0~0_combout\)) # (\control|ALUControl[3]~1_combout\) ) ) # ( !\control|ALUControl[0]~3_combout\ & ( \control|ALUControl[3]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_ALUControl[3]~1_combout\,
	datac => ALT_INV_sinstruction_IFID(4),
	datad => \control|ALT_INV_Mux0~0_combout\,
	dataf => \control|ALT_INV_ALUControl[0]~3_combout\,
	combout => \control|ALUControl[0]~4_combout\);

-- Location: FF_X63_Y12_N44
\salucontrol_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \control|ALUControl[0]~4_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salucontrol_IDEX(0));

-- Location: LABCELL_X61_Y12_N3
\salucontrol_IDEX~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~5_combout\ = ( sinstruction_IFID(0) & ( (!sinstruction_IFID(3) & (sinstruction_IFID(1) & (sinstruction_IFID(2) & sinstruction_IFID(5)))) ) ) # ( !sinstruction_IFID(0) & ( (sinstruction_IFID(1) & (!sinstruction_IFID(2) & 
-- sinstruction_IFID(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(3),
	datab => ALT_INV_sinstruction_IFID(1),
	datac => ALT_INV_sinstruction_IFID(2),
	datad => ALT_INV_sinstruction_IFID(5),
	dataf => ALT_INV_sinstruction_IFID(0),
	combout => \salucontrol_IDEX~5_combout\);

-- Location: LABCELL_X60_Y12_N39
\control|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux8~0_combout\ = ( sinstruction_IFID(28) & ( (!sinstruction_IFID(27) & (!sinstruction_IFID(29))) # (sinstruction_IFID(27) & (sinstruction_IFID(29) & sinstruction_IFID(26))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000111100000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(29),
	datad => ALT_INV_sinstruction_IFID(26),
	dataf => ALT_INV_sinstruction_IFID(28),
	combout => \control|Mux8~0_combout\);

-- Location: LABCELL_X61_Y12_N12
\control|Jr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Jr~0_combout\ = ( !sinstruction_IFID(5) & ( sinstruction_IFID(3) & ( (!sinstruction_IFID(0) & (!sinstruction_IFID(1) & (!sinstruction_IFID(4) & !sinstruction_IFID(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(0),
	datab => ALT_INV_sinstruction_IFID(1),
	datac => ALT_INV_sinstruction_IFID(4),
	datad => ALT_INV_sinstruction_IFID(2),
	datae => ALT_INV_sinstruction_IFID(5),
	dataf => ALT_INV_sinstruction_IFID(3),
	combout => \control|Jr~0_combout\);

-- Location: LABCELL_X60_Y12_N33
\salucontrol_IDEX[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX[1]~4_combout\ = ( !\control|Jr~0_combout\ & ( \control|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_Mux0~0_combout\,
	dataf => \control|ALT_INV_Jr~0_combout\,
	combout => \salucontrol_IDEX[1]~4_combout\);

-- Location: LABCELL_X60_Y12_N12
\salucontrol_IDEX~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~6_combout\ = ( sinstruction_IFID(4) & ( !\reset_stages~combout\ & ( (\control|Mux8~0_combout\ & (!\salucontrol_IDEX[1]~4_combout\ & \salucontrol_IDEX~0_combout\)) ) ) ) # ( !sinstruction_IFID(4) & ( !\reset_stages~combout\ & ( 
-- (!\salucontrol_IDEX[1]~4_combout\ & (((\control|Mux8~0_combout\ & \salucontrol_IDEX~0_combout\)))) # (\salucontrol_IDEX[1]~4_combout\ & (\salucontrol_IDEX~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salucontrol_IDEX~5_combout\,
	datab => \control|ALT_INV_Mux8~0_combout\,
	datac => \ALT_INV_salucontrol_IDEX[1]~4_combout\,
	datad => \ALT_INV_salucontrol_IDEX~0_combout\,
	datae => ALT_INV_sinstruction_IFID(4),
	dataf => \ALT_INV_reset_stages~combout\,
	combout => \salucontrol_IDEX~6_combout\);

-- Location: FF_X60_Y12_N14
\salucontrol_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \salucontrol_IDEX~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salucontrol_IDEX(2));

-- Location: LABCELL_X61_Y12_N9
\control|ALUControl[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ALUControl[3]~0_combout\ = (!sinstruction_IFID(0) & (((!sinstruction_IFID(5))))) # (sinstruction_IFID(0) & (sinstruction_IFID(1) & (sinstruction_IFID(2) & sinstruction_IFID(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000001101010100000000110101010000000011010101000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(0),
	datab => ALT_INV_sinstruction_IFID(1),
	datac => ALT_INV_sinstruction_IFID(2),
	datad => ALT_INV_sinstruction_IFID(5),
	combout => \control|ALUControl[3]~0_combout\);

-- Location: LABCELL_X60_Y12_N30
\control|ALUControl[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|ALUControl[3]~2_combout\ = ( sinstruction_IFID(3) & ( \control|ALUControl[3]~1_combout\ ) ) # ( !sinstruction_IFID(3) & ( ((\control|Mux0~0_combout\ & (!sinstruction_IFID(4) & \control|ALUControl[3]~0_combout\))) # 
-- (\control|ALUControl[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110101010101010111010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_ALUControl[3]~1_combout\,
	datab => \control|ALT_INV_Mux0~0_combout\,
	datac => ALT_INV_sinstruction_IFID(4),
	datad => \control|ALT_INV_ALUControl[3]~0_combout\,
	dataf => ALT_INV_sinstruction_IFID(3),
	combout => \control|ALUControl[3]~2_combout\);

-- Location: FF_X60_Y12_N32
\salucontrol_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|ALUControl[3]~2_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salucontrol_IDEX(3));

-- Location: LABCELL_X61_Y12_N0
\salucontrol_IDEX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~1_combout\ = ( sinstruction_IFID(2) & ( (!sinstruction_IFID(3) & (!sinstruction_IFID(0) & !sinstruction_IFID(5))) ) ) # ( !sinstruction_IFID(2) & ( (!sinstruction_IFID(0) & (sinstruction_IFID(5) & ((!sinstruction_IFID(3)) # 
-- (sinstruction_IFID(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000001011000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(3),
	datab => ALT_INV_sinstruction_IFID(1),
	datac => ALT_INV_sinstruction_IFID(0),
	datad => ALT_INV_sinstruction_IFID(5),
	dataf => ALT_INV_sinstruction_IFID(2),
	combout => \salucontrol_IDEX~1_combout\);

-- Location: LABCELL_X60_Y12_N0
\salucontrol_IDEX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~2_combout\ = ( sinstruction_IFID(26) & ( !sinstruction_IFID(30) & ( (!sinstruction_IFID(31) & (!sinstruction_IFID(27) & (!sinstruction_IFID(28) $ (!sinstruction_IFID(29))))) # (sinstruction_IFID(31) & (sinstruction_IFID(27) & 
-- (!sinstruction_IFID(28)))) ) ) ) # ( !sinstruction_IFID(26) & ( !sinstruction_IFID(30) & ( (!sinstruction_IFID(31) & (!sinstruction_IFID(27) & (!sinstruction_IFID(28) $ (!sinstruction_IFID(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010000000000110001001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(31),
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(28),
	datad => ALT_INV_sinstruction_IFID(29),
	datae => ALT_INV_sinstruction_IFID(26),
	dataf => ALT_INV_sinstruction_IFID(30),
	combout => \salucontrol_IDEX~2_combout\);

-- Location: LABCELL_X60_Y12_N42
\salucontrol_IDEX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \salucontrol_IDEX~3_combout\ = ( sinstruction_IFID(4) & ( !\reset_stages~combout\ & ( (\salucontrol_IDEX~2_combout\ & ((!\control|Mux0~0_combout\) # (\control|Jr~0_combout\))) ) ) ) # ( !sinstruction_IFID(4) & ( !\reset_stages~combout\ & ( 
-- (!\control|Jr~0_combout\ & ((!\control|Mux0~0_combout\ & ((\salucontrol_IDEX~2_combout\))) # (\control|Mux0~0_combout\ & (\salucontrol_IDEX~1_combout\)))) # (\control|Jr~0_combout\ & (((\salucontrol_IDEX~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101000111000011110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_salucontrol_IDEX~1_combout\,
	datab => \control|ALT_INV_Jr~0_combout\,
	datac => \ALT_INV_salucontrol_IDEX~2_combout\,
	datad => \control|ALT_INV_Mux0~0_combout\,
	datae => ALT_INV_sinstruction_IFID(4),
	dataf => \ALT_INV_reset_stages~combout\,
	combout => \salucontrol_IDEX~3_combout\);

-- Location: FF_X60_Y12_N44
\salucontrol_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \salucontrol_IDEX~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salucontrol_IDEX(1));

-- Location: LABCELL_X61_Y17_N48
\alu_main|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux32~0_combout\ = ( salucontrol_IDEX(1) & ( (!salucontrol_IDEX(2) & (salucontrol_IDEX(0) & !salucontrol_IDEX(3))) # (salucontrol_IDEX(2) & ((salucontrol_IDEX(3)))) ) ) # ( !salucontrol_IDEX(1) & ( (salucontrol_IDEX(2) & !salucontrol_IDEX(3)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001010000000011110101000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => ALT_INV_salucontrol_IDEX(3),
	dataf => ALT_INV_salucontrol_IDEX(1),
	combout => \alu_main|Mux32~0_combout\);

-- Location: LABCELL_X60_Y13_N48
\alu_main|Mux4~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~12_combout\ = ( salucontrol_IDEX(3) & ( !salucontrol_IDEX(0) ) ) # ( !salucontrol_IDEX(3) & ( (salucontrol_IDEX(1) & !salucontrol_IDEX(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_salucontrol_IDEX(0),
	dataf => ALT_INV_salucontrol_IDEX(3),
	combout => \alu_main|Mux4~12_combout\);

-- Location: LABCELL_X63_Y17_N57
\alu_main|Mux4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~13_combout\ = ( !salucontrol_IDEX(0) & ( !salucontrol_IDEX(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salucontrol_IDEX(3),
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux4~13_combout\);

-- Location: FF_X51_Y18_N31
\sinstruction_IFID[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(15));

-- Location: FF_X52_Y16_N10
\sinstruction_IFID[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(20),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(20));

-- Location: LABCELL_X51_Y16_N48
\mux_writeregister|output[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_writeregister|output[4]~4_combout\ = ( sinstruction_IFID(20) & ( \control|Mux0~0_combout\ & ( (\sjal_MEMWB~q\) # (sinstruction_IFID(15)) ) ) ) # ( !sinstruction_IFID(20) & ( \control|Mux0~0_combout\ & ( (\sjal_MEMWB~q\) # (sinstruction_IFID(15)) ) ) 
-- ) # ( sinstruction_IFID(20) & ( !\control|Mux0~0_combout\ ) ) # ( !sinstruction_IFID(20) & ( !\control|Mux0~0_combout\ & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(15),
	datad => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_sinstruction_IFID(20),
	dataf => \control|ALT_INV_Mux0~0_combout\,
	combout => \mux_writeregister|output[4]~4_combout\);

-- Location: FF_X52_Y16_N8
\swriteregister_IDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_writeregister|output[4]~4_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_IDEX(4));

-- Location: FF_X57_Y16_N26
\swriteregister_EXMEM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_IDEX(4),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_EXMEM(4));

-- Location: FF_X51_Y16_N28
\sinstruction_IFID[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(14),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(14));

-- Location: FF_X51_Y16_N10
\sinstruction_IFID[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(19));

-- Location: LABCELL_X51_Y16_N36
\mux_writeregister|output[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_writeregister|output[3]~3_combout\ = ( \control|Mux0~0_combout\ & ( (sinstruction_IFID(14)) # (\sjal_MEMWB~q\) ) ) # ( !\control|Mux0~0_combout\ & ( (sinstruction_IFID(19)) # (\sjal_MEMWB~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjal_MEMWB~q\,
	datac => ALT_INV_sinstruction_IFID(14),
	datad => ALT_INV_sinstruction_IFID(19),
	dataf => \control|ALT_INV_Mux0~0_combout\,
	combout => \mux_writeregister|output[3]~3_combout\);

-- Location: LABCELL_X55_Y16_N18
\swriteregister_IDEX[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \swriteregister_IDEX[3]~feeder_combout\ = ( \mux_writeregister|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	combout => \swriteregister_IDEX[3]~feeder_combout\);

-- Location: FF_X55_Y16_N20
\swriteregister_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \swriteregister_IDEX[3]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_IDEX(3));

-- Location: FF_X57_Y16_N29
\swriteregister_EXMEM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_IDEX(3),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_EXMEM(3));

-- Location: FF_X56_Y16_N44
\sreadreg2_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreadreg2_IDEX(3));

-- Location: FF_X56_Y16_N17
\sreadreg2_IDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(20),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreadreg2_IDEX(4));

-- Location: LABCELL_X57_Y16_N48
\forward|Mux49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux49~2_combout\ = ( sreadreg2_IDEX(4) & ( (swriteregister_EXMEM(4) & (!swriteregister_EXMEM(3) $ (sreadreg2_IDEX(3)))) ) ) # ( !sreadreg2_IDEX(4) & ( (!swriteregister_EXMEM(4) & (!swriteregister_EXMEM(3) $ (sreadreg2_IDEX(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_swriteregister_EXMEM(4),
	datac => ALT_INV_swriteregister_EXMEM(3),
	datad => ALT_INV_sreadreg2_IDEX(3),
	dataf => ALT_INV_sreadreg2_IDEX(4),
	combout => \forward|Mux49~2_combout\);

-- Location: FF_X56_Y16_N2
\swriteregister_MEMWB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_EXMEM(4),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_MEMWB(4));

-- Location: FF_X56_Y16_N23
\swriteregister_MEMWB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_EXMEM(3),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_MEMWB(3));

-- Location: LABCELL_X56_Y16_N30
\forward|Mux49~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux49~4_combout\ = ( sreadreg2_IDEX(3) & ( (swriteregister_MEMWB(3) & (!sreadreg2_IDEX(4) $ (swriteregister_MEMWB(4)))) ) ) # ( !sreadreg2_IDEX(3) & ( (!swriteregister_MEMWB(3) & (!sreadreg2_IDEX(4) $ (swriteregister_MEMWB(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sreadreg2_IDEX(4),
	datac => ALT_INV_swriteregister_MEMWB(4),
	datad => ALT_INV_swriteregister_MEMWB(3),
	dataf => ALT_INV_sreadreg2_IDEX(3),
	combout => \forward|Mux49~4_combout\);

-- Location: FF_X51_Y16_N19
\sinstruction_IFID[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(11),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(11));

-- Location: MLABCELL_X52_Y16_N21
\sinstruction_IFID[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_IFID[16]~feeder_combout\ = ( \rom|altsyncram_component|auto_generated|q_a\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rom|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \sinstruction_IFID[16]~feeder_combout\);

-- Location: FF_X52_Y16_N22
\sinstruction_IFID[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IFID[16]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(16));

-- Location: LABCELL_X51_Y16_N57
\mux_writeregister|output[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_writeregister|output[0]~0_combout\ = ( \control|Mux0~0_combout\ & ( sinstruction_IFID(16) & ( (sinstruction_IFID(11)) # (\sjal_MEMWB~q\) ) ) ) # ( !\control|Mux0~0_combout\ & ( sinstruction_IFID(16) ) ) # ( \control|Mux0~0_combout\ & ( 
-- !sinstruction_IFID(16) & ( (sinstruction_IFID(11)) # (\sjal_MEMWB~q\) ) ) ) # ( !\control|Mux0~0_combout\ & ( !sinstruction_IFID(16) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001111110011111111111111111111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjal_MEMWB~q\,
	datac => ALT_INV_sinstruction_IFID(11),
	datae => \control|ALT_INV_Mux0~0_combout\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \mux_writeregister|output[0]~0_combout\);

-- Location: FF_X52_Y16_N4
\swriteregister_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_writeregister|output[0]~0_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_IDEX(0));

-- Location: FF_X57_Y16_N38
\swriteregister_EXMEM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_IDEX(0),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_EXMEM(0));

-- Location: MLABCELL_X52_Y16_N51
\sinstruction_IFID[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_IFID[18]~feeder_combout\ = ( \rom|altsyncram_component|auto_generated|q_a\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rom|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \sinstruction_IFID[18]~feeder_combout\);

-- Location: FF_X52_Y16_N53
\sinstruction_IFID[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IFID[18]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(18));

-- Location: FF_X57_Y16_N32
\sreadreg2_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreadreg2_IDEX(2));

-- Location: MLABCELL_X52_Y16_N24
\sinstruction_IFID[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_IFID[13]~feeder_combout\ = ( \rom|altsyncram_component|auto_generated|q_a\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rom|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \sinstruction_IFID[13]~feeder_combout\);

-- Location: FF_X52_Y16_N26
\sinstruction_IFID[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IFID[13]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(13));

-- Location: LABCELL_X51_Y16_N3
\mux_writeregister|output[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_writeregister|output[2]~2_combout\ = ( sinstruction_IFID(18) & ( ((!\control|Mux0~0_combout\) # (sinstruction_IFID(13))) # (\sjal_MEMWB~q\) ) ) # ( !sinstruction_IFID(18) & ( ((\control|Mux0~0_combout\ & sinstruction_IFID(13))) # (\sjal_MEMWB~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjal_MEMWB~q\,
	datab => \control|ALT_INV_Mux0~0_combout\,
	datac => ALT_INV_sinstruction_IFID(13),
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \mux_writeregister|output[2]~2_combout\);

-- Location: MLABCELL_X52_Y16_N42
\swriteregister_IDEX[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \swriteregister_IDEX[2]~feeder_combout\ = ( \mux_writeregister|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \swriteregister_IDEX[2]~feeder_combout\);

-- Location: FF_X52_Y16_N43
\swriteregister_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \swriteregister_IDEX[2]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_IDEX(2));

-- Location: FF_X57_Y16_N44
\swriteregister_EXMEM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_IDEX(2),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_EXMEM(2));

-- Location: MLABCELL_X52_Y16_N45
\sinstruction_IFID[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_IFID[17]~feeder_combout\ = ( \rom|altsyncram_component|auto_generated|q_a\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rom|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \sinstruction_IFID[17]~feeder_combout\);

-- Location: FF_X52_Y16_N47
\sinstruction_IFID[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IFID[17]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(17));

-- Location: LABCELL_X55_Y16_N21
\sinstruction_IFID[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sinstruction_IFID[12]~feeder_combout\ = ( \rom|altsyncram_component|auto_generated|q_a\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rom|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \sinstruction_IFID[12]~feeder_combout\);

-- Location: FF_X55_Y16_N22
\sinstruction_IFID[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sinstruction_IFID[12]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(12));

-- Location: LABCELL_X51_Y16_N0
\mux_writeregister|output[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_writeregister|output[1]~1_combout\ = ( sinstruction_IFID(12) & ( ((sinstruction_IFID(17)) # (\control|Mux0~0_combout\)) # (\sjal_MEMWB~q\) ) ) # ( !sinstruction_IFID(12) & ( ((!\control|Mux0~0_combout\ & sinstruction_IFID(17))) # (\sjal_MEMWB~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111010101110101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjal_MEMWB~q\,
	datab => \control|ALT_INV_Mux0~0_combout\,
	datac => ALT_INV_sinstruction_IFID(17),
	dataf => ALT_INV_sinstruction_IFID(12),
	combout => \mux_writeregister|output[1]~1_combout\);

-- Location: FF_X52_Y16_N34
\swriteregister_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_writeregister|output[1]~1_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_IDEX(1));

-- Location: FF_X57_Y16_N14
\swriteregister_EXMEM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_IDEX(1),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_EXMEM(1));

-- Location: FF_X56_Y16_N11
\sreadreg2_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreadreg2_IDEX(0));

-- Location: FF_X56_Y16_N59
\sreadreg2_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreadreg2_IDEX(1));

-- Location: LABCELL_X57_Y16_N45
\forward|Mux49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux49~1_combout\ = ( sreadreg2_IDEX(0) & ( sreadreg2_IDEX(1) & ( (swriteregister_EXMEM(0) & (swriteregister_EXMEM(1) & (!sreadreg2_IDEX(2) $ (swriteregister_EXMEM(2))))) ) ) ) # ( !sreadreg2_IDEX(0) & ( sreadreg2_IDEX(1) & ( 
-- (!swriteregister_EXMEM(0) & (swriteregister_EXMEM(1) & (!sreadreg2_IDEX(2) $ (swriteregister_EXMEM(2))))) ) ) ) # ( sreadreg2_IDEX(0) & ( !sreadreg2_IDEX(1) & ( (swriteregister_EXMEM(0) & (!swriteregister_EXMEM(1) & (!sreadreg2_IDEX(2) $ 
-- (swriteregister_EXMEM(2))))) ) ) ) # ( !sreadreg2_IDEX(0) & ( !sreadreg2_IDEX(1) & ( (!swriteregister_EXMEM(0) & (!swriteregister_EXMEM(1) & (!sreadreg2_IDEX(2) $ (swriteregister_EXMEM(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000010000010000000000000000100000100000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_swriteregister_EXMEM(0),
	datab => ALT_INV_sreadreg2_IDEX(2),
	datac => ALT_INV_swriteregister_EXMEM(2),
	datad => ALT_INV_swriteregister_EXMEM(1),
	datae => ALT_INV_sreadreg2_IDEX(0),
	dataf => ALT_INV_sreadreg2_IDEX(1),
	combout => \forward|Mux49~1_combout\);

-- Location: LABCELL_X60_Y12_N18
\control|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux1~0_combout\ = ( sinstruction_IFID(26) & ( sinstruction_IFID(30) & ( (!sinstruction_IFID(31) & ((!sinstruction_IFID(27) & ((sinstruction_IFID(29)))) # (sinstruction_IFID(27) & (sinstruction_IFID(28) & !sinstruction_IFID(29))))) ) ) ) # ( 
-- !sinstruction_IFID(26) & ( sinstruction_IFID(30) & ( (!sinstruction_IFID(31) & (sinstruction_IFID(29) & ((!sinstruction_IFID(27)) # (sinstruction_IFID(28))))) ) ) ) # ( sinstruction_IFID(26) & ( !sinstruction_IFID(30) & ( (!sinstruction_IFID(29) & 
-- (((sinstruction_IFID(27) & !sinstruction_IFID(28))))) # (sinstruction_IFID(29) & (!sinstruction_IFID(31))) ) ) ) # ( !sinstruction_IFID(26) & ( !sinstruction_IFID(30) & ( (!sinstruction_IFID(31) & ((!sinstruction_IFID(27) & ((!sinstruction_IFID(28)) # 
-- (sinstruction_IFID(29)))) # (sinstruction_IFID(27) & (!sinstruction_IFID(28) & sinstruction_IFID(29))))) # (sinstruction_IFID(31) & (!sinstruction_IFID(27) & (!sinstruction_IFID(28) & sinstruction_IFID(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101000001100001010101000000000100010100000001010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(31),
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(28),
	datad => ALT_INV_sinstruction_IFID(29),
	datae => ALT_INV_sinstruction_IFID(26),
	dataf => ALT_INV_sinstruction_IFID(30),
	combout => \control|Mux1~0_combout\);

-- Location: FF_X57_Y14_N31
sregwrite_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \control|Mux1~0_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sregwrite_IDEX~q\);

-- Location: FF_X57_Y15_N44
sregwrite_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sregwrite_IDEX~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sregwrite_EXMEM~q\);

-- Location: LABCELL_X57_Y16_N15
\forward|Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux49~0_combout\ = ( swriteregister_EXMEM(0) & ( \sregwrite_EXMEM~q\ ) ) # ( !swriteregister_EXMEM(0) & ( \sregwrite_EXMEM~q\ & ( (((swriteregister_EXMEM(3)) # (swriteregister_EXMEM(1))) # (swriteregister_EXMEM(2))) # (swriteregister_EXMEM(4)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_swriteregister_EXMEM(4),
	datab => ALT_INV_swriteregister_EXMEM(2),
	datac => ALT_INV_swriteregister_EXMEM(1),
	datad => ALT_INV_swriteregister_EXMEM(3),
	datae => ALT_INV_swriteregister_EXMEM(0),
	dataf => \ALT_INV_sregwrite_EXMEM~q\,
	combout => \forward|Mux49~0_combout\);

-- Location: FF_X57_Y16_N8
\swriteregister_MEMWB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_EXMEM(0),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_MEMWB(0));

-- Location: FF_X57_Y16_N11
\swriteregister_MEMWB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_EXMEM(1),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_MEMWB(1));

-- Location: FF_X57_Y16_N20
\swriteregister_MEMWB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => swriteregister_EXMEM(2),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => swriteregister_MEMWB(2));

-- Location: FF_X57_Y16_N59
sregwrite_MEMWB : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sregwrite_EXMEM~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sregwrite_MEMWB~q\);

-- Location: LABCELL_X57_Y16_N21
\forward|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|process_0~0_combout\ = ( \sregwrite_MEMWB~q\ & ( swriteregister_MEMWB(4) ) ) # ( \sregwrite_MEMWB~q\ & ( !swriteregister_MEMWB(4) & ( (((swriteregister_MEMWB(2)) # (swriteregister_MEMWB(1))) # (swriteregister_MEMWB(0))) # 
-- (swriteregister_MEMWB(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_swriteregister_MEMWB(3),
	datab => ALT_INV_swriteregister_MEMWB(0),
	datac => ALT_INV_swriteregister_MEMWB(1),
	datad => ALT_INV_swriteregister_MEMWB(2),
	datae => \ALT_INV_sregwrite_MEMWB~q\,
	dataf => ALT_INV_swriteregister_MEMWB(4),
	combout => \forward|process_0~0_combout\);

-- Location: LABCELL_X57_Y16_N33
\forward|Mux49~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux49~3_combout\ = ( sreadreg2_IDEX(1) & ( swriteregister_MEMWB(0) & ( (sreadreg2_IDEX(0) & (swriteregister_MEMWB(1) & (!sreadreg2_IDEX(2) $ (swriteregister_MEMWB(2))))) ) ) ) # ( !sreadreg2_IDEX(1) & ( swriteregister_MEMWB(0) & ( 
-- (sreadreg2_IDEX(0) & (!swriteregister_MEMWB(1) & (!sreadreg2_IDEX(2) $ (swriteregister_MEMWB(2))))) ) ) ) # ( sreadreg2_IDEX(1) & ( !swriteregister_MEMWB(0) & ( (!sreadreg2_IDEX(0) & (swriteregister_MEMWB(1) & (!sreadreg2_IDEX(2) $ 
-- (swriteregister_MEMWB(2))))) ) ) ) # ( !sreadreg2_IDEX(1) & ( !swriteregister_MEMWB(0) & ( (!sreadreg2_IDEX(0) & (!swriteregister_MEMWB(1) & (!sreadreg2_IDEX(2) $ (swriteregister_MEMWB(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001000000000001001000000000001000001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreadreg2_IDEX(0),
	datab => ALT_INV_swriteregister_MEMWB(1),
	datac => ALT_INV_sreadreg2_IDEX(2),
	datad => ALT_INV_swriteregister_MEMWB(2),
	datae => ALT_INV_sreadreg2_IDEX(1),
	dataf => ALT_INV_swriteregister_MEMWB(0),
	combout => \forward|Mux49~3_combout\);

-- Location: MLABCELL_X59_Y16_N18
\forward|Mux49~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux49~5_combout\ = ( \forward|process_0~0_combout\ & ( \forward|Mux49~3_combout\ & ( (!\forward|Mux49~4_combout\ & ((!\forward|Mux49~2_combout\) # ((!\forward|Mux49~1_combout\) # (!\forward|Mux49~0_combout\)))) ) ) ) # ( 
-- !\forward|process_0~0_combout\ & ( \forward|Mux49~3_combout\ & ( (!\forward|Mux49~2_combout\) # ((!\forward|Mux49~1_combout\) # (!\forward|Mux49~0_combout\)) ) ) ) # ( \forward|process_0~0_combout\ & ( !\forward|Mux49~3_combout\ & ( 
-- (!\forward|Mux49~2_combout\) # ((!\forward|Mux49~1_combout\) # (!\forward|Mux49~0_combout\)) ) ) ) # ( !\forward|process_0~0_combout\ & ( !\forward|Mux49~3_combout\ & ( (!\forward|Mux49~2_combout\) # ((!\forward|Mux49~1_combout\) # 
-- (!\forward|Mux49~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111101011111111111110101100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~2_combout\,
	datab => \forward|ALT_INV_Mux49~4_combout\,
	datac => \forward|ALT_INV_Mux49~1_combout\,
	datad => \forward|ALT_INV_Mux49~0_combout\,
	datae => \forward|ALT_INV_process_0~0_combout\,
	dataf => \forward|ALT_INV_Mux49~3_combout\,
	combout => \forward|Mux49~5_combout\);

-- Location: IOIBUF_X89_Y35_N44
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G8
\reset~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \reset~input_o\,
	outclk => \reset~inputCLKENA0_outclk\);

-- Location: LABCELL_X46_Y11_N51
\reg_file|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~2_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[4]~4_combout\ & (!\mux_writeregister|output[2]~2_combout\ & 
-- !\mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~2_combout\);

-- Location: FF_X46_Y11_N11
\reg_file|registers[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][7]~q\);

-- Location: LABCELL_X51_Y16_N15
\reg_file|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~0_combout\ = ( \mux_writeregister|output[4]~4_combout\ & ( !\mux_writeregister|output[3]~3_combout\ & ( (!\mux_writeregister|output[0]~0_combout\ & (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[2]~2_combout\ & 
-- !\mux_writeregister|output[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datae => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	dataf => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|Decoder0~0_combout\);

-- Location: FF_X51_Y14_N32
\reg_file|registers[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][7]~q\);

-- Location: LABCELL_X51_Y16_N33
\reg_file|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~1_combout\ = ( \mux_writeregister|output[2]~2_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[0]~0_combout\ & (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[3]~3_combout\ & 
-- !\mux_writeregister|output[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datad => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datae => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~1_combout\);

-- Location: FF_X51_Y14_N50
\reg_file|registers[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][7]~q\);

-- Location: LABCELL_X48_Y12_N24
\reg_file|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~3_combout\ = ( !\mux_writeregister|output[1]~1_combout\ & ( \mux_writeregister|output[2]~2_combout\ & ( (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[4]~4_combout\ & (\mux_writeregister|output[3]~3_combout\ & 
-- !\mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datac => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~3_combout\);

-- Location: FF_X48_Y12_N29
\reg_file|registers[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][7]~q\);

-- Location: LABCELL_X51_Y14_N21
\reg_file|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux56~0_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[28][7]~q\ & ( (\reg_file|registers[20][7]~q\) # (sinstruction_IFID(19)) ) ) ) # ( !sinstruction_IFID(18) & ( \reg_file|registers[28][7]~q\ & ( (!sinstruction_IFID(19) & 
-- ((\reg_file|registers[16][7]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[24][7]~q\)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[28][7]~q\ & ( (!sinstruction_IFID(19) & \reg_file|registers[20][7]~q\) ) ) ) # ( !sinstruction_IFID(18) 
-- & ( !\reg_file|registers[28][7]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[16][7]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[24][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[24][7]~q\,
	datac => \reg_file|ALT_INV_registers[16][7]~q\,
	datad => \reg_file|ALT_INV_registers[20][7]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[28][7]~q\,
	combout => \reg_file|Mux56~0_combout\);

-- Location: LABCELL_X51_Y12_N21
\reg_file|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~10_combout\ = ( \mux_writeregister|output[1]~1_combout\ & ( !\mux_writeregister|output[2]~2_combout\ & ( (!\mux_writeregister|output[0]~0_combout\ & (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[3]~3_combout\ & 
-- \mux_writeregister|output[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datad => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~10_combout\);

-- Location: FF_X46_Y12_N26
\reg_file|registers[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][7]~q\);

-- Location: LABCELL_X51_Y16_N18
\reg_file|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~9_combout\ = ( \mux_writeregister|output[1]~1_combout\ & ( \mux_writeregister|output[2]~2_combout\ & ( (!\mux_writeregister|output[0]~0_combout\ & (!\mux_writeregister|output[3]~3_combout\ & (\mux_writeregister|output[4]~4_combout\ & 
-- \sregwrite_MEMWB~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datad => \ALT_INV_sregwrite_MEMWB~q\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~9_combout\);

-- Location: FF_X46_Y12_N22
\reg_file|registers[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][7]~q\);

-- Location: LABCELL_X50_Y12_N30
\reg_file|registers[18][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][7]~feeder_combout\ = \mux_jal|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[18][7]~feeder_combout\);

-- Location: LABCELL_X50_Y12_N51
\reg_file|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~8_combout\ = ( !\mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[2]~2_combout\ & ( (\mux_writeregister|output[4]~4_combout\ & (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[0]~0_combout\ & 
-- \mux_writeregister|output[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~8_combout\);

-- Location: FF_X50_Y12_N32
\reg_file|registers[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][7]~q\);

-- Location: LABCELL_X51_Y12_N30
\reg_file|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~11_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( \mux_writeregister|output[2]~2_combout\ & ( (\mux_writeregister|output[4]~4_combout\ & (!\mux_writeregister|output[0]~0_combout\ & (\mux_writeregister|output[1]~1_combout\ & 
-- \sregwrite_MEMWB~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datab => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datac => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datad => \ALT_INV_sregwrite_MEMWB~q\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~11_combout\);

-- Location: FF_X46_Y12_N59
\reg_file|registers[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][7]~q\);

-- Location: MLABCELL_X47_Y12_N27
\reg_file|Mux56~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux56~2_combout\ = ( \reg_file|registers[18][7]~q\ & ( \reg_file|registers[30][7]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[22][7]~q\)))) # (sinstruction_IFID(19) & (((\reg_file|registers[26][7]~q\)) # 
-- (sinstruction_IFID(18)))) ) ) ) # ( !\reg_file|registers[18][7]~q\ & ( \reg_file|registers[30][7]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & ((\reg_file|registers[22][7]~q\)))) # (sinstruction_IFID(19) & (((\reg_file|registers[26][7]~q\)) # 
-- (sinstruction_IFID(18)))) ) ) ) # ( \reg_file|registers[18][7]~q\ & ( !\reg_file|registers[30][7]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[22][7]~q\)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & 
-- (\reg_file|registers[26][7]~q\))) ) ) ) # ( !\reg_file|registers[18][7]~q\ & ( !\reg_file|registers[30][7]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & ((\reg_file|registers[22][7]~q\)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & 
-- (\reg_file|registers[26][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[26][7]~q\,
	datad => \reg_file|ALT_INV_registers[22][7]~q\,
	datae => \reg_file|ALT_INV_registers[18][7]~q\,
	dataf => \reg_file|ALT_INV_registers[30][7]~q\,
	combout => \reg_file|Mux56~2_combout\);

-- Location: LABCELL_X50_Y13_N9
\reg_file|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~4_combout\ = ( !\mux_writeregister|output[2]~2_combout\ & ( !\mux_writeregister|output[1]~1_combout\ & ( (\mux_writeregister|output[0]~0_combout\ & (!\mux_writeregister|output[3]~3_combout\ & (\sregwrite_MEMWB~q\ & 
-- \mux_writeregister|output[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \ALT_INV_sregwrite_MEMWB~q\,
	datad => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datae => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~4_combout\);

-- Location: FF_X47_Y13_N50
\reg_file|registers[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][7]~q\);

-- Location: MLABCELL_X47_Y13_N54
\reg_file|registers[21][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[21][7]~feeder_combout\ = \mux_jal|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[21][7]~feeder_combout\);

-- Location: LABCELL_X51_Y13_N15
\reg_file|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~5_combout\ = ( !\mux_writeregister|output[1]~1_combout\ & ( \mux_writeregister|output[2]~2_combout\ & ( (!\mux_writeregister|output[3]~3_combout\ & (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[0]~0_combout\ & 
-- \mux_writeregister|output[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~5_combout\);

-- Location: FF_X47_Y13_N56
\reg_file|registers[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[21][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][7]~q\);

-- Location: LABCELL_X48_Y13_N21
\reg_file|registers[29][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][7]~feeder_combout\ = \mux_jal|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[29][7]~feeder_combout\);

-- Location: LABCELL_X50_Y13_N12
\reg_file|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~7_combout\ = ( \mux_writeregister|output[2]~2_combout\ & ( \mux_writeregister|output[0]~0_combout\ & ( (\mux_writeregister|output[4]~4_combout\ & (\mux_writeregister|output[3]~3_combout\ & (!\mux_writeregister|output[1]~1_combout\ & 
-- \sregwrite_MEMWB~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datad => \ALT_INV_sregwrite_MEMWB~q\,
	datae => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	dataf => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|Decoder0~7_combout\);

-- Location: FF_X48_Y13_N22
\reg_file|registers[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][7]~q\);

-- Location: LABCELL_X43_Y13_N3
\reg_file|registers[25][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][7]~feeder_combout\ = ( \mux_jal|output[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[25][7]~feeder_combout\);

-- Location: LABCELL_X51_Y13_N57
\reg_file|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~6_combout\ = ( !\mux_writeregister|output[1]~1_combout\ & ( !\mux_writeregister|output[2]~2_combout\ & ( (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[4]~4_combout\ & (\mux_writeregister|output[0]~0_combout\ & 
-- \mux_writeregister|output[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~6_combout\);

-- Location: FF_X43_Y13_N5
\reg_file|registers[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][7]~q\);

-- Location: MLABCELL_X47_Y13_N51
\reg_file|Mux56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux56~1_combout\ = ( \reg_file|registers[29][7]~q\ & ( \reg_file|registers[25][7]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[17][7]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][7]~q\)))) # (sinstruction_IFID(19)) ) ) ) # 
-- ( !\reg_file|registers[29][7]~q\ & ( \reg_file|registers[25][7]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|registers[17][7]~q\))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19) & \reg_file|registers[21][7]~q\)))) ) ) ) 
-- # ( \reg_file|registers[29][7]~q\ & ( !\reg_file|registers[25][7]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[17][7]~q\ & (!sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((\reg_file|registers[21][7]~q\) # (sinstruction_IFID(19))))) ) ) ) 
-- # ( !\reg_file|registers[29][7]~q\ & ( !\reg_file|registers[25][7]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[17][7]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][7]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[21][7]~q\,
	datae => \reg_file|ALT_INV_registers[29][7]~q\,
	dataf => \reg_file|ALT_INV_registers[25][7]~q\,
	combout => \reg_file|Mux56~1_combout\);

-- Location: LABCELL_X50_Y14_N48
\reg_file|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~14_combout\ = ( \mux_writeregister|output[0]~0_combout\ & ( \mux_writeregister|output[1]~1_combout\ & ( (\mux_writeregister|output[4]~4_combout\ & (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[2]~2_combout\ & 
-- \mux_writeregister|output[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~14_combout\);

-- Location: FF_X47_Y18_N2
\reg_file|registers[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][7]~q\);

-- Location: LABCELL_X50_Y16_N27
\reg_file|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~15_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( \mux_writeregister|output[1]~1_combout\ & ( (\mux_writeregister|output[4]~4_combout\ & (\mux_writeregister|output[0]~0_combout\ & (\sregwrite_MEMWB~q\ & 
-- \mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datab => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datac => \ALT_INV_sregwrite_MEMWB~q\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~15_combout\);

-- Location: FF_X47_Y18_N32
\reg_file|registers[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][7]~q\);

-- Location: LABCELL_X51_Y15_N36
\reg_file|registers[23][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][7]~feeder_combout\ = \mux_jal|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[23][7]~feeder_combout\);

-- Location: MLABCELL_X52_Y15_N15
\reg_file|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~13_combout\ = ( \mux_writeregister|output[0]~0_combout\ & ( \mux_writeregister|output[2]~2_combout\ & ( (!\mux_writeregister|output[3]~3_combout\ & (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[4]~4_combout\ & 
-- \mux_writeregister|output[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datad => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~13_combout\);

-- Location: FF_X51_Y15_N38
\reg_file|registers[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][7]~q\);

-- Location: LABCELL_X46_Y13_N36
\reg_file|registers[19][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][7]~feeder_combout\ = \mux_jal|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[19][7]~feeder_combout\);

-- Location: LABCELL_X51_Y16_N24
\reg_file|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~12_combout\ = ( !\mux_writeregister|output[2]~2_combout\ & ( \mux_writeregister|output[4]~4_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[3]~3_combout\ & (\mux_writeregister|output[1]~1_combout\ & 
-- \mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~12_combout\);

-- Location: FF_X46_Y13_N38
\reg_file|registers[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][7]~q\);

-- Location: MLABCELL_X47_Y18_N57
\reg_file|Mux56~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux56~3_combout\ = ( \reg_file|registers[23][7]~q\ & ( \reg_file|registers[19][7]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|registers[27][7]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][7]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[23][7]~q\ & ( \reg_file|registers[19][7]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[27][7]~q\))) # (sinstruction_IFID(18) & (((\reg_file|registers[31][7]~q\ & sinstruction_IFID(19))))) ) ) 
-- ) # ( \reg_file|registers[23][7]~q\ & ( !\reg_file|registers[19][7]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][7]~q\ & ((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[31][7]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[23][7]~q\ & ( !\reg_file|registers[19][7]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[27][7]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][7]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[31][7]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[23][7]~q\,
	dataf => \reg_file|ALT_INV_registers[19][7]~q\,
	combout => \reg_file|Mux56~3_combout\);

-- Location: LABCELL_X51_Y14_N12
\reg_file|Mux56~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux56~4_combout\ = ( \reg_file|Mux56~1_combout\ & ( \reg_file|Mux56~3_combout\ & ( ((!sinstruction_IFID(17) & (\reg_file|Mux56~0_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux56~2_combout\)))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|Mux56~1_combout\ & ( \reg_file|Mux56~3_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux56~0_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux56~2_combout\))))) # (sinstruction_IFID(16) & 
-- (sinstruction_IFID(17))) ) ) ) # ( \reg_file|Mux56~1_combout\ & ( !\reg_file|Mux56~3_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux56~0_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux56~2_combout\))))) # 
-- (sinstruction_IFID(16) & (!sinstruction_IFID(17))) ) ) ) # ( !\reg_file|Mux56~1_combout\ & ( !\reg_file|Mux56~3_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux56~0_combout\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|Mux56~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux56~0_combout\,
	datad => \reg_file|ALT_INV_Mux56~2_combout\,
	datae => \reg_file|ALT_INV_Mux56~1_combout\,
	dataf => \reg_file|ALT_INV_Mux56~3_combout\,
	combout => \reg_file|Mux56~4_combout\);

-- Location: LABCELL_X50_Y16_N39
\reg_file|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~29_combout\ = ( \mux_writeregister|output[0]~0_combout\ & ( !\mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[3]~3_combout\ & (!\mux_writeregister|output[4]~4_combout\ & 
-- \mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~29_combout\);

-- Location: FF_X45_Y15_N14
\reg_file|registers[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][7]~q\);

-- Location: LABCELL_X48_Y14_N33
\reg_file|registers[4][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][7]~feeder_combout\ = ( \mux_jal|output[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[4][7]~feeder_combout\);

-- Location: LABCELL_X50_Y16_N45
\reg_file|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~28_combout\ = ( !\mux_writeregister|output[4]~4_combout\ & ( !\mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[0]~0_combout\ & (!\mux_writeregister|output[3]~3_combout\ & 
-- \mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datac => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~28_combout\);

-- Location: FF_X48_Y14_N35
\reg_file|registers[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][7]~q\);

-- Location: LABCELL_X50_Y16_N54
\reg_file|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~30_combout\ = ( !\mux_writeregister|output[0]~0_combout\ & ( \mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[3]~3_combout\ & (\mux_writeregister|output[2]~2_combout\ & 
-- !\mux_writeregister|output[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~30_combout\);

-- Location: FF_X48_Y18_N26
\reg_file|registers[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][7]~q\);

-- Location: LABCELL_X48_Y14_N24
\reg_file|registers[7][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][7]~feeder_combout\ = ( \mux_jal|output[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[7][7]~feeder_combout\);

-- Location: MLABCELL_X52_Y16_N30
\reg_file|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~31_combout\ = ( !\mux_writeregister|output[4]~4_combout\ & ( \mux_writeregister|output[2]~2_combout\ & ( (!\mux_writeregister|output[3]~3_combout\ & (\mux_writeregister|output[0]~0_combout\ & (\sregwrite_MEMWB~q\ & 
-- \mux_writeregister|output[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datab => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datac => \ALT_INV_sregwrite_MEMWB~q\,
	datad => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datae => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~31_combout\);

-- Location: FF_X48_Y14_N26
\reg_file|registers[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][7]~q\);

-- Location: LABCELL_X48_Y18_N27
\reg_file|Mux56~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux56~8_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[7][7]~q\ & ( (sinstruction_IFID(17)) # (\reg_file|registers[5][7]~q\) ) ) ) # ( !sinstruction_IFID(16) & ( \reg_file|registers[7][7]~q\ & ( (!sinstruction_IFID(17) & 
-- (\reg_file|registers[4][7]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][7]~q\))) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[7][7]~q\ & ( (\reg_file|registers[5][7]~q\ & !sinstruction_IFID(17)) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- !\reg_file|registers[7][7]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[4][7]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][7]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[4][7]~q\,
	datad => \reg_file|ALT_INV_registers[6][7]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[7][7]~q\,
	combout => \reg_file|Mux56~8_combout\);

-- Location: MLABCELL_X47_Y16_N6
\reg_file|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~24_combout\ = ( \mux_writeregister|output[2]~2_combout\ & ( !\mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[4]~4_combout\ & (!\mux_writeregister|output[0]~0_combout\ & 
-- \mux_writeregister|output[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datae => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~24_combout\);

-- Location: FF_X47_Y16_N35
\reg_file|registers[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][7]~q\);

-- Location: MLABCELL_X47_Y16_N57
\reg_file|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~26_combout\ = ( \mux_writeregister|output[2]~2_combout\ & ( \mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[3]~3_combout\ & (!\mux_writeregister|output[4]~4_combout\ & 
-- !\mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~26_combout\);

-- Location: FF_X47_Y16_N8
\reg_file|registers[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][7]~q\);

-- Location: MLABCELL_X47_Y16_N33
\reg_file|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~27_combout\ = ( \mux_writeregister|output[2]~2_combout\ & ( \mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[3]~3_combout\ & (!\mux_writeregister|output[4]~4_combout\ & 
-- \mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~27_combout\);

-- Location: FF_X47_Y16_N29
\reg_file|registers[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][7]~q\);

-- Location: MLABCELL_X52_Y14_N27
\reg_file|registers[13][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][7]~feeder_combout\ = \mux_jal|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[13][7]~feeder_combout\);

-- Location: LABCELL_X50_Y14_N33
\reg_file|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~25_combout\ = ( \mux_writeregister|output[0]~0_combout\ & ( !\mux_writeregister|output[1]~1_combout\ & ( (!\mux_writeregister|output[4]~4_combout\ & (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[3]~3_combout\ & 
-- \mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~25_combout\);

-- Location: FF_X52_Y14_N29
\reg_file|registers[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][7]~q\);

-- Location: MLABCELL_X47_Y16_N12
\reg_file|Mux56~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux56~7_combout\ = ( \reg_file|registers[15][7]~q\ & ( \reg_file|registers[13][7]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[12][7]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][7]~q\)))) # (sinstruction_IFID(16)) ) ) ) # 
-- ( !\reg_file|registers[15][7]~q\ & ( \reg_file|registers[13][7]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][7]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[14][7]~q\)))) ) ) ) 
-- # ( \reg_file|registers[15][7]~q\ & ( !\reg_file|registers[13][7]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & (\reg_file|registers[12][7]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[14][7]~q\)) # (sinstruction_IFID(16)))) ) ) ) 
-- # ( !\reg_file|registers[15][7]~q\ & ( !\reg_file|registers[13][7]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[12][7]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[12][7]~q\,
	datad => \reg_file|ALT_INV_registers[14][7]~q\,
	datae => \reg_file|ALT_INV_registers[15][7]~q\,
	dataf => \reg_file|ALT_INV_registers[13][7]~q\,
	combout => \reg_file|Mux56~7_combout\);

-- Location: LABCELL_X48_Y16_N36
\reg_file|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~22_combout\ = ( \mux_writeregister|output[1]~1_combout\ & ( !\mux_writeregister|output[2]~2_combout\ & ( (!\mux_writeregister|output[4]~4_combout\ & (!\mux_writeregister|output[3]~3_combout\ & (\sregwrite_MEMWB~q\ & 
-- !\mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \ALT_INV_sregwrite_MEMWB~q\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~22_combout\);

-- Location: FF_X45_Y15_N50
\reg_file|registers[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][7]~q\);

-- Location: LABCELL_X50_Y16_N18
\reg_file|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~21_combout\ = ( !\mux_writeregister|output[4]~4_combout\ & ( !\mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[0]~0_combout\ & (!\mux_writeregister|output[2]~2_combout\ & 
-- !\mux_writeregister|output[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datac => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datad => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datae => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~21_combout\);

-- Location: FF_X50_Y17_N23
\reg_file|registers[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][7]~q\);

-- Location: LABCELL_X45_Y15_N33
\reg_file|registers[3][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][7]~feeder_combout\ = \mux_jal|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[3][7]~feeder_combout\);

-- Location: LABCELL_X50_Y16_N3
\reg_file|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~23_combout\ = ( \mux_writeregister|output[1]~1_combout\ & ( !\mux_writeregister|output[2]~2_combout\ & ( (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[0]~0_combout\ & (!\mux_writeregister|output[3]~3_combout\ & 
-- !\mux_writeregister|output[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datac => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datad => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~23_combout\);

-- Location: FF_X45_Y15_N35
\reg_file|registers[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][7]~q\);

-- Location: LABCELL_X48_Y17_N36
\reg_file|Mux56~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux56~6_combout\ = ( \reg_file|registers[0][7]~q\ & ( \reg_file|registers[3][7]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|registers[1][7]~q\)))) # (sinstruction_IFID(17) & (((\reg_file|registers[2][7]~q\)) # 
-- (sinstruction_IFID(16)))) ) ) ) # ( !\reg_file|registers[0][7]~q\ & ( \reg_file|registers[3][7]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & ((\reg_file|registers[1][7]~q\)))) # (sinstruction_IFID(17) & (((\reg_file|registers[2][7]~q\)) # 
-- (sinstruction_IFID(16)))) ) ) ) # ( \reg_file|registers[0][7]~q\ & ( !\reg_file|registers[3][7]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|registers[1][7]~q\)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & 
-- (\reg_file|registers[2][7]~q\))) ) ) ) # ( !\reg_file|registers[0][7]~q\ & ( !\reg_file|registers[3][7]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & ((\reg_file|registers[1][7]~q\)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & 
-- (\reg_file|registers[2][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[2][7]~q\,
	datad => \reg_file|ALT_INV_registers[1][7]~q\,
	datae => \reg_file|ALT_INV_registers[0][7]~q\,
	dataf => \reg_file|ALT_INV_registers[3][7]~q\,
	combout => \reg_file|Mux56~6_combout\);

-- Location: LABCELL_X51_Y16_N12
\reg_file|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~16_combout\ = ( \mux_writeregister|output[3]~3_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[0]~0_combout\ & (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[1]~1_combout\ & 
-- !\mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~16_combout\);

-- Location: FF_X43_Y18_N44
\reg_file|registers[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][7]~q\);

-- Location: LABCELL_X50_Y18_N9
\reg_file|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~19_combout\ = ( \mux_writeregister|output[0]~0_combout\ & ( \mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[4]~4_combout\ & (\mux_writeregister|output[3]~3_combout\ & 
-- !\mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datac => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~19_combout\);

-- Location: FF_X43_Y18_N32
\reg_file|registers[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][7]~q\);

-- Location: LABCELL_X43_Y18_N36
\reg_file|registers[10][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][7]~feeder_combout\ = ( \mux_jal|output[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[10][7]~feeder_combout\);

-- Location: LABCELL_X48_Y16_N30
\reg_file|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~18_combout\ = ( \mux_writeregister|output[1]~1_combout\ & ( !\mux_writeregister|output[2]~2_combout\ & ( (!\mux_writeregister|output[4]~4_combout\ & (\mux_writeregister|output[3]~3_combout\ & (\sregwrite_MEMWB~q\ & 
-- !\mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \ALT_INV_sregwrite_MEMWB~q\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|Decoder0~18_combout\);

-- Location: FF_X43_Y18_N38
\reg_file|registers[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][7]~q\);

-- Location: LABCELL_X50_Y18_N45
\reg_file|registers[9][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][7]~feeder_combout\ = ( \mux_jal|output[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[9][7]~feeder_combout\);

-- Location: LABCELL_X50_Y18_N24
\reg_file|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~17_combout\ = ( !\mux_writeregister|output[2]~2_combout\ & ( !\mux_writeregister|output[1]~1_combout\ & ( (\sregwrite_MEMWB~q\ & (\mux_writeregister|output[3]~3_combout\ & (!\mux_writeregister|output[4]~4_combout\ & 
-- \mux_writeregister|output[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sregwrite_MEMWB~q\,
	datab => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datac => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	datad => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datae => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	dataf => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|Decoder0~17_combout\);

-- Location: FF_X50_Y18_N47
\reg_file|registers[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][7]~q\);

-- Location: LABCELL_X43_Y18_N33
\reg_file|Mux56~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux56~5_combout\ = ( \reg_file|registers[10][7]~q\ & ( \reg_file|registers[9][7]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[8][7]~q\))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|registers[11][7]~q\)))) ) ) ) # ( !\reg_file|registers[10][7]~q\ & ( \reg_file|registers[9][7]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[8][7]~q\ & ((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|registers[11][7]~q\)))) ) ) ) # ( \reg_file|registers[10][7]~q\ & ( !\reg_file|registers[9][7]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[8][7]~q\))) # (sinstruction_IFID(16) & 
-- (((\reg_file|registers[11][7]~q\ & sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[10][7]~q\ & ( !\reg_file|registers[9][7]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[8][7]~q\ & ((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (((\reg_file|registers[11][7]~q\ & sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[8][7]~q\,
	datac => \reg_file|ALT_INV_registers[11][7]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[10][7]~q\,
	dataf => \reg_file|ALT_INV_registers[9][7]~q\,
	combout => \reg_file|Mux56~5_combout\);

-- Location: MLABCELL_X47_Y18_N48
\reg_file|Mux56~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux56~9_combout\ = ( \reg_file|Mux56~6_combout\ & ( \reg_file|Mux56~5_combout\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|Mux56~8_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux56~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux56~6_combout\ & ( \reg_file|Mux56~5_combout\ & ( (!sinstruction_IFID(19) & (\reg_file|Mux56~8_combout\ & ((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|Mux56~7_combout\)))) ) ) ) # ( 
-- \reg_file|Mux56~6_combout\ & ( !\reg_file|Mux56~5_combout\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|Mux56~8_combout\))) # (sinstruction_IFID(19) & (((\reg_file|Mux56~7_combout\ & sinstruction_IFID(18))))) ) ) ) # ( 
-- !\reg_file|Mux56~6_combout\ & ( !\reg_file|Mux56~5_combout\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|Mux56~8_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux56~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux56~8_combout\,
	datab => \reg_file|ALT_INV_Mux56~7_combout\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_Mux56~6_combout\,
	dataf => \reg_file|ALT_INV_Mux56~5_combout\,
	combout => \reg_file|Mux56~9_combout\);

-- Location: LABCELL_X57_Y18_N30
\reg_file|Mux56~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux56~10_combout\ = ( \reg_file|Mux56~4_combout\ & ( \reg_file|Mux56~9_combout\ ) ) # ( !\reg_file|Mux56~4_combout\ & ( \reg_file|Mux56~9_combout\ & ( !sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux56~4_combout\ & ( !\reg_file|Mux56~9_combout\ & 
-- ( sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux56~4_combout\,
	dataf => \reg_file|ALT_INV_Mux56~9_combout\,
	combout => \reg_file|Mux56~10_combout\);

-- Location: LABCELL_X57_Y18_N45
\sreaddata2_IDEX[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX[7]~feeder_combout\ = ( \reg_file|Mux56~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux56~10_combout\,
	combout => \sreaddata2_IDEX[7]~feeder_combout\);

-- Location: FF_X57_Y18_N47
\sreaddata2_IDEX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX[7]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(7));

-- Location: MLABCELL_X59_Y16_N6
\forward|Mux49~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux49~6_combout\ = ( \forward|process_0~0_combout\ & ( \forward|Mux49~2_combout\ & ( (\forward|Mux49~3_combout\ & (\forward|Mux49~4_combout\ & ((!\forward|Mux49~1_combout\) # (!\forward|Mux49~0_combout\)))) ) ) ) # ( \forward|process_0~0_combout\ 
-- & ( !\forward|Mux49~2_combout\ & ( (\forward|Mux49~3_combout\ & \forward|Mux49~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000001000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~3_combout\,
	datab => \forward|ALT_INV_Mux49~4_combout\,
	datac => \forward|ALT_INV_Mux49~1_combout\,
	datad => \forward|ALT_INV_Mux49~0_combout\,
	datae => \forward|ALT_INV_process_0~0_combout\,
	dataf => \forward|ALT_INV_Mux49~2_combout\,
	combout => \forward|Mux49~6_combout\);

-- Location: FF_X59_Y16_N11
\salumainresult_EXMEM[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(7));

-- Location: MLABCELL_X59_Y16_N0
\forward|Mux56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux56~1_combout\ = ( \alu_main|Result\(7) & ( (salumainresult_EXMEM(7)) # (\forward|Mux49~6_combout\) ) ) # ( !\alu_main|Result\(7) & ( (!\forward|Mux49~6_combout\ & salumainresult_EXMEM(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux49~6_combout\,
	datad => ALT_INV_salumainresult_EXMEM(7),
	dataf => \alu_main|ALT_INV_Result\(7),
	combout => \forward|Mux56~1_combout\);

-- Location: FF_X57_Y16_N35
\sinstruction_IFID[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(21));

-- Location: FF_X57_Y16_N2
\sreadreg1_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreadreg1_IDEX(0));

-- Location: FF_X57_Y16_N4
\sreadreg1_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(23),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreadreg1_IDEX(2));

-- Location: FF_X56_Y16_N47
\sreadreg1_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreadreg1_IDEX(1));

-- Location: LABCELL_X57_Y16_N3
\forward|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux31~2_combout\ = ( sreadreg1_IDEX(2) & ( sreadreg1_IDEX(1) & ( (swriteregister_MEMWB(1) & (swriteregister_MEMWB(2) & (!sreadreg1_IDEX(0) $ (swriteregister_MEMWB(0))))) ) ) ) # ( !sreadreg1_IDEX(2) & ( sreadreg1_IDEX(1) & ( 
-- (swriteregister_MEMWB(1) & (!swriteregister_MEMWB(2) & (!sreadreg1_IDEX(0) $ (swriteregister_MEMWB(0))))) ) ) ) # ( sreadreg1_IDEX(2) & ( !sreadreg1_IDEX(1) & ( (!swriteregister_MEMWB(1) & (swriteregister_MEMWB(2) & (!sreadreg1_IDEX(0) $ 
-- (swriteregister_MEMWB(0))))) ) ) ) # ( !sreadreg1_IDEX(2) & ( !sreadreg1_IDEX(1) & ( (!swriteregister_MEMWB(1) & (!swriteregister_MEMWB(2) & (!sreadreg1_IDEX(0) $ (swriteregister_MEMWB(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000000001001000000001001000000000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreadreg1_IDEX(0),
	datab => ALT_INV_swriteregister_MEMWB(0),
	datac => ALT_INV_swriteregister_MEMWB(1),
	datad => ALT_INV_swriteregister_MEMWB(2),
	datae => ALT_INV_sreadreg1_IDEX(2),
	dataf => ALT_INV_sreadreg1_IDEX(1),
	combout => \forward|Mux31~2_combout\);

-- Location: LABCELL_X57_Y16_N39
\forward|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux31~0_combout\ = ( swriteregister_EXMEM(0) & ( sreadreg1_IDEX(1) & ( (sreadreg1_IDEX(0) & (swriteregister_EXMEM(1) & (!swriteregister_EXMEM(2) $ (sreadreg1_IDEX(2))))) ) ) ) # ( !swriteregister_EXMEM(0) & ( sreadreg1_IDEX(1) & ( 
-- (!sreadreg1_IDEX(0) & (swriteregister_EXMEM(1) & (!swriteregister_EXMEM(2) $ (sreadreg1_IDEX(2))))) ) ) ) # ( swriteregister_EXMEM(0) & ( !sreadreg1_IDEX(1) & ( (sreadreg1_IDEX(0) & (!swriteregister_EXMEM(1) & (!swriteregister_EXMEM(2) $ 
-- (sreadreg1_IDEX(2))))) ) ) ) # ( !swriteregister_EXMEM(0) & ( !sreadreg1_IDEX(1) & ( (!sreadreg1_IDEX(0) & (!swriteregister_EXMEM(1) & (!swriteregister_EXMEM(2) $ (sreadreg1_IDEX(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreadreg1_IDEX(0),
	datab => ALT_INV_swriteregister_EXMEM(2),
	datac => ALT_INV_swriteregister_EXMEM(1),
	datad => ALT_INV_sreadreg1_IDEX(2),
	datae => ALT_INV_swriteregister_EXMEM(0),
	dataf => ALT_INV_sreadreg1_IDEX(1),
	combout => \forward|Mux31~0_combout\);

-- Location: FF_X56_Y16_N29
\sreadreg1_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreadreg1_IDEX(3));

-- Location: FF_X56_Y16_N50
\sreadreg1_IDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => sinstruction_IFID(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreadreg1_IDEX(4));

-- Location: LABCELL_X56_Y16_N6
\forward|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux31~3_combout\ = ( sreadreg1_IDEX(4) & ( (swriteregister_MEMWB(4) & (!sreadreg1_IDEX(3) $ (swriteregister_MEMWB(3)))) ) ) # ( !sreadreg1_IDEX(4) & ( (!swriteregister_MEMWB(4) & (!sreadreg1_IDEX(3) $ (swriteregister_MEMWB(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreadreg1_IDEX(3),
	datac => ALT_INV_swriteregister_MEMWB(4),
	datad => ALT_INV_swriteregister_MEMWB(3),
	dataf => ALT_INV_sreadreg1_IDEX(4),
	combout => \forward|Mux31~3_combout\);

-- Location: LABCELL_X57_Y16_N51
\forward|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux31~1_combout\ = ( sreadreg1_IDEX(3) & ( (swriteregister_EXMEM(3) & (!swriteregister_EXMEM(4) $ (sreadreg1_IDEX(4)))) ) ) # ( !sreadreg1_IDEX(3) & ( (!swriteregister_EXMEM(3) & (!swriteregister_EXMEM(4) $ (sreadreg1_IDEX(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_swriteregister_EXMEM(4),
	datac => ALT_INV_sreadreg1_IDEX(4),
	datad => ALT_INV_swriteregister_EXMEM(3),
	dataf => ALT_INV_sreadreg1_IDEX(3),
	combout => \forward|Mux31~1_combout\);

-- Location: LABCELL_X57_Y16_N24
\forward|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux31~5_combout\ = ( \forward|Mux31~3_combout\ & ( \forward|Mux31~1_combout\ & ( (\forward|Mux31~2_combout\ & (\forward|process_0~0_combout\ & ((!\forward|Mux31~0_combout\) # (!\forward|Mux49~0_combout\)))) ) ) ) # ( \forward|Mux31~3_combout\ & ( 
-- !\forward|Mux31~1_combout\ & ( (\forward|Mux31~2_combout\ & \forward|process_0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~2_combout\,
	datab => \forward|ALT_INV_Mux31~0_combout\,
	datac => \forward|ALT_INV_process_0~0_combout\,
	datad => \forward|ALT_INV_Mux49~0_combout\,
	datae => \forward|ALT_INV_Mux31~3_combout\,
	dataf => \forward|ALT_INV_Mux31~1_combout\,
	combout => \forward|Mux31~5_combout\);

-- Location: LABCELL_X57_Y16_N54
\forward|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux31~4_combout\ = ( \forward|Mux31~2_combout\ & ( \forward|Mux31~1_combout\ & ( (!\forward|Mux31~3_combout\ & ((!\forward|Mux49~0_combout\) # ((!\forward|Mux31~0_combout\)))) # (\forward|Mux31~3_combout\ & (!\forward|process_0~0_combout\ & 
-- ((!\forward|Mux49~0_combout\) # (!\forward|Mux31~0_combout\)))) ) ) ) # ( !\forward|Mux31~2_combout\ & ( \forward|Mux31~1_combout\ & ( (!\forward|Mux49~0_combout\) # (!\forward|Mux31~0_combout\) ) ) ) # ( \forward|Mux31~2_combout\ & ( 
-- !\forward|Mux31~1_combout\ & ( (!\forward|Mux31~3_combout\) # (!\forward|process_0~0_combout\) ) ) ) # ( !\forward|Mux31~2_combout\ & ( !\forward|Mux31~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110101111101011111111110011001111101011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~3_combout\,
	datab => \forward|ALT_INV_Mux49~0_combout\,
	datac => \forward|ALT_INV_process_0~0_combout\,
	datad => \forward|ALT_INV_Mux31~0_combout\,
	datae => \forward|ALT_INV_Mux31~2_combout\,
	dataf => \forward|ALT_INV_Mux31~1_combout\,
	combout => \forward|Mux31~4_combout\);

-- Location: LABCELL_X60_Y14_N30
\forward|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux24~0_combout\ = ( \forward|Mux31~4_combout\ & ( sreaddata1_IDEX(7) ) ) # ( !\forward|Mux31~4_combout\ & ( (!\forward|Mux31~5_combout\ & (salumainresult_EXMEM(7))) # (\forward|Mux31~5_combout\ & ((\alu_main|Result\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(7),
	datab => ALT_INV_salumainresult_EXMEM(7),
	datac => \alu_main|ALT_INV_Result\(7),
	datad => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \forward|ALT_INV_Mux31~4_combout\,
	combout => \forward|Mux24~0_combout\);

-- Location: FF_X62_Y14_N20
\spc_EXMEM[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(6));

-- Location: FF_X60_Y15_N5
\spc_MEMWB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(6));

-- Location: FF_X59_Y17_N26
\sinstruction_IFID[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(9),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(9));

-- Location: FF_X60_Y16_N32
\sinstruction_IFID[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(8),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(8));

-- Location: FF_X60_Y16_N59
\sinstruction_IFID[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(6));

-- Location: LABCELL_X64_Y12_N42
\alu_main|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~4_combout\ = ( salucontrol_IDEX(0) & ( salucontrol_IDEX(2) ) ) # ( salucontrol_IDEX(0) & ( !salucontrol_IDEX(2) & ( !salucontrol_IDEX(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(3),
	datae => ALT_INV_salucontrol_IDEX(0),
	dataf => ALT_INV_salucontrol_IDEX(2),
	combout => \alu_main|Mux1~4_combout\);

-- Location: FF_X61_Y19_N29
\spc_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(3));

-- Location: FF_X59_Y17_N34
\spc_EXMEM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(3));

-- Location: FF_X59_Y17_N5
\spc_MEMWB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(3));

-- Location: LABCELL_X55_Y17_N6
\mux_jal|output[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[3]~3_combout\ = ( \sjal_MEMWB~q\ & ( \alu_main|Result\(3) & ( spc_MEMWB(3) ) ) ) # ( !\sjal_MEMWB~q\ & ( \alu_main|Result\(3) ) ) # ( \sjal_MEMWB~q\ & ( !\alu_main|Result\(3) & ( spc_MEMWB(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_MEMWB(3),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(3),
	combout => \mux_jal|output[3]~3_combout\);

-- Location: LABCELL_X48_Y12_N36
\reg_file|registers[28][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[28][3]~feeder_combout\);

-- Location: FF_X48_Y12_N38
\reg_file|registers[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][3]~q\);

-- Location: FF_X53_Y16_N20
\reg_file|registers[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][3]~q\);

-- Location: FF_X53_Y16_N50
\reg_file|registers[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][3]~q\);

-- Location: LABCELL_X46_Y11_N9
\reg_file|registers[24][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[24][3]~feeder_combout\);

-- Location: FF_X46_Y11_N10
\reg_file|registers[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][3]~q\);

-- Location: LABCELL_X53_Y16_N48
\reg_file|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux28~0_combout\ = ( \reg_file|registers[16][3]~q\ & ( \reg_file|registers[24][3]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|registers[20][3]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[28][3]~q\))) ) ) ) 
-- # ( !\reg_file|registers[16][3]~q\ & ( \reg_file|registers[24][3]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[20][3]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[28][3]~q\)))) ) ) ) # ( \reg_file|registers[16][3]~q\ & ( !\reg_file|registers[24][3]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][3]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[28][3]~q\)))) ) ) ) # ( !\reg_file|registers[16][3]~q\ & ( !\reg_file|registers[24][3]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][3]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[28][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][3]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[20][3]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[16][3]~q\,
	dataf => \reg_file|ALT_INV_registers[24][3]~q\,
	combout => \reg_file|Mux28~0_combout\);

-- Location: FF_X52_Y12_N14
\reg_file|registers[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][3]~q\);

-- Location: FF_X52_Y12_N32
\reg_file|registers[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][3]~q\);

-- Location: FF_X52_Y12_N56
\reg_file|registers[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][3]~q\);

-- Location: FF_X50_Y12_N23
\reg_file|registers[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][3]~q\);

-- Location: MLABCELL_X52_Y12_N24
\reg_file|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux28~2_combout\ = ( \reg_file|registers[22][3]~q\ & ( \reg_file|registers[18][3]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[26][3]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][3]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[22][3]~q\ & ( \reg_file|registers[18][3]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[26][3]~q\))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24) & \reg_file|registers[30][3]~q\)))) ) ) 
-- ) # ( \reg_file|registers[22][3]~q\ & ( !\reg_file|registers[18][3]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[26][3]~q\ & (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[30][3]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[22][3]~q\ & ( !\reg_file|registers[18][3]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[26][3]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[26][3]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[30][3]~q\,
	datae => \reg_file|ALT_INV_registers[22][3]~q\,
	dataf => \reg_file|ALT_INV_registers[18][3]~q\,
	combout => \reg_file|Mux28~2_combout\);

-- Location: FF_X50_Y13_N44
\reg_file|registers[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][3]~q\);

-- Location: FF_X55_Y14_N14
\reg_file|registers[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][3]~q\);

-- Location: FF_X55_Y14_N35
\reg_file|registers[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][3]~q\);

-- Location: MLABCELL_X52_Y13_N9
\reg_file|registers[25][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][3]~feeder_combout\ = \mux_jal|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[25][3]~feeder_combout\);

-- Location: FF_X52_Y13_N11
\reg_file|registers[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][3]~q\);

-- Location: LABCELL_X55_Y14_N33
\reg_file|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux28~1_combout\ = ( \reg_file|registers[17][3]~q\ & ( \reg_file|registers[25][3]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|registers[21][3]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[29][3]~q\))) ) ) ) 
-- # ( !\reg_file|registers[17][3]~q\ & ( \reg_file|registers[25][3]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[21][3]~q\ & sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[29][3]~q\))) ) ) 
-- ) # ( \reg_file|registers[17][3]~q\ & ( !\reg_file|registers[25][3]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|registers[21][3]~q\)))) # (sinstruction_IFID(24) & (\reg_file|registers[29][3]~q\ & ((sinstruction_IFID(23))))) ) 
-- ) ) # ( !\reg_file|registers[17][3]~q\ & ( !\reg_file|registers[25][3]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[21][3]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[29][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[29][3]~q\,
	datab => \reg_file|ALT_INV_registers[21][3]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[17][3]~q\,
	dataf => \reg_file|ALT_INV_registers[25][3]~q\,
	combout => \reg_file|Mux28~1_combout\);

-- Location: FF_X46_Y13_N23
\reg_file|registers[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][3]~q\);

-- Location: FF_X46_Y13_N8
\reg_file|registers[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][3]~q\);

-- Location: FF_X46_Y13_N26
\reg_file|registers[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][3]~q\);

-- Location: FF_X55_Y14_N8
\reg_file|registers[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][3]~q\);

-- Location: LABCELL_X46_Y13_N27
\reg_file|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux28~3_combout\ = ( \reg_file|registers[23][3]~q\ & ( sinstruction_IFID(23) & ( (!sinstruction_IFID(24)) # (\reg_file|registers[31][3]~q\) ) ) ) # ( !\reg_file|registers[23][3]~q\ & ( sinstruction_IFID(23) & ( (sinstruction_IFID(24) & 
-- \reg_file|registers[31][3]~q\) ) ) ) # ( \reg_file|registers[23][3]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[19][3]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[27][3]~q\))) ) ) ) # ( 
-- !\reg_file|registers[23][3]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[19][3]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[27][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][3]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[31][3]~q\,
	datad => \reg_file|ALT_INV_registers[27][3]~q\,
	datae => \reg_file|ALT_INV_registers[23][3]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \reg_file|Mux28~3_combout\);

-- Location: LABCELL_X55_Y17_N42
\reg_file|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux28~4_combout\ = ( \reg_file|Mux28~1_combout\ & ( \reg_file|Mux28~3_combout\ & ( ((!sinstruction_IFID(22) & (\reg_file|Mux28~0_combout\)) # (sinstruction_IFID(22) & ((\reg_file|Mux28~2_combout\)))) # (sinstruction_IFID(21)) ) ) ) # ( 
-- !\reg_file|Mux28~1_combout\ & ( \reg_file|Mux28~3_combout\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21) & (\reg_file|Mux28~0_combout\))) # (sinstruction_IFID(22) & (((\reg_file|Mux28~2_combout\)) # (sinstruction_IFID(21)))) ) ) ) # ( 
-- \reg_file|Mux28~1_combout\ & ( !\reg_file|Mux28~3_combout\ & ( (!sinstruction_IFID(22) & (((\reg_file|Mux28~0_combout\)) # (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & ((\reg_file|Mux28~2_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux28~1_combout\ & ( !\reg_file|Mux28~3_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|Mux28~0_combout\)) # (sinstruction_IFID(22) & ((\reg_file|Mux28~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_Mux28~0_combout\,
	datad => \reg_file|ALT_INV_Mux28~2_combout\,
	datae => \reg_file|ALT_INV_Mux28~1_combout\,
	dataf => \reg_file|ALT_INV_Mux28~3_combout\,
	combout => \reg_file|Mux28~4_combout\);

-- Location: FF_X53_Y15_N56
\reg_file|registers[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][3]~q\);

-- Location: FF_X53_Y15_N10
\reg_file|registers[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][3]~q\);

-- Location: FF_X53_Y17_N14
\reg_file|registers[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][3]~q\);

-- Location: FF_X53_Y15_N20
\reg_file|registers[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][3]~q\);

-- Location: LABCELL_X53_Y15_N21
\reg_file|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux28~8_combout\ = ( \reg_file|registers[7][3]~q\ & ( \reg_file|registers[5][3]~q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[4][3]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][3]~q\))) # (sinstruction_IFID(21)) ) ) ) # ( 
-- !\reg_file|registers[7][3]~q\ & ( \reg_file|registers[5][3]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[4][3]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][3]~q\)))) # (sinstruction_IFID(21) & 
-- (((!sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[7][3]~q\ & ( !\reg_file|registers[5][3]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[4][3]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][3]~q\)))) 
-- # (sinstruction_IFID(21) & (((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[7][3]~q\ & ( !\reg_file|registers[5][3]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[4][3]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[6][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][3]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[4][3]~q\,
	datae => \reg_file|ALT_INV_registers[7][3]~q\,
	dataf => \reg_file|ALT_INV_registers[5][3]~q\,
	combout => \reg_file|Mux28~8_combout\);

-- Location: FF_X47_Y17_N14
\reg_file|registers[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][3]~q\);

-- Location: FF_X47_Y20_N11
\reg_file|registers[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][3]~q\);

-- Location: LABCELL_X42_Y14_N12
\reg_file|registers[8][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[8][3]~feeder_combout\);

-- Location: FF_X42_Y14_N14
\reg_file|registers[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][3]~q\);

-- Location: FF_X47_Y20_N50
\reg_file|registers[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][3]~q\);

-- Location: MLABCELL_X47_Y17_N33
\reg_file|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux28~5_combout\ = ( \reg_file|registers[8][3]~q\ & ( \reg_file|registers[11][3]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[9][3]~q\)))) # (sinstruction_IFID(22) & (((\reg_file|registers[10][3]~q\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|registers[8][3]~q\ & ( \reg_file|registers[11][3]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|registers[9][3]~q\)))) # (sinstruction_IFID(22) & (((\reg_file|registers[10][3]~q\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( \reg_file|registers[8][3]~q\ & ( !\reg_file|registers[11][3]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[9][3]~q\)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- (\reg_file|registers[10][3]~q\))) ) ) ) # ( !\reg_file|registers[8][3]~q\ & ( !\reg_file|registers[11][3]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|registers[9][3]~q\)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- (\reg_file|registers[10][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[10][3]~q\,
	datad => \reg_file|ALT_INV_registers[9][3]~q\,
	datae => \reg_file|ALT_INV_registers[8][3]~q\,
	dataf => \reg_file|ALT_INV_registers[11][3]~q\,
	combout => \reg_file|Mux28~5_combout\);

-- Location: FF_X47_Y16_N43
\reg_file|registers[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][3]~q\);

-- Location: FF_X47_Y16_N41
\reg_file|registers[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][3]~q\);

-- Location: FF_X47_Y16_N56
\reg_file|registers[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][3]~q\);

-- Location: MLABCELL_X52_Y14_N42
\reg_file|registers[13][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][3]~feeder_combout\ = ( \mux_jal|output[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[3]~3_combout\,
	combout => \reg_file|registers[13][3]~feeder_combout\);

-- Location: FF_X52_Y14_N44
\reg_file|registers[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][3]~q\);

-- Location: MLABCELL_X47_Y19_N45
\reg_file|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux28~7_combout\ = ( \reg_file|registers[15][3]~q\ & ( \reg_file|registers[13][3]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[12][3]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][3]~q\)))) # (sinstruction_IFID(21)) ) ) ) # 
-- ( !\reg_file|registers[15][3]~q\ & ( \reg_file|registers[13][3]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][3]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][3]~q\))))) # (sinstruction_IFID(21) & 
-- (!sinstruction_IFID(22))) ) ) ) # ( \reg_file|registers[15][3]~q\ & ( !\reg_file|registers[13][3]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][3]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][3]~q\))))) 
-- # (sinstruction_IFID(21) & (sinstruction_IFID(22))) ) ) ) # ( !\reg_file|registers[15][3]~q\ & ( !\reg_file|registers[13][3]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][3]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[14][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[12][3]~q\,
	datad => \reg_file|ALT_INV_registers[14][3]~q\,
	datae => \reg_file|ALT_INV_registers[15][3]~q\,
	dataf => \reg_file|ALT_INV_registers[13][3]~q\,
	combout => \reg_file|Mux28~7_combout\);

-- Location: FF_X43_Y17_N32
\reg_file|registers[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][3]~q\);

-- Location: FF_X43_Y16_N44
\reg_file|registers[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][3]~q\);

-- Location: FF_X45_Y17_N17
\reg_file|registers[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][3]~q\);

-- Location: LABCELL_X46_Y18_N45
\reg_file|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~20_combout\ = ( !\mux_writeregister|output[1]~1_combout\ & ( !\mux_writeregister|output[4]~4_combout\ & ( (!\mux_writeregister|output[3]~3_combout\ & (\sregwrite_MEMWB~q\ & (!\mux_writeregister|output[0]~0_combout\ & 
-- !\mux_writeregister|output[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_writeregister|ALT_INV_output[3]~3_combout\,
	datab => \ALT_INV_sregwrite_MEMWB~q\,
	datac => \mux_writeregister|ALT_INV_output[0]~0_combout\,
	datad => \mux_writeregister|ALT_INV_output[2]~2_combout\,
	datae => \mux_writeregister|ALT_INV_output[1]~1_combout\,
	dataf => \mux_writeregister|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|Decoder0~20_combout\);

-- Location: FF_X53_Y18_N41
\reg_file|registers[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][3]~q\);

-- Location: LABCELL_X43_Y17_N33
\reg_file|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux28~6_combout\ = ( \reg_file|registers[1][3]~q\ & ( \reg_file|registers[0][3]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & (\reg_file|registers[2][3]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[3][3]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[1][3]~q\ & ( \reg_file|registers[0][3]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[2][3]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[3][3]~q\))))) ) ) ) # ( \reg_file|registers[1][3]~q\ & ( !\reg_file|registers[0][3]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[2][3]~q\)) # 
-- (sinstruction_IFID(21) & ((\reg_file|registers[3][3]~q\))))) ) ) ) # ( !\reg_file|registers[1][3]~q\ & ( !\reg_file|registers[0][3]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[2][3]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[3][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[2][3]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[3][3]~q\,
	datae => \reg_file|ALT_INV_registers[1][3]~q\,
	dataf => \reg_file|ALT_INV_registers[0][3]~q\,
	combout => \reg_file|Mux28~6_combout\);

-- Location: LABCELL_X46_Y17_N18
\reg_file|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux28~9_combout\ = ( \reg_file|Mux28~7_combout\ & ( \reg_file|Mux28~6_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|Mux28~5_combout\)))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))) # 
-- (\reg_file|Mux28~8_combout\))) ) ) ) # ( !\reg_file|Mux28~7_combout\ & ( \reg_file|Mux28~6_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|Mux28~5_combout\)))) # (sinstruction_IFID(23) & (\reg_file|Mux28~8_combout\ & 
-- ((!sinstruction_IFID(24))))) ) ) ) # ( \reg_file|Mux28~7_combout\ & ( !\reg_file|Mux28~6_combout\ & ( (!sinstruction_IFID(23) & (((\reg_file|Mux28~5_combout\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))) # 
-- (\reg_file|Mux28~8_combout\))) ) ) ) # ( !\reg_file|Mux28~7_combout\ & ( !\reg_file|Mux28~6_combout\ & ( (!sinstruction_IFID(23) & (((\reg_file|Mux28~5_combout\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (\reg_file|Mux28~8_combout\ & 
-- ((!sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux28~8_combout\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_Mux28~5_combout\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_Mux28~7_combout\,
	dataf => \reg_file|ALT_INV_Mux28~6_combout\,
	combout => \reg_file|Mux28~9_combout\);

-- Location: LABCELL_X55_Y17_N33
\reg_file|Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux28~10_combout\ = ( sinstruction_IFID(25) & ( \reg_file|Mux28~9_combout\ & ( \reg_file|Mux28~4_combout\ ) ) ) # ( !sinstruction_IFID(25) & ( \reg_file|Mux28~9_combout\ ) ) # ( sinstruction_IFID(25) & ( !\reg_file|Mux28~9_combout\ & ( 
-- \reg_file|Mux28~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Mux28~4_combout\,
	datae => ALT_INV_sinstruction_IFID(25),
	dataf => \reg_file|ALT_INV_Mux28~9_combout\,
	combout => \reg_file|Mux28~10_combout\);

-- Location: LABCELL_X55_Y17_N18
\sreaddata1_IDEX[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX[3]~feeder_combout\ = ( \reg_file|Mux28~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux28~10_combout\,
	combout => \sreaddata1_IDEX[3]~feeder_combout\);

-- Location: FF_X55_Y17_N20
\sreaddata1_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX[3]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(3));

-- Location: LABCELL_X57_Y17_N42
\forward|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux28~0_combout\ = ( \forward|Mux31~4_combout\ & ( \alu_main|Result\(3) & ( sreaddata1_IDEX(3) ) ) ) # ( !\forward|Mux31~4_combout\ & ( \alu_main|Result\(3) & ( (salumainresult_EXMEM(3)) # (\forward|Mux31~5_combout\) ) ) ) # ( 
-- \forward|Mux31~4_combout\ & ( !\alu_main|Result\(3) & ( sreaddata1_IDEX(3) ) ) ) # ( !\forward|Mux31~4_combout\ & ( !\alu_main|Result\(3) & ( (!\forward|Mux31~5_combout\ & salumainresult_EXMEM(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010101010101010100001111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(3),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => ALT_INV_salumainresult_EXMEM(3),
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Result\(3),
	combout => \forward|Mux28~0_combout\);

-- Location: LABCELL_X53_Y14_N0
\reg_file|Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux60~1_combout\ = ( \reg_file|registers[29][3]~q\ & ( sinstruction_IFID(19) & ( (\reg_file|registers[25][3]~q\) # (sinstruction_IFID(18)) ) ) ) # ( !\reg_file|registers[29][3]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & 
-- \reg_file|registers[25][3]~q\) ) ) ) # ( \reg_file|registers[29][3]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[17][3]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[21][3]~q\)) ) ) ) # ( 
-- !\reg_file|registers[29][3]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[17][3]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[21][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[21][3]~q\,
	datac => \reg_file|ALT_INV_registers[25][3]~q\,
	datad => \reg_file|ALT_INV_registers[17][3]~q\,
	datae => \reg_file|ALT_INV_registers[29][3]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \reg_file|Mux60~1_combout\);

-- Location: MLABCELL_X52_Y12_N21
\reg_file|Mux60~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux60~2_combout\ = ( \reg_file|registers[22][3]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[26][3]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[30][3]~q\)) ) ) ) # ( !\reg_file|registers[22][3]~q\ & 
-- ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[26][3]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[30][3]~q\)) ) ) ) # ( \reg_file|registers[22][3]~q\ & ( !sinstruction_IFID(19) & ( (sinstruction_IFID(18)) # 
-- (\reg_file|registers[18][3]~q\) ) ) ) # ( !\reg_file|registers[22][3]~q\ & ( !sinstruction_IFID(19) & ( (\reg_file|registers[18][3]~q\ & !sinstruction_IFID(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][3]~q\,
	datab => \reg_file|ALT_INV_registers[30][3]~q\,
	datac => \reg_file|ALT_INV_registers[26][3]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[22][3]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \reg_file|Mux60~2_combout\);

-- Location: LABCELL_X53_Y16_N3
\reg_file|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux60~0_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[24][3]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][3]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][3]~q\))) ) ) ) # ( !sinstruction_IFID(18) & ( 
-- \reg_file|registers[24][3]~q\ & ( (\reg_file|registers[16][3]~q\) # (sinstruction_IFID(19)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[24][3]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][3]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[28][3]~q\))) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[24][3]~q\ & ( (!sinstruction_IFID(19) & \reg_file|registers[16][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][3]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[16][3]~q\,
	datad => \reg_file|ALT_INV_registers[28][3]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[24][3]~q\,
	combout => \reg_file|Mux60~0_combout\);

-- Location: LABCELL_X46_Y13_N9
\reg_file|Mux60~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux60~3_combout\ = ( \reg_file|registers[23][3]~q\ & ( \reg_file|registers[27][3]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|registers[19][3]~q\))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # 
-- (\reg_file|registers[31][3]~q\)))) ) ) ) # ( !\reg_file|registers[23][3]~q\ & ( \reg_file|registers[27][3]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|registers[19][3]~q\))) # (sinstruction_IFID(18) & 
-- (((\reg_file|registers[31][3]~q\ & sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[23][3]~q\ & ( !\reg_file|registers[27][3]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[19][3]~q\ & ((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19)) # (\reg_file|registers[31][3]~q\)))) ) ) ) # ( !\reg_file|registers[23][3]~q\ & ( !\reg_file|registers[27][3]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[19][3]~q\ & ((!sinstruction_IFID(19))))) # 
-- (sinstruction_IFID(18) & (((\reg_file|registers[31][3]~q\ & sinstruction_IFID(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][3]~q\,
	datab => \reg_file|ALT_INV_registers[31][3]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[23][3]~q\,
	dataf => \reg_file|ALT_INV_registers[27][3]~q\,
	combout => \reg_file|Mux60~3_combout\);

-- Location: MLABCELL_X52_Y16_N0
\reg_file|Mux60~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux60~4_combout\ = ( \reg_file|Mux60~0_combout\ & ( \reg_file|Mux60~3_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|Mux60~1_combout\))) # (sinstruction_IFID(17) & (((\reg_file|Mux60~2_combout\) # 
-- (sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|Mux60~0_combout\ & ( \reg_file|Mux60~3_combout\ & ( (!sinstruction_IFID(17) & (\reg_file|Mux60~1_combout\ & (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((\reg_file|Mux60~2_combout\) # 
-- (sinstruction_IFID(16))))) ) ) ) # ( \reg_file|Mux60~0_combout\ & ( !\reg_file|Mux60~3_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|Mux60~1_combout\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16) & 
-- \reg_file|Mux60~2_combout\)))) ) ) ) # ( !\reg_file|Mux60~0_combout\ & ( !\reg_file|Mux60~3_combout\ & ( (!sinstruction_IFID(17) & (\reg_file|Mux60~1_combout\ & (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16) & 
-- \reg_file|Mux60~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux60~1_combout\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_Mux60~2_combout\,
	datae => \reg_file|ALT_INV_Mux60~0_combout\,
	dataf => \reg_file|ALT_INV_Mux60~3_combout\,
	combout => \reg_file|Mux60~4_combout\);

-- Location: LABCELL_X53_Y15_N57
\reg_file|Mux60~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux60~8_combout\ = ( \reg_file|registers[7][3]~q\ & ( \reg_file|registers[5][3]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[4][3]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][3]~q\)))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|registers[7][3]~q\ & ( \reg_file|registers[5][3]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[4][3]~q\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \reg_file|registers[6][3]~q\)))) ) ) ) # ( 
-- \reg_file|registers[7][3]~q\ & ( !\reg_file|registers[5][3]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[4][3]~q\ & (!sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((\reg_file|registers[6][3]~q\) # (sinstruction_IFID(16))))) ) ) ) # ( 
-- !\reg_file|registers[7][3]~q\ & ( !\reg_file|registers[5][3]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[4][3]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][3]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[6][3]~q\,
	datae => \reg_file|ALT_INV_registers[7][3]~q\,
	dataf => \reg_file|ALT_INV_registers[5][3]~q\,
	combout => \reg_file|Mux60~8_combout\);

-- Location: MLABCELL_X47_Y16_N48
\reg_file|Mux60~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux60~7_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[14][3]~q\ & ( (!sinstruction_IFID(16)) # (\reg_file|registers[15][3]~q\) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[14][3]~q\ & ( (!sinstruction_IFID(16) & 
-- ((\reg_file|registers[12][3]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[13][3]~q\)) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[14][3]~q\ & ( (\reg_file|registers[15][3]~q\ & sinstruction_IFID(16)) ) ) ) # ( !sinstruction_IFID(17) 
-- & ( !\reg_file|registers[14][3]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[12][3]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[13][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][3]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[13][3]~q\,
	datad => \reg_file|ALT_INV_registers[12][3]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[14][3]~q\,
	combout => \reg_file|Mux60~7_combout\);

-- Location: LABCELL_X43_Y17_N9
\reg_file|Mux60~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux60~6_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[2][3]~q\ & ( (!sinstruction_IFID(16)) # (\reg_file|registers[3][3]~q\) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[2][3]~q\ & ( (!sinstruction_IFID(16) & 
-- (\reg_file|registers[0][3]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][3]~q\))) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[2][3]~q\ & ( (\reg_file|registers[3][3]~q\ & sinstruction_IFID(16)) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- !\reg_file|registers[2][3]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[0][3]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][3]~q\,
	datab => \reg_file|ALT_INV_registers[0][3]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[1][3]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[2][3]~q\,
	combout => \reg_file|Mux60~6_combout\);

-- Location: MLABCELL_X47_Y20_N27
\reg_file|Mux60~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux60~5_combout\ = ( \reg_file|registers[10][3]~q\ & ( \reg_file|registers[8][3]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|registers[9][3]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[11][3]~q\)))) ) ) ) # 
-- ( !\reg_file|registers[10][3]~q\ & ( \reg_file|registers[8][3]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[9][3]~q\))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16) & \reg_file|registers[11][3]~q\)))) ) ) ) # 
-- ( \reg_file|registers[10][3]~q\ & ( !\reg_file|registers[8][3]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[9][3]~q\ & (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[11][3]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[10][3]~q\ & ( !\reg_file|registers[8][3]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[9][3]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[11][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[9][3]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[11][3]~q\,
	datae => \reg_file|ALT_INV_registers[10][3]~q\,
	dataf => \reg_file|ALT_INV_registers[8][3]~q\,
	combout => \reg_file|Mux60~5_combout\);

-- Location: LABCELL_X48_Y16_N0
\reg_file|Mux60~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux60~9_combout\ = ( \reg_file|Mux60~6_combout\ & ( \reg_file|Mux60~5_combout\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|Mux60~8_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux60~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux60~6_combout\ & ( \reg_file|Mux60~5_combout\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|Mux60~8_combout\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|Mux60~7_combout\))))) ) ) ) # ( \reg_file|Mux60~6_combout\ & ( !\reg_file|Mux60~5_combout\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|Mux60~8_combout\)) # 
-- (sinstruction_IFID(19) & ((\reg_file|Mux60~7_combout\))))) ) ) ) # ( !\reg_file|Mux60~6_combout\ & ( !\reg_file|Mux60~5_combout\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|Mux60~8_combout\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|Mux60~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux60~8_combout\,
	datab => \reg_file|ALT_INV_Mux60~7_combout\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_Mux60~6_combout\,
	dataf => \reg_file|ALT_INV_Mux60~5_combout\,
	combout => \reg_file|Mux60~9_combout\);

-- Location: MLABCELL_X52_Y16_N15
\reg_file|Mux60~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux60~10_combout\ = ( sinstruction_IFID(20) & ( \reg_file|Mux60~9_combout\ & ( \reg_file|Mux60~4_combout\ ) ) ) # ( !sinstruction_IFID(20) & ( \reg_file|Mux60~9_combout\ ) ) # ( sinstruction_IFID(20) & ( !\reg_file|Mux60~9_combout\ & ( 
-- \reg_file|Mux60~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \reg_file|ALT_INV_Mux60~4_combout\,
	datae => ALT_INV_sinstruction_IFID(20),
	dataf => \reg_file|ALT_INV_Mux60~9_combout\,
	combout => \reg_file|Mux60~10_combout\);

-- Location: MLABCELL_X52_Y16_N18
\sreaddata2_IDEX[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX[3]~feeder_combout\ = ( \reg_file|Mux60~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux60~10_combout\,
	combout => \sreaddata2_IDEX[3]~feeder_combout\);

-- Location: FF_X52_Y16_N20
\sreaddata2_IDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX[3]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(3));

-- Location: LABCELL_X60_Y16_N33
\forward|Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux60~1_combout\ = ( \alu_main|Result\(3) & ( (salumainresult_EXMEM(3)) # (\forward|Mux49~6_combout\) ) ) # ( !\alu_main|Result\(3) & ( (!\forward|Mux49~6_combout\ & salumainresult_EXMEM(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datac => ALT_INV_salumainresult_EXMEM(3),
	dataf => \alu_main|ALT_INV_Result\(3),
	combout => \forward|Mux60~1_combout\);

-- Location: FF_X61_Y12_N25
\spc_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(2));

-- Location: FF_X63_Y16_N43
\spc_EXMEM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(2));

-- Location: FF_X63_Y16_N13
\spc_MEMWB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(2));

-- Location: LABCELL_X57_Y14_N48
\alu_main|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~3_combout\ = ( !salucontrol_IDEX(3) & ( salucontrol_IDEX(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salucontrol_IDEX(1),
	dataf => ALT_INV_salucontrol_IDEX(3),
	combout => \alu_main|Mux0~3_combout\);

-- Location: LABCELL_X45_Y16_N33
\reg_file|registers[10][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[10][2]~feeder_combout\);

-- Location: FF_X45_Y16_N35
\reg_file|registers[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][2]~q\);

-- Location: LABCELL_X43_Y18_N51
\reg_file|registers[8][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[8][2]~feeder_combout\);

-- Location: FF_X43_Y18_N52
\reg_file|registers[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][2]~q\);

-- Location: LABCELL_X40_Y18_N3
\reg_file|registers[9][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[9][2]~feeder_combout\);

-- Location: FF_X40_Y18_N5
\reg_file|registers[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][2]~q\);

-- Location: LABCELL_X45_Y16_N51
\reg_file|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux29~5_combout\ = ( \reg_file|registers[8][2]~q\ & ( \reg_file|registers[9][2]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[10][2]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[11][2]~q\))) ) ) ) # 
-- ( !\reg_file|registers[8][2]~q\ & ( \reg_file|registers[9][2]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[10][2]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[11][2]~q\)))) ) ) ) # ( \reg_file|registers[8][2]~q\ & ( !\reg_file|registers[9][2]~q\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[10][2]~q\))) # 
-- (sinstruction_IFID(21) & (\reg_file|registers[11][2]~q\)))) ) ) ) # ( !\reg_file|registers[8][2]~q\ & ( !\reg_file|registers[9][2]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[10][2]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[11][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[11][2]~q\,
	datad => \reg_file|ALT_INV_registers[10][2]~q\,
	datae => \reg_file|ALT_INV_registers[8][2]~q\,
	dataf => \reg_file|ALT_INV_registers[9][2]~q\,
	combout => \reg_file|Mux29~5_combout\);

-- Location: FF_X50_Y15_N8
\reg_file|registers[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][2]~q\);

-- Location: FF_X50_Y15_N20
\reg_file|registers[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][2]~q\);

-- Location: FF_X63_Y17_N53
\reg_file|registers[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][2]~q\);

-- Location: MLABCELL_X47_Y15_N33
\reg_file|registers[4][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[4][2]~feeder_combout\);

-- Location: FF_X47_Y15_N35
\reg_file|registers[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][2]~q\);

-- Location: LABCELL_X45_Y16_N42
\reg_file|Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux29~8_combout\ = ( \reg_file|registers[7][2]~q\ & ( \reg_file|registers[4][2]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[5][2]~q\)))) # (sinstruction_IFID(22) & (((\reg_file|registers[6][2]~q\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|registers[7][2]~q\ & ( \reg_file|registers[4][2]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[5][2]~q\)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- ((\reg_file|registers[6][2]~q\)))) ) ) ) # ( \reg_file|registers[7][2]~q\ & ( !\reg_file|registers[4][2]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|registers[5][2]~q\))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[6][2]~q\)) # (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|registers[7][2]~q\ & ( !\reg_file|registers[4][2]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|registers[5][2]~q\))) # (sinstruction_IFID(22) & 
-- (!sinstruction_IFID(21) & ((\reg_file|registers[6][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[5][2]~q\,
	datad => \reg_file|ALT_INV_registers[6][2]~q\,
	datae => \reg_file|ALT_INV_registers[7][2]~q\,
	dataf => \reg_file|ALT_INV_registers[4][2]~q\,
	combout => \reg_file|Mux29~8_combout\);

-- Location: MLABCELL_X52_Y20_N6
\reg_file|registers[3][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[3][2]~feeder_combout\);

-- Location: FF_X52_Y20_N8
\reg_file|registers[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][2]~q\);

-- Location: MLABCELL_X52_Y20_N24
\reg_file|registers[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[2][2]~feeder_combout\);

-- Location: FF_X52_Y20_N26
\reg_file|registers[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[2][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][2]~q\);

-- Location: LABCELL_X51_Y21_N48
\reg_file|registers[1][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][2]~feeder_combout\ = \mux_jal|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[1][2]~feeder_combout\);

-- Location: FF_X51_Y21_N50
\reg_file|registers[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][2]~q\);

-- Location: LABCELL_X46_Y18_N3
\reg_file|registers[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[0][2]~feeder_combout\);

-- Location: FF_X46_Y18_N4
\reg_file|registers[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][2]~q\);

-- Location: MLABCELL_X52_Y20_N3
\reg_file|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux29~6_combout\ = ( \reg_file|registers[1][2]~q\ & ( \reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[2][2]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][2]~q\))) ) ) ) # ( 
-- !\reg_file|registers[1][2]~q\ & ( \reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][2]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[3][2]~q\)))) ) ) ) # ( \reg_file|registers[1][2]~q\ & ( !\reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][2]~q\))) # 
-- (sinstruction_IFID(21) & (\reg_file|registers[3][2]~q\)))) ) ) ) # ( !\reg_file|registers[1][2]~q\ & ( !\reg_file|registers[0][2]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][2]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[3][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[3][2]~q\,
	datad => \reg_file|ALT_INV_registers[2][2]~q\,
	datae => \reg_file|ALT_INV_registers[1][2]~q\,
	dataf => \reg_file|ALT_INV_registers[0][2]~q\,
	combout => \reg_file|Mux29~6_combout\);

-- Location: LABCELL_X46_Y17_N48
\reg_file|registers[12][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[12][2]~feeder_combout\);

-- Location: FF_X46_Y17_N50
\reg_file|registers[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][2]~q\);

-- Location: LABCELL_X46_Y20_N15
\reg_file|registers[14][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[14][2]~feeder_combout\ = \mux_jal|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[14][2]~feeder_combout\);

-- Location: FF_X46_Y20_N17
\reg_file|registers[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[14][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][2]~q\);

-- Location: MLABCELL_X47_Y20_N36
\reg_file|registers[15][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[15][2]~feeder_combout\);

-- Location: FF_X47_Y20_N38
\reg_file|registers[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][2]~q\);

-- Location: MLABCELL_X52_Y14_N0
\reg_file|registers[13][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[13][2]~feeder_combout\);

-- Location: FF_X52_Y14_N2
\reg_file|registers[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][2]~q\);

-- Location: LABCELL_X46_Y20_N42
\reg_file|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux29~7_combout\ = ( \reg_file|registers[15][2]~q\ & ( \reg_file|registers[13][2]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[12][2]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][2]~q\)))) # (sinstruction_IFID(21)) ) ) ) # 
-- ( !\reg_file|registers[15][2]~q\ & ( \reg_file|registers[13][2]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[12][2]~q\)) # (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & ((\reg_file|registers[14][2]~q\)))) ) ) ) 
-- # ( \reg_file|registers[15][2]~q\ & ( !\reg_file|registers[13][2]~q\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21) & (\reg_file|registers[12][2]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[14][2]~q\)) # (sinstruction_IFID(21)))) ) ) ) 
-- # ( !\reg_file|registers[15][2]~q\ & ( !\reg_file|registers[13][2]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][2]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[12][2]~q\,
	datad => \reg_file|ALT_INV_registers[14][2]~q\,
	datae => \reg_file|ALT_INV_registers[15][2]~q\,
	dataf => \reg_file|ALT_INV_registers[13][2]~q\,
	combout => \reg_file|Mux29~7_combout\);

-- Location: LABCELL_X46_Y16_N3
\reg_file|Mux29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux29~9_combout\ = ( \reg_file|Mux29~6_combout\ & ( \reg_file|Mux29~7_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|Mux29~8_combout\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\reg_file|Mux29~5_combout\))) ) ) ) # ( !\reg_file|Mux29~6_combout\ & ( \reg_file|Mux29~7_combout\ & ( (!sinstruction_IFID(24) & (((\reg_file|Mux29~8_combout\ & sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\reg_file|Mux29~5_combout\))) ) ) ) # ( \reg_file|Mux29~6_combout\ & ( !\reg_file|Mux29~7_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|Mux29~8_combout\)))) # (sinstruction_IFID(24) & (\reg_file|Mux29~5_combout\ & 
-- ((!sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|Mux29~6_combout\ & ( !\reg_file|Mux29~7_combout\ & ( (!sinstruction_IFID(24) & (((\reg_file|Mux29~8_combout\ & sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (\reg_file|Mux29~5_combout\ & 
-- ((!sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux29~5_combout\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_Mux29~8_combout\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_Mux29~6_combout\,
	dataf => \reg_file|ALT_INV_Mux29~7_combout\,
	combout => \reg_file|Mux29~9_combout\);

-- Location: FF_X50_Y14_N47
\reg_file|registers[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][2]~q\);

-- Location: FF_X52_Y15_N8
\reg_file|registers[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][2]~q\);

-- Location: MLABCELL_X52_Y15_N36
\reg_file|registers[23][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[23][2]~feeder_combout\);

-- Location: FF_X52_Y15_N38
\reg_file|registers[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][2]~q\);

-- Location: FF_X51_Y16_N44
\reg_file|registers[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][2]~q\);

-- Location: LABCELL_X53_Y12_N30
\reg_file|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux29~3_combout\ = ( \reg_file|registers[23][2]~q\ & ( \reg_file|registers[19][2]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[27][2]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][2]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[23][2]~q\ & ( \reg_file|registers[19][2]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[27][2]~q\))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24) & \reg_file|registers[31][2]~q\)))) ) ) 
-- ) # ( \reg_file|registers[23][2]~q\ & ( !\reg_file|registers[19][2]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][2]~q\ & (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[31][2]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[23][2]~q\ & ( !\reg_file|registers[19][2]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[27][2]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[27][2]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[31][2]~q\,
	datae => \reg_file|ALT_INV_registers[23][2]~q\,
	dataf => \reg_file|ALT_INV_registers[19][2]~q\,
	combout => \reg_file|Mux29~3_combout\);

-- Location: FF_X50_Y12_N14
\reg_file|registers[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][2]~q\);

-- Location: FF_X50_Y17_N29
\reg_file|registers[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][2]~q\);

-- Location: FF_X52_Y16_N14
\reg_file|registers[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][2]~q\);

-- Location: FF_X55_Y12_N14
\reg_file|registers[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][2]~q\);

-- Location: LABCELL_X55_Y12_N15
\reg_file|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux29~2_combout\ = ( \reg_file|registers[30][2]~q\ & ( \reg_file|registers[26][2]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[18][2]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[22][2]~q\)))) # (sinstruction_IFID(24)) ) ) ) # 
-- ( !\reg_file|registers[30][2]~q\ & ( \reg_file|registers[26][2]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[18][2]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[22][2]~q\))))) # (sinstruction_IFID(24) & 
-- (((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[30][2]~q\ & ( !\reg_file|registers[26][2]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[18][2]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[22][2]~q\))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[30][2]~q\ & ( !\reg_file|registers[26][2]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[18][2]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[22][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[18][2]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[22][2]~q\,
	datae => \reg_file|ALT_INV_registers[30][2]~q\,
	dataf => \reg_file|ALT_INV_registers[26][2]~q\,
	combout => \reg_file|Mux29~2_combout\);

-- Location: FF_X55_Y13_N2
\reg_file|registers[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][2]~q\);

-- Location: FF_X52_Y13_N14
\reg_file|registers[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][2]~q\);

-- Location: FF_X56_Y13_N2
\reg_file|registers[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][2]~q\);

-- Location: FF_X47_Y13_N26
\reg_file|registers[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][2]~q\);

-- Location: LABCELL_X55_Y13_N57
\reg_file|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux29~1_combout\ = ( \reg_file|registers[29][2]~q\ & ( \reg_file|registers[21][2]~q\ & ( ((!sinstruction_IFID(24) & (\reg_file|registers[17][2]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][2]~q\)))) # (sinstruction_IFID(23)) ) ) ) # 
-- ( !\reg_file|registers[29][2]~q\ & ( \reg_file|registers[21][2]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[17][2]~q\))) # (sinstruction_IFID(24) & (((\reg_file|registers[25][2]~q\ & !sinstruction_IFID(23))))) ) ) ) 
-- # ( \reg_file|registers[29][2]~q\ & ( !\reg_file|registers[21][2]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[17][2]~q\ & ((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23)) # (\reg_file|registers[25][2]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[29][2]~q\ & ( !\reg_file|registers[21][2]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[17][2]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][2]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[25][2]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[29][2]~q\,
	dataf => \reg_file|ALT_INV_registers[21][2]~q\,
	combout => \reg_file|Mux29~1_combout\);

-- Location: LABCELL_X48_Y12_N42
\reg_file|registers[28][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[28][2]~feeder_combout\);

-- Location: FF_X48_Y12_N44
\reg_file|registers[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][2]~q\);

-- Location: FF_X53_Y16_N17
\reg_file|registers[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][2]~q\);

-- Location: FF_X53_Y16_N38
\reg_file|registers[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][2]~q\);

-- Location: LABCELL_X46_Y11_N27
\reg_file|registers[24][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][2]~feeder_combout\ = ( \mux_jal|output[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[2]~2_combout\,
	combout => \reg_file|registers[24][2]~feeder_combout\);

-- Location: FF_X46_Y11_N28
\reg_file|registers[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][2]~q\);

-- Location: LABCELL_X53_Y16_N12
\reg_file|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux29~0_combout\ = ( \reg_file|registers[20][2]~q\ & ( \reg_file|registers[24][2]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][2]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # 
-- ((\reg_file|registers[28][2]~q\)))) ) ) ) # ( !\reg_file|registers[20][2]~q\ & ( \reg_file|registers[24][2]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][2]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (sinstruction_IFID(24) & 
-- (\reg_file|registers[28][2]~q\))) ) ) ) # ( \reg_file|registers[20][2]~q\ & ( !\reg_file|registers[24][2]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & ((\reg_file|registers[16][2]~q\)))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # 
-- ((\reg_file|registers[28][2]~q\)))) ) ) ) # ( !\reg_file|registers[20][2]~q\ & ( !\reg_file|registers[24][2]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & ((\reg_file|registers[16][2]~q\)))) # (sinstruction_IFID(23) & (sinstruction_IFID(24) & 
-- (\reg_file|registers[28][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[28][2]~q\,
	datad => \reg_file|ALT_INV_registers[16][2]~q\,
	datae => \reg_file|ALT_INV_registers[20][2]~q\,
	dataf => \reg_file|ALT_INV_registers[24][2]~q\,
	combout => \reg_file|Mux29~0_combout\);

-- Location: LABCELL_X55_Y12_N42
\reg_file|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux29~4_combout\ = ( \reg_file|Mux29~1_combout\ & ( \reg_file|Mux29~0_combout\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|Mux29~2_combout\))) # (sinstruction_IFID(21) & (\reg_file|Mux29~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux29~1_combout\ & ( \reg_file|Mux29~0_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux29~2_combout\)))) # (sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|Mux29~3_combout\))) ) ) ) # ( 
-- \reg_file|Mux29~1_combout\ & ( !\reg_file|Mux29~0_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|Mux29~2_combout\)))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux29~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux29~1_combout\ & ( !\reg_file|Mux29~0_combout\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux29~2_combout\))) # (sinstruction_IFID(21) & (\reg_file|Mux29~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux29~3_combout\,
	datad => \reg_file|ALT_INV_Mux29~2_combout\,
	datae => \reg_file|ALT_INV_Mux29~1_combout\,
	dataf => \reg_file|ALT_INV_Mux29~0_combout\,
	combout => \reg_file|Mux29~4_combout\);

-- Location: LABCELL_X60_Y16_N9
\reg_file|Mux29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux29~10_combout\ = ( \reg_file|Mux29~4_combout\ & ( (\reg_file|Mux29~9_combout\) # (sinstruction_IFID(25)) ) ) # ( !\reg_file|Mux29~4_combout\ & ( (!sinstruction_IFID(25) & \reg_file|Mux29~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(25),
	datac => \reg_file|ALT_INV_Mux29~9_combout\,
	dataf => \reg_file|ALT_INV_Mux29~4_combout\,
	combout => \reg_file|Mux29~10_combout\);

-- Location: FF_X60_Y16_N29
\sreaddata1_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux29~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(2));

-- Location: FF_X62_Y16_N59
\salumainresult_EXMEM[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(2));

-- Location: LABCELL_X62_Y16_N51
\forward|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux29~0_combout\ = ( \alu_main|Result\(2) & ( (!\forward|Mux31~4_combout\ & (((\forward|Mux31~5_combout\) # (salumainresult_EXMEM(2))))) # (\forward|Mux31~4_combout\ & (sreaddata1_IDEX(2))) ) ) # ( !\alu_main|Result\(2) & ( 
-- (!\forward|Mux31~4_combout\ & (((salumainresult_EXMEM(2) & !\forward|Mux31~5_combout\)))) # (\forward|Mux31~4_combout\ & (sreaddata1_IDEX(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000101001101010000010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(2),
	datab => ALT_INV_salumainresult_EXMEM(2),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_Result\(2),
	combout => \forward|Mux29~0_combout\);

-- Location: LABCELL_X62_Y16_N36
\forward|Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux61~1_combout\ = ( \alu_main|Result\(2) & ( (salumainresult_EXMEM(2)) # (\forward|Mux49~6_combout\) ) ) # ( !\alu_main|Result\(2) & ( (!\forward|Mux49~6_combout\ & salumainresult_EXMEM(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux49~6_combout\,
	datad => ALT_INV_salumainresult_EXMEM(2),
	dataf => \alu_main|ALT_INV_Result\(2),
	combout => \forward|Mux61~1_combout\);

-- Location: LABCELL_X61_Y20_N33
\mux_jr|output[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[1]~1_combout\ = ( \sjump_IDEX~q\ & ( spc_IDEX(1) & ( spc_IFID(1) ) ) ) # ( !\sjump_IDEX~q\ & ( spc_IDEX(1) ) ) # ( \sjump_IDEX~q\ & ( !spc_IDEX(1) & ( spc_IFID(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_IFID(1),
	datae => \ALT_INV_sjump_IDEX~q\,
	dataf => ALT_INV_spc_IDEX(1),
	combout => \mux_jr|output[1]~1_combout\);

-- Location: FF_X56_Y11_N53
\reg_file|registers[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][1]~q\);

-- Location: LABCELL_X56_Y11_N6
\reg_file|registers[25][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[25][1]~feeder_combout\);

-- Location: FF_X56_Y11_N8
\reg_file|registers[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][1]~q\);

-- Location: FF_X56_Y13_N41
\reg_file|registers[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][1]~q\);

-- Location: FF_X56_Y13_N44
\reg_file|registers[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][1]~q\);

-- Location: LABCELL_X56_Y11_N48
\reg_file|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux30~1_combout\ = ( \reg_file|registers[21][1]~q\ & ( \reg_file|registers[29][1]~q\ & ( ((!sinstruction_IFID(24) & (\reg_file|registers[17][1]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][1]~q\)))) # (sinstruction_IFID(23)) ) ) ) # 
-- ( !\reg_file|registers[21][1]~q\ & ( \reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & (\reg_file|registers[17][1]~q\))) # (sinstruction_IFID(24) & (((\reg_file|registers[25][1]~q\)) # (sinstruction_IFID(23)))) ) ) ) # 
-- ( \reg_file|registers[21][1]~q\ & ( !\reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[17][1]~q\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (!sinstruction_IFID(23) & ((\reg_file|registers[25][1]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[21][1]~q\ & ( !\reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[17][1]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[17][1]~q\,
	datad => \reg_file|ALT_INV_registers[25][1]~q\,
	datae => \reg_file|ALT_INV_registers[21][1]~q\,
	dataf => \reg_file|ALT_INV_registers[29][1]~q\,
	combout => \reg_file|Mux30~1_combout\);

-- Location: FF_X50_Y11_N26
\reg_file|registers[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][1]~q\);

-- Location: FF_X46_Y11_N7
\reg_file|registers[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][1]~q\);

-- Location: LABCELL_X56_Y11_N36
\reg_file|registers[16][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[16][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[16][1]~feeder_combout\);

-- Location: FF_X56_Y11_N38
\reg_file|registers[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[16][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][1]~q\);

-- Location: FF_X48_Y12_N52
\reg_file|registers[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][1]~q\);

-- Location: LABCELL_X56_Y11_N21
\reg_file|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux30~0_combout\ = ( \reg_file|registers[16][1]~q\ & ( \reg_file|registers[28][1]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[24][1]~q\)))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))) # 
-- (\reg_file|registers[20][1]~q\))) ) ) ) # ( !\reg_file|registers[16][1]~q\ & ( \reg_file|registers[28][1]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[24][1]~q\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))) # 
-- (\reg_file|registers[20][1]~q\))) ) ) ) # ( \reg_file|registers[16][1]~q\ & ( !\reg_file|registers[28][1]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[24][1]~q\)))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[20][1]~q\ & ((!sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[16][1]~q\ & ( !\reg_file|registers[28][1]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[24][1]~q\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[20][1]~q\ & ((!sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[20][1]~q\,
	datac => \reg_file|ALT_INV_registers[24][1]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[16][1]~q\,
	dataf => \reg_file|ALT_INV_registers[28][1]~q\,
	combout => \reg_file|Mux30~0_combout\);

-- Location: MLABCELL_X52_Y11_N9
\reg_file|registers[31][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[31][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[31][1]~feeder_combout\);

-- Location: FF_X52_Y11_N11
\reg_file|registers[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[31][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][1]~q\);

-- Location: FF_X52_Y11_N44
\reg_file|registers[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][1]~q\);

-- Location: LABCELL_X51_Y11_N6
\reg_file|registers[23][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][1]~feeder_combout\ = \mux_jal|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[23][1]~feeder_combout\);

-- Location: FF_X51_Y11_N8
\reg_file|registers[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][1]~q\);

-- Location: LABCELL_X46_Y13_N12
\reg_file|registers[19][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[19][1]~feeder_combout\);

-- Location: FF_X46_Y13_N14
\reg_file|registers[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][1]~q\);

-- Location: MLABCELL_X52_Y11_N45
\reg_file|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux30~3_combout\ = ( \reg_file|registers[23][1]~q\ & ( \reg_file|registers[19][1]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[27][1]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][1]~q\))) ) ) ) 
-- # ( !\reg_file|registers[23][1]~q\ & ( \reg_file|registers[19][1]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[27][1]~q\)))) # (sinstruction_IFID(23) & (\reg_file|registers[31][1]~q\ & ((sinstruction_IFID(24))))) ) ) 
-- ) # ( \reg_file|registers[23][1]~q\ & ( !\reg_file|registers[19][1]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[27][1]~q\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[31][1]~q\))) ) 
-- ) ) # ( !\reg_file|registers[23][1]~q\ & ( !\reg_file|registers[19][1]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[27][1]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[31][1]~q\,
	datac => \reg_file|ALT_INV_registers[27][1]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[23][1]~q\,
	dataf => \reg_file|ALT_INV_registers[19][1]~q\,
	combout => \reg_file|Mux30~3_combout\);

-- Location: FF_X52_Y12_N29
\reg_file|registers[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][1]~q\);

-- Location: FF_X52_Y12_N20
\reg_file|registers[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][1]~q\);

-- Location: FF_X51_Y12_N26
\reg_file|registers[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][1]~q\);

-- Location: FF_X52_Y11_N29
\reg_file|registers[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][1]~q\);

-- Location: MLABCELL_X52_Y12_N3
\reg_file|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux30~2_combout\ = ( \reg_file|registers[30][1]~q\ & ( \reg_file|registers[18][1]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[22][1]~q\))) # (sinstruction_IFID(24) & (((\reg_file|registers[26][1]~q\) # 
-- (sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[30][1]~q\ & ( \reg_file|registers[18][1]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[22][1]~q\))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23) & 
-- \reg_file|registers[26][1]~q\)))) ) ) ) # ( \reg_file|registers[30][1]~q\ & ( !\reg_file|registers[18][1]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[22][1]~q\ & (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & 
-- (((\reg_file|registers[26][1]~q\) # (sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[30][1]~q\ & ( !\reg_file|registers[18][1]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[22][1]~q\ & (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & 
-- (((!sinstruction_IFID(23) & \reg_file|registers[26][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[22][1]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[26][1]~q\,
	datae => \reg_file|ALT_INV_registers[30][1]~q\,
	dataf => \reg_file|ALT_INV_registers[18][1]~q\,
	combout => \reg_file|Mux30~2_combout\);

-- Location: LABCELL_X57_Y11_N15
\reg_file|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux30~4_combout\ = ( \reg_file|Mux30~3_combout\ & ( \reg_file|Mux30~2_combout\ & ( ((!sinstruction_IFID(21) & ((\reg_file|Mux30~0_combout\))) # (sinstruction_IFID(21) & (\reg_file|Mux30~1_combout\))) # (sinstruction_IFID(22)) ) ) ) # ( 
-- !\reg_file|Mux30~3_combout\ & ( \reg_file|Mux30~2_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux30~0_combout\))) # (sinstruction_IFID(21) & (\reg_file|Mux30~1_combout\)))) # (sinstruction_IFID(22) & 
-- (!sinstruction_IFID(21))) ) ) ) # ( \reg_file|Mux30~3_combout\ & ( !\reg_file|Mux30~2_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux30~0_combout\))) # (sinstruction_IFID(21) & (\reg_file|Mux30~1_combout\)))) # 
-- (sinstruction_IFID(22) & (sinstruction_IFID(21))) ) ) ) # ( !\reg_file|Mux30~3_combout\ & ( !\reg_file|Mux30~2_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux30~0_combout\))) # (sinstruction_IFID(21) & 
-- (\reg_file|Mux30~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_Mux30~1_combout\,
	datad => \reg_file|ALT_INV_Mux30~0_combout\,
	datae => \reg_file|ALT_INV_Mux30~3_combout\,
	dataf => \reg_file|ALT_INV_Mux30~2_combout\,
	combout => \reg_file|Mux30~4_combout\);

-- Location: LABCELL_X45_Y13_N27
\reg_file|registers[5][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[5][1]~feeder_combout\);

-- Location: FF_X45_Y13_N29
\reg_file|registers[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[5][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][1]~q\);

-- Location: LABCELL_X45_Y13_N45
\reg_file|registers[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[4][1]~feeder_combout\);

-- Location: FF_X45_Y13_N47
\reg_file|registers[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][1]~q\);

-- Location: LABCELL_X45_Y13_N57
\reg_file|registers[6][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[6][1]~feeder_combout\);

-- Location: FF_X45_Y13_N59
\reg_file|registers[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[6][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][1]~q\);

-- Location: FF_X60_Y13_N32
\reg_file|registers[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][1]~q\);

-- Location: LABCELL_X45_Y13_N9
\reg_file|Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux30~8_combout\ = ( \reg_file|registers[6][1]~q\ & ( \reg_file|registers[7][1]~q\ & ( ((!sinstruction_IFID(21) & ((\reg_file|registers[4][1]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[5][1]~q\))) # (sinstruction_IFID(22)) ) ) ) # ( 
-- !\reg_file|registers[6][1]~q\ & ( \reg_file|registers[7][1]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[4][1]~q\ & !sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))) # (\reg_file|registers[5][1]~q\))) ) ) ) # ( 
-- \reg_file|registers[6][1]~q\ & ( !\reg_file|registers[7][1]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22)) # (\reg_file|registers[4][1]~q\)))) # (sinstruction_IFID(21) & (\reg_file|registers[5][1]~q\ & ((!sinstruction_IFID(22))))) ) ) ) # ( 
-- !\reg_file|registers[6][1]~q\ & ( !\reg_file|registers[7][1]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[4][1]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[5][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][1]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[4][1]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[6][1]~q\,
	dataf => \reg_file|ALT_INV_registers[7][1]~q\,
	combout => \reg_file|Mux30~8_combout\);

-- Location: FF_X46_Y15_N5
\reg_file|registers[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][1]~q\);

-- Location: LABCELL_X42_Y13_N51
\reg_file|registers[13][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[13][1]~feeder_combout\);

-- Location: FF_X42_Y13_N53
\reg_file|registers[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][1]~q\);

-- Location: FF_X47_Y15_N26
\reg_file|registers[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][1]~q\);

-- Location: LABCELL_X46_Y15_N0
\reg_file|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux30~7_combout\ = ( \reg_file|registers[14][1]~q\ & ( \reg_file|registers[15][1]~q\ & ( ((!sinstruction_IFID(21) & (\reg_file|registers[12][1]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[13][1]~q\)))) # (sinstruction_IFID(22)) ) ) ) # 
-- ( !\reg_file|registers[14][1]~q\ & ( \reg_file|registers[15][1]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[12][1]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[13][1]~q\))))) # (sinstruction_IFID(22) & 
-- (((sinstruction_IFID(21))))) ) ) ) # ( \reg_file|registers[14][1]~q\ & ( !\reg_file|registers[15][1]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[12][1]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[13][1]~q\))))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[14][1]~q\ & ( !\reg_file|registers[15][1]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- (\reg_file|registers[12][1]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[13][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][1]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[13][1]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[14][1]~q\,
	dataf => \reg_file|ALT_INV_registers[15][1]~q\,
	combout => \reg_file|Mux30~7_combout\);

-- Location: FF_X47_Y17_N53
\reg_file|registers[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][1]~q\);

-- Location: FF_X47_Y17_N56
\reg_file|registers[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][1]~q\);

-- Location: FF_X50_Y19_N1
\reg_file|registers[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][1]~q\);

-- Location: MLABCELL_X47_Y19_N12
\reg_file|registers[11][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][1]~feeder_combout\ = ( \mux_jal|output[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[1]~1_combout\,
	combout => \reg_file|registers[11][1]~feeder_combout\);

-- Location: FF_X47_Y19_N14
\reg_file|registers[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][1]~q\);

-- Location: MLABCELL_X47_Y17_N21
\reg_file|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux30~5_combout\ = ( \reg_file|registers[8][1]~q\ & ( \reg_file|registers[11][1]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[9][1]~q\)))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))) # 
-- (\reg_file|registers[10][1]~q\))) ) ) ) # ( !\reg_file|registers[8][1]~q\ & ( \reg_file|registers[11][1]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[9][1]~q\ & sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))) # 
-- (\reg_file|registers[10][1]~q\))) ) ) ) # ( \reg_file|registers[8][1]~q\ & ( !\reg_file|registers[11][1]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[9][1]~q\)))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[10][1]~q\ & ((!sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[8][1]~q\ & ( !\reg_file|registers[11][1]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[9][1]~q\ & sinstruction_IFID(21))))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[10][1]~q\ & ((!sinstruction_IFID(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][1]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[9][1]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[8][1]~q\,
	dataf => \reg_file|ALT_INV_registers[11][1]~q\,
	combout => \reg_file|Mux30~5_combout\);

-- Location: FF_X47_Y12_N14
\reg_file|registers[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][1]~q\);

-- Location: FF_X47_Y12_N50
\reg_file|registers[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][1]~q\);

-- Location: FF_X47_Y12_N56
\reg_file|registers[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][1]~q\);

-- Location: FF_X46_Y18_N44
\reg_file|registers[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][1]~q\);

-- Location: MLABCELL_X47_Y12_N39
\reg_file|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux30~6_combout\ = ( \reg_file|registers[1][1]~q\ & ( \reg_file|registers[0][1]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[2][1]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][1]~q\))) ) ) ) # ( 
-- !\reg_file|registers[1][1]~q\ & ( \reg_file|registers[0][1]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[2][1]~q\)))) # (sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|registers[3][1]~q\))) ) ) ) # ( 
-- \reg_file|registers[1][1]~q\ & ( !\reg_file|registers[0][1]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[2][1]~q\)))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[3][1]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[1][1]~q\ & ( !\reg_file|registers[0][1]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][1]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[3][1]~q\,
	datad => \reg_file|ALT_INV_registers[2][1]~q\,
	datae => \reg_file|ALT_INV_registers[1][1]~q\,
	dataf => \reg_file|ALT_INV_registers[0][1]~q\,
	combout => \reg_file|Mux30~6_combout\);

-- Location: LABCELL_X46_Y15_N21
\reg_file|Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux30~9_combout\ = ( \reg_file|Mux30~5_combout\ & ( \reg_file|Mux30~6_combout\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\reg_file|Mux30~8_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux30~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux30~5_combout\ & ( \reg_file|Mux30~6_combout\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # ((\reg_file|Mux30~8_combout\)))) # (sinstruction_IFID(24) & (sinstruction_IFID(23) & ((\reg_file|Mux30~7_combout\)))) ) ) ) # ( 
-- \reg_file|Mux30~5_combout\ & ( !\reg_file|Mux30~6_combout\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23) & (\reg_file|Mux30~8_combout\))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # ((\reg_file|Mux30~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux30~5_combout\ & ( !\reg_file|Mux30~6_combout\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|Mux30~8_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux30~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_Mux30~8_combout\,
	datad => \reg_file|ALT_INV_Mux30~7_combout\,
	datae => \reg_file|ALT_INV_Mux30~5_combout\,
	dataf => \reg_file|ALT_INV_Mux30~6_combout\,
	combout => \reg_file|Mux30~9_combout\);

-- Location: LABCELL_X63_Y17_N3
\reg_file|Mux30~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux30~10_combout\ = ( \reg_file|Mux30~4_combout\ & ( \reg_file|Mux30~9_combout\ ) ) # ( !\reg_file|Mux30~4_combout\ & ( \reg_file|Mux30~9_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux30~4_combout\ & ( !\reg_file|Mux30~9_combout\ & 
-- ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux30~4_combout\,
	dataf => \reg_file|ALT_INV_Mux30~9_combout\,
	combout => \reg_file|Mux30~10_combout\);

-- Location: FF_X63_Y17_N2
\sreaddata1_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux30~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(1));

-- Location: LABCELL_X60_Y12_N6
\control|Jr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Jr~1_combout\ = ( \control|Jr~0_combout\ & ( \control|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \control|ALT_INV_Mux0~0_combout\,
	dataf => \control|ALT_INV_Jr~0_combout\,
	combout => \control|Jr~1_combout\);

-- Location: FF_X60_Y12_N8
sjr_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Jr~1_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjr_IDEX~q\);

-- Location: LABCELL_X60_Y12_N57
\control|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux10~0_combout\ = ( \salucontrol_IDEX~0_combout\ & ( (sinstruction_IFID(28) & (!sinstruction_IFID(27) & (!sinstruction_IFID(29) & sinstruction_IFID(26)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(28),
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(29),
	datad => ALT_INV_sinstruction_IFID(26),
	dataf => \ALT_INV_salucontrol_IDEX~0_combout\,
	combout => \control|Mux10~0_combout\);

-- Location: FF_X60_Y12_N58
sbne_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux10~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sbne_IDEX~q\);

-- Location: FF_X60_Y16_N53
sbne_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sbne_IDEX~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sbne_EXMEM~q\);

-- Location: MLABCELL_X59_Y20_N12
\spc_IFID[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IFID[0]~feeder_combout\ = ( \pc_mips|pc_output\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \pc_mips|ALT_INV_pc_output\(0),
	combout => \spc_IFID[0]~feeder_combout\);

-- Location: FF_X59_Y20_N14
\spc_IFID[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IFID[0]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(0));

-- Location: LABCELL_X60_Y20_N12
\spc_IDEX[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[0]~feeder_combout\ = ( spc_IFID(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IFID(0),
	combout => \spc_IDEX[0]~feeder_combout\);

-- Location: FF_X60_Y20_N14
\spc_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[0]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(0));

-- Location: FF_X60_Y20_N22
\spc_EXMEM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(0),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(0));

-- Location: FF_X61_Y17_N5
\spc_MEMWB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(0),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(0));

-- Location: LABCELL_X61_Y16_N24
\mux_jal|output[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[0]~0_combout\ = ( \sjal_MEMWB~q\ & ( spc_MEMWB(0) ) ) # ( !\sjal_MEMWB~q\ & ( \alu_main|Result\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Result\(0),
	datac => ALT_INV_spc_MEMWB(0),
	dataf => \ALT_INV_sjal_MEMWB~q\,
	combout => \mux_jal|output[0]~0_combout\);

-- Location: FF_X53_Y12_N17
\reg_file|registers[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][0]~q\);

-- Location: FF_X53_Y12_N8
\reg_file|registers[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][0]~q\);

-- Location: FF_X53_Y12_N38
\reg_file|registers[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][0]~q\);

-- Location: LABCELL_X46_Y11_N12
\reg_file|registers[24][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[24][0]~feeder_combout\);

-- Location: FF_X46_Y11_N14
\reg_file|registers[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][0]~q\);

-- Location: LABCELL_X53_Y12_N9
\reg_file|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux63~0_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[24][0]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[20][0]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][0]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( 
-- \reg_file|registers[24][0]~q\ & ( (\reg_file|registers[16][0]~q\) # (sinstruction_IFID(19)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[24][0]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[20][0]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[28][0]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[24][0]~q\ & ( (!sinstruction_IFID(19) & \reg_file|registers[16][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[28][0]~q\,
	datac => \reg_file|ALT_INV_registers[20][0]~q\,
	datad => \reg_file|ALT_INV_registers[16][0]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[24][0]~q\,
	combout => \reg_file|Mux63~0_combout\);

-- Location: FF_X50_Y12_N7
\reg_file|registers[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][0]~q\);

-- Location: FF_X51_Y12_N14
\reg_file|registers[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][0]~q\);

-- Location: LABCELL_X50_Y12_N27
\reg_file|registers[30][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[30][0]~feeder_combout\);

-- Location: FF_X50_Y12_N29
\reg_file|registers[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][0]~q\);

-- Location: LABCELL_X56_Y10_N39
\reg_file|registers[22][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[22][0]~feeder_combout\);

-- Location: FF_X56_Y10_N41
\reg_file|registers[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][0]~q\);

-- Location: LABCELL_X50_Y12_N18
\reg_file|Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux63~2_combout\ = ( \reg_file|registers[30][0]~q\ & ( \reg_file|registers[22][0]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[18][0]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][0]~q\)))) # (sinstruction_IFID(18)) ) ) ) # 
-- ( !\reg_file|registers[30][0]~q\ & ( \reg_file|registers[22][0]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[18][0]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][0]~q\))))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[30][0]~q\ & ( !\reg_file|registers[22][0]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[18][0]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[26][0]~q\))))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[30][0]~q\ & ( !\reg_file|registers[22][0]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[18][0]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][0]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[26][0]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[30][0]~q\,
	dataf => \reg_file|ALT_INV_registers[22][0]~q\,
	combout => \reg_file|Mux63~2_combout\);

-- Location: FF_X56_Y13_N8
\reg_file|registers[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][0]~q\);

-- Location: FF_X51_Y13_N53
\reg_file|registers[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][0]~q\);

-- Location: FF_X53_Y16_N26
\reg_file|registers[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][0]~q\);

-- Location: FF_X56_Y13_N14
\reg_file|registers[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][0]~q\);

-- Location: LABCELL_X56_Y13_N9
\reg_file|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux63~1_combout\ = ( \reg_file|registers[17][0]~q\ & ( \reg_file|registers[21][0]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[25][0]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[29][0]~q\))) ) ) ) 
-- # ( !\reg_file|registers[17][0]~q\ & ( \reg_file|registers[21][0]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[25][0]~q\ & sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[29][0]~q\))) ) ) 
-- ) # ( \reg_file|registers[17][0]~q\ & ( !\reg_file|registers[21][0]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[25][0]~q\)))) # (sinstruction_IFID(18) & (\reg_file|registers[29][0]~q\ & ((sinstruction_IFID(19))))) ) 
-- ) ) # ( !\reg_file|registers[17][0]~q\ & ( !\reg_file|registers[21][0]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[25][0]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[29][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[29][0]~q\,
	datac => \reg_file|ALT_INV_registers[25][0]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[17][0]~q\,
	dataf => \reg_file|ALT_INV_registers[21][0]~q\,
	combout => \reg_file|Mux63~1_combout\);

-- Location: FF_X52_Y11_N8
\reg_file|registers[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][0]~q\);

-- Location: FF_X52_Y11_N14
\reg_file|registers[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][0]~q\);

-- Location: FF_X55_Y14_N26
\reg_file|registers[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][0]~q\);

-- Location: FF_X51_Y11_N38
\reg_file|registers[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][0]~q\);

-- Location: MLABCELL_X52_Y11_N3
\reg_file|Mux63~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux63~3_combout\ = ( \reg_file|registers[19][0]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[23][0]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][0]~q\)) ) ) ) # ( !\reg_file|registers[19][0]~q\ & 
-- ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[23][0]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][0]~q\)) ) ) ) # ( \reg_file|registers[19][0]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19)) # 
-- (\reg_file|registers[27][0]~q\) ) ) ) # ( !\reg_file|registers[19][0]~q\ & ( !sinstruction_IFID(18) & ( (sinstruction_IFID(19) & \reg_file|registers[27][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[31][0]~q\,
	datac => \reg_file|ALT_INV_registers[27][0]~q\,
	datad => \reg_file|ALT_INV_registers[23][0]~q\,
	datae => \reg_file|ALT_INV_registers[19][0]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \reg_file|Mux63~3_combout\);

-- Location: LABCELL_X55_Y14_N51
\reg_file|Mux63~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux63~4_combout\ = ( \reg_file|Mux63~1_combout\ & ( \reg_file|Mux63~3_combout\ & ( ((!sinstruction_IFID(17) & (\reg_file|Mux63~0_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux63~2_combout\)))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|Mux63~1_combout\ & ( \reg_file|Mux63~3_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux63~0_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux63~2_combout\))))) # (sinstruction_IFID(16) & 
-- (sinstruction_IFID(17))) ) ) ) # ( \reg_file|Mux63~1_combout\ & ( !\reg_file|Mux63~3_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux63~0_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux63~2_combout\))))) # 
-- (sinstruction_IFID(16) & (!sinstruction_IFID(17))) ) ) ) # ( !\reg_file|Mux63~1_combout\ & ( !\reg_file|Mux63~3_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux63~0_combout\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|Mux63~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux63~0_combout\,
	datad => \reg_file|ALT_INV_Mux63~2_combout\,
	datae => \reg_file|ALT_INV_Mux63~1_combout\,
	dataf => \reg_file|ALT_INV_Mux63~3_combout\,
	combout => \reg_file|Mux63~4_combout\);

-- Location: FF_X45_Y13_N14
\reg_file|registers[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][0]~q\);

-- Location: FF_X45_Y13_N8
\reg_file|registers[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][0]~q\);

-- Location: LABCELL_X40_Y16_N24
\reg_file|registers[4][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[4][0]~feeder_combout\);

-- Location: FF_X40_Y16_N26
\reg_file|registers[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][0]~q\);

-- Location: LABCELL_X57_Y12_N15
\reg_file|registers[7][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[7][0]~feeder_combout\);

-- Location: FF_X57_Y12_N17
\reg_file|registers[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][0]~q\);

-- Location: LABCELL_X45_Y13_N48
\reg_file|Mux63~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux63~8_combout\ = ( \reg_file|registers[4][0]~q\ & ( \reg_file|registers[7][0]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[5][0]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[6][0]~q\) # 
-- (sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[4][0]~q\ & ( \reg_file|registers[7][0]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[5][0]~q\ & (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((\reg_file|registers[6][0]~q\) # 
-- (sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[4][0]~q\ & ( !\reg_file|registers[7][0]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[5][0]~q\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16) & 
-- \reg_file|registers[6][0]~q\)))) ) ) ) # ( !\reg_file|registers[4][0]~q\ & ( !\reg_file|registers[7][0]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[5][0]~q\ & (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16) & 
-- \reg_file|registers[6][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[5][0]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[6][0]~q\,
	datae => \reg_file|ALT_INV_registers[4][0]~q\,
	dataf => \reg_file|ALT_INV_registers[7][0]~q\,
	combout => \reg_file|Mux63~8_combout\);

-- Location: FF_X45_Y14_N50
\reg_file|registers[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][0]~q\);

-- Location: FF_X45_Y16_N5
\reg_file|registers[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][0]~q\);

-- Location: FF_X45_Y16_N8
\reg_file|registers[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][0]~q\);

-- Location: FF_X50_Y18_N58
\reg_file|registers[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][0]~q\);

-- Location: LABCELL_X45_Y14_N51
\reg_file|Mux63~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux63~5_combout\ = ( \reg_file|registers[10][0]~q\ & ( \reg_file|registers[8][0]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[9][0]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[11][0]~q\))) ) ) ) # 
-- ( !\reg_file|registers[10][0]~q\ & ( \reg_file|registers[8][0]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[9][0]~q\)))) # (sinstruction_IFID(17) & (\reg_file|registers[11][0]~q\ & ((sinstruction_IFID(16))))) ) ) ) # 
-- ( \reg_file|registers[10][0]~q\ & ( !\reg_file|registers[8][0]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[9][0]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[11][0]~q\))) ) ) ) # 
-- ( !\reg_file|registers[10][0]~q\ & ( !\reg_file|registers[8][0]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[9][0]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[11][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][0]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[9][0]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[10][0]~q\,
	dataf => \reg_file|ALT_INV_registers[8][0]~q\,
	combout => \reg_file|Mux63~5_combout\);

-- Location: FF_X42_Y17_N14
\reg_file|registers[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][0]~q\);

-- Location: FF_X42_Y17_N23
\reg_file|registers[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][0]~q\);

-- Location: FF_X42_Y17_N37
\reg_file|registers[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][0]~q\);

-- Location: LABCELL_X46_Y18_N36
\reg_file|registers[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[0][0]~feeder_combout\);

-- Location: FF_X46_Y18_N37
\reg_file|registers[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][0]~q\);

-- Location: LABCELL_X42_Y17_N57
\reg_file|Mux63~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux63~6_combout\ = ( \reg_file|registers[1][0]~q\ & ( \reg_file|registers[0][0]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[2][0]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][0]~q\))) ) ) ) # ( 
-- !\reg_file|registers[1][0]~q\ & ( \reg_file|registers[0][0]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][0]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][0]~q\)))) ) ) ) # ( \reg_file|registers[1][0]~q\ & ( !\reg_file|registers[0][0]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][0]~q\))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[3][0]~q\)))) ) ) ) # ( !\reg_file|registers[1][0]~q\ & ( !\reg_file|registers[0][0]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][0]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[3][0]~q\,
	datad => \reg_file|ALT_INV_registers[2][0]~q\,
	datae => \reg_file|ALT_INV_registers[1][0]~q\,
	dataf => \reg_file|ALT_INV_registers[0][0]~q\,
	combout => \reg_file|Mux63~6_combout\);

-- Location: LABCELL_X42_Y18_N48
\reg_file|registers[12][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[12][0]~feeder_combout\);

-- Location: FF_X42_Y18_N50
\reg_file|registers[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][0]~q\);

-- Location: LABCELL_X42_Y18_N57
\reg_file|registers[15][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[15][0]~feeder_combout\);

-- Location: FF_X42_Y18_N59
\reg_file|registers[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][0]~q\);

-- Location: LABCELL_X42_Y18_N36
\reg_file|registers[14][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[14][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[14][0]~feeder_combout\);

-- Location: FF_X42_Y18_N38
\reg_file|registers[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[14][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][0]~q\);

-- Location: MLABCELL_X52_Y14_N24
\reg_file|registers[13][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][0]~feeder_combout\ = ( \mux_jal|output[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[0]~0_combout\,
	combout => \reg_file|registers[13][0]~feeder_combout\);

-- Location: FF_X52_Y14_N26
\reg_file|registers[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][0]~q\);

-- Location: LABCELL_X42_Y18_N24
\reg_file|Mux63~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux63~7_combout\ = ( \reg_file|registers[14][0]~q\ & ( \reg_file|registers[13][0]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][0]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # 
-- ((\reg_file|registers[15][0]~q\)))) ) ) ) # ( !\reg_file|registers[14][0]~q\ & ( \reg_file|registers[13][0]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][0]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (sinstruction_IFID(16) & 
-- ((\reg_file|registers[15][0]~q\)))) ) ) ) # ( \reg_file|registers[14][0]~q\ & ( !\reg_file|registers[13][0]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & (\reg_file|registers[12][0]~q\))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # 
-- ((\reg_file|registers[15][0]~q\)))) ) ) ) # ( !\reg_file|registers[14][0]~q\ & ( !\reg_file|registers[13][0]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & (\reg_file|registers[12][0]~q\))) # (sinstruction_IFID(17) & (sinstruction_IFID(16) & 
-- ((\reg_file|registers[15][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[12][0]~q\,
	datad => \reg_file|ALT_INV_registers[15][0]~q\,
	datae => \reg_file|ALT_INV_registers[14][0]~q\,
	dataf => \reg_file|ALT_INV_registers[13][0]~q\,
	combout => \reg_file|Mux63~7_combout\);

-- Location: LABCELL_X45_Y14_N0
\reg_file|Mux63~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux63~9_combout\ = ( \reg_file|Mux63~6_combout\ & ( \reg_file|Mux63~7_combout\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|Mux63~8_combout\)))) # (sinstruction_IFID(19) & (((\reg_file|Mux63~5_combout\)) # 
-- (sinstruction_IFID(18)))) ) ) ) # ( !\reg_file|Mux63~6_combout\ & ( \reg_file|Mux63~7_combout\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|Mux63~8_combout\))) # (sinstruction_IFID(19) & (((\reg_file|Mux63~5_combout\)) # 
-- (sinstruction_IFID(18)))) ) ) ) # ( \reg_file|Mux63~6_combout\ & ( !\reg_file|Mux63~7_combout\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|Mux63~8_combout\)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & 
-- ((\reg_file|Mux63~5_combout\)))) ) ) ) # ( !\reg_file|Mux63~6_combout\ & ( !\reg_file|Mux63~7_combout\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|Mux63~8_combout\))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & 
-- ((\reg_file|Mux63~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_Mux63~8_combout\,
	datad => \reg_file|ALT_INV_Mux63~5_combout\,
	datae => \reg_file|ALT_INV_Mux63~6_combout\,
	dataf => \reg_file|ALT_INV_Mux63~7_combout\,
	combout => \reg_file|Mux63~9_combout\);

-- Location: LABCELL_X56_Y14_N0
\reg_file|Mux63~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux63~10_combout\ = ( \reg_file|Mux63~9_combout\ & ( (!sinstruction_IFID(20)) # (\reg_file|Mux63~4_combout\) ) ) # ( !\reg_file|Mux63~9_combout\ & ( (sinstruction_IFID(20) & \reg_file|Mux63~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datac => \reg_file|ALT_INV_Mux63~4_combout\,
	dataf => \reg_file|ALT_INV_Mux63~9_combout\,
	combout => \reg_file|Mux63~10_combout\);

-- Location: FF_X56_Y14_N23
\sreaddata2_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux63~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(0));

-- Location: MLABCELL_X59_Y16_N15
\forward|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux63~0_combout\ = ( sreaddata2_IDEX(0) & ( ((!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(0))) # (\forward|Mux49~6_combout\ & ((\alu_main|Result\(0))))) # (\forward|Mux49~5_combout\) ) ) # ( !sreaddata2_IDEX(0) & ( 
-- (!\forward|Mux49~5_combout\ & ((!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(0))) # (\forward|Mux49~6_combout\ & ((\alu_main|Result\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => \forward|ALT_INV_Mux49~6_combout\,
	datac => ALT_INV_salumainresult_EXMEM(0),
	datad => \alu_main|ALT_INV_Result\(0),
	dataf => ALT_INV_sreaddata2_IDEX(0),
	combout => \forward|Mux63~0_combout\);

-- Location: LABCELL_X62_Y13_N12
\alu_main|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~0_combout\ = ( !\forward|Mux63~0_combout\ & ( !\forward|Mux31~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux63~0_combout\,
	dataf => \forward|ALT_INV_Mux31~6_combout\,
	combout => \alu_main|Mux0~0_combout\);

-- Location: MLABCELL_X59_Y16_N27
\forward|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux63~1_combout\ = ( salumainresult_EXMEM(0) & ( (!\forward|Mux49~6_combout\) # (\alu_main|Result\(0)) ) ) # ( !salumainresult_EXMEM(0) & ( (\forward|Mux49~6_combout\ & \alu_main|Result\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux49~6_combout\,
	datad => \alu_main|ALT_INV_Result\(0),
	dataf => ALT_INV_salumainresult_EXMEM(0),
	combout => \forward|Mux63~1_combout\);

-- Location: MLABCELL_X59_Y16_N30
\alu_main|Add0~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~130_cout\ = CARRY(( salucontrol_IDEX(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(2),
	cin => GND,
	cout => \alu_main|Add0~130_cout\);

-- Location: MLABCELL_X59_Y16_N33
\alu_main|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~1_sumout\ = SUM(( \forward|Mux31~6_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux63~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(0))))) ) + ( \alu_main|Add0~130_cout\ ))
-- \alu_main|Add0~2\ = CARRY(( \forward|Mux31~6_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux63~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(0))))) ) + ( \alu_main|Add0~130_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata2_IDEX(0),
	datad => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux63~1_combout\,
	cin => \alu_main|Add0~130_cout\,
	sumout => \alu_main|Add0~1_sumout\,
	cout => \alu_main|Add0~2\);

-- Location: LABCELL_X62_Y13_N57
\alu_main|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~2_combout\ = ( \alu_main|Add0~1_sumout\ & ( (!salucontrol_IDEX(3) & ((salucontrol_IDEX(1)))) # (salucontrol_IDEX(3) & (\alu_main|Mux0~0_combout\ & !salucontrol_IDEX(1))) ) ) # ( !\alu_main|Add0~1_sumout\ & ( (salucontrol_IDEX(3) & 
-- (\alu_main|Mux0~0_combout\ & !salucontrol_IDEX(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000010001101010100001000110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datab => \alu_main|ALT_INV_Mux0~0_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Add0~1_sumout\,
	combout => \alu_main|Mux0~2_combout\);

-- Location: FF_X59_Y13_N59
\spc_IFID[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~77_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(21));

-- Location: FF_X59_Y11_N35
\spc_IDEX[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(21));

-- Location: FF_X62_Y13_N35
\spc_IFID[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~73_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(20));

-- Location: LABCELL_X61_Y11_N18
\spc_IDEX[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[20]~feeder_combout\ = ( spc_IFID(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_IFID(20),
	combout => \spc_IDEX[20]~feeder_combout\);

-- Location: FF_X61_Y11_N20
\spc_IDEX[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[20]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(20));

-- Location: FF_X59_Y13_N53
\spc_IFID[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~69_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(19));

-- Location: FF_X61_Y13_N5
\spc_IDEX[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(19));

-- Location: FF_X59_Y13_N50
\spc_IFID[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~65_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(18));

-- Location: FF_X59_Y13_N47
\spc_IFID[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~61_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(17));

-- Location: FF_X61_Y11_N23
\spc_IDEX[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(17));

-- Location: FF_X59_Y13_N44
\spc_IFID[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~57_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(16));

-- Location: FF_X59_Y13_N32
\spc_IDEX[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(16));

-- Location: FF_X59_Y13_N41
\spc_IFID[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~53_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(15));

-- Location: FF_X61_Y12_N23
\spc_IDEX[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(15));

-- Location: FF_X60_Y12_N23
\spc_IFID[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~49_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(14));

-- Location: FF_X60_Y12_N2
\spc_IDEX[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(14),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(14));

-- Location: FF_X59_Y13_N35
\spc_IFID[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~45_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(13));

-- Location: FF_X59_Y13_N56
\spc_IDEX[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(12));

-- Location: FF_X63_Y12_N56
\sinstruction_IFID[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(10),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(10));

-- Location: FF_X61_Y12_N8
\spc_IFID[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~37_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(11));

-- Location: LABCELL_X61_Y12_N24
\spc_IFID[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IFID[10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~33_sumout\,
	combout => \spc_IFID[10]~feeder_combout\);

-- Location: FF_X61_Y12_N26
\spc_IFID[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IFID[10]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(10));

-- Location: FF_X59_Y13_N23
\spc_IFID[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~29_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(9));

-- Location: FF_X62_Y18_N14
\sinstruction_IFID[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(7),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(7));

-- Location: FF_X59_Y13_N2
\spc_IFID[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~25_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(8));

-- Location: FF_X66_Y16_N29
\spc_IDEX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(8),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(8));

-- Location: LABCELL_X61_Y12_N48
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~25_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(8)))) ) + ( sinstruction_IFID(6) ) + ( \Add1~22\ ))
-- \Add1~26\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~25_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(8)))) ) + ( sinstruction_IFID(6) ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datab => \ALT_INV_Add0~25_sumout\,
	datad => ALT_INV_spc_IFID(8),
	dataf => ALT_INV_sinstruction_IFID(6),
	cin => \Add1~22\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: MLABCELL_X59_Y19_N33
\mux_jr|output[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[8]~8_combout\ = (!\reset_stages~combout\ & (spc_IDEX(8))) # (\reset_stages~combout\ & ((\Add1~25_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_IDEX(8),
	datab => \ALT_INV_reset_stages~combout\,
	datad => \ALT_INV_Add1~25_sumout\,
	combout => \mux_jr|output[8]~8_combout\);

-- Location: FF_X55_Y16_N53
\spc_EXMEM[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(8),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(8));

-- Location: FF_X55_Y16_N44
\spc_MEMWB[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(8),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(8));

-- Location: FF_X60_Y16_N35
\salumainresult_EXMEM[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(8),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(8));

-- Location: LABCELL_X60_Y17_N45
\forward|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux23~0_combout\ = ( sreaddata1_IDEX(8) & ( ((!\forward|Mux31~5_combout\ & (salumainresult_EXMEM(8))) # (\forward|Mux31~5_combout\ & ((\alu_main|Result\(8))))) # (\forward|Mux31~4_combout\) ) ) # ( !sreaddata1_IDEX(8) & ( 
-- (!\forward|Mux31~4_combout\ & ((!\forward|Mux31~5_combout\ & (salumainresult_EXMEM(8))) # (\forward|Mux31~5_combout\ & ((\alu_main|Result\(8)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => ALT_INV_salumainresult_EXMEM(8),
	datad => \alu_main|ALT_INV_Result\(8),
	dataf => ALT_INV_sreaddata1_IDEX(8),
	combout => \forward|Mux23~0_combout\);

-- Location: FF_X56_Y15_N29
\reg_file|registers[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][8]~q\);

-- Location: FF_X53_Y15_N1
\reg_file|registers[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][8]~q\);

-- Location: LABCELL_X53_Y15_N42
\reg_file|registers[5][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][8]~feeder_combout\ = \mux_jal|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[5][8]~feeder_combout\);

-- Location: FF_X53_Y15_N44
\reg_file|registers[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[5][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][8]~q\);

-- Location: LABCELL_X53_Y15_N0
\reg_file|Mux55~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux55~8_combout\ = ( \reg_file|registers[6][8]~q\ & ( \reg_file|registers[5][8]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[4][8]~q\))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|registers[7][8]~q\)))) ) ) ) # ( !\reg_file|registers[6][8]~q\ & ( \reg_file|registers[5][8]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[4][8]~q\ & ((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|registers[7][8]~q\)))) ) ) ) # ( \reg_file|registers[6][8]~q\ & ( !\reg_file|registers[5][8]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[4][8]~q\))) # (sinstruction_IFID(16) & 
-- (((\reg_file|registers[7][8]~q\ & sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[6][8]~q\ & ( !\reg_file|registers[5][8]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[4][8]~q\ & ((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (((\reg_file|registers[7][8]~q\ & sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][8]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[7][8]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[6][8]~q\,
	dataf => \reg_file|ALT_INV_registers[5][8]~q\,
	combout => \reg_file|Mux55~8_combout\);

-- Location: FF_X47_Y15_N41
\reg_file|registers[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][8]~q\);

-- Location: FF_X46_Y14_N53
\reg_file|registers[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][8]~q\);

-- Location: LABCELL_X46_Y16_N6
\reg_file|registers[12][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][8]~feeder_combout\ = \mux_jal|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[12][8]~feeder_combout\);

-- Location: FF_X46_Y16_N8
\reg_file|registers[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][8]~q\);

-- Location: MLABCELL_X52_Y14_N21
\reg_file|registers[13][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[13][8]~feeder_combout\);

-- Location: FF_X52_Y14_N23
\reg_file|registers[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][8]~q\);

-- Location: MLABCELL_X47_Y15_N27
\reg_file|Mux55~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux55~7_combout\ = ( \reg_file|registers[12][8]~q\ & ( \reg_file|registers[13][8]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[14][8]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][8]~q\))) ) ) ) 
-- # ( !\reg_file|registers[12][8]~q\ & ( \reg_file|registers[13][8]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[14][8]~q\)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[15][8]~q\))) ) ) 
-- ) # ( \reg_file|registers[12][8]~q\ & ( !\reg_file|registers[13][8]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[14][8]~q\)))) # (sinstruction_IFID(16) & (\reg_file|registers[15][8]~q\ & (sinstruction_IFID(17)))) ) ) 
-- ) # ( !\reg_file|registers[12][8]~q\ & ( !\reg_file|registers[13][8]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[14][8]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[15][8]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[14][8]~q\,
	datae => \reg_file|ALT_INV_registers[12][8]~q\,
	dataf => \reg_file|ALT_INV_registers[13][8]~q\,
	combout => \reg_file|Mux55~7_combout\);

-- Location: FF_X45_Y15_N26
\reg_file|registers[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][8]~q\);

-- Location: FF_X45_Y15_N56
\reg_file|registers[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][8]~q\);

-- Location: LABCELL_X46_Y18_N24
\reg_file|registers[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[0][8]~feeder_combout\);

-- Location: FF_X46_Y18_N26
\reg_file|registers[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][8]~q\);

-- Location: MLABCELL_X47_Y12_N9
\reg_file|registers[1][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[1][8]~feeder_combout\);

-- Location: FF_X47_Y12_N11
\reg_file|registers[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][8]~q\);

-- Location: LABCELL_X45_Y15_N27
\reg_file|Mux55~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux55~6_combout\ = ( \reg_file|registers[0][8]~q\ & ( \reg_file|registers[1][8]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[2][8]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][8]~q\))) ) ) ) # ( 
-- !\reg_file|registers[0][8]~q\ & ( \reg_file|registers[1][8]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][8]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][8]~q\)))) ) ) ) # ( \reg_file|registers[0][8]~q\ & ( !\reg_file|registers[1][8]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][8]~q\))) 
-- # (sinstruction_IFID(16) & (\reg_file|registers[3][8]~q\)))) ) ) ) # ( !\reg_file|registers[0][8]~q\ & ( !\reg_file|registers[1][8]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][8]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][8]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[2][8]~q\,
	datae => \reg_file|ALT_INV_registers[0][8]~q\,
	dataf => \reg_file|ALT_INV_registers[1][8]~q\,
	combout => \reg_file|Mux55~6_combout\);

-- Location: FF_X48_Y16_N26
\reg_file|registers[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][8]~q\);

-- Location: FF_X47_Y17_N43
\reg_file|registers[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][8]~q\);

-- Location: FF_X48_Y16_N56
\reg_file|registers[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][8]~q\);

-- Location: LABCELL_X50_Y18_N3
\reg_file|registers[8][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[8][8]~feeder_combout\);

-- Location: FF_X50_Y18_N5
\reg_file|registers[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][8]~q\);

-- Location: LABCELL_X48_Y16_N57
\reg_file|Mux55~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux55~5_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[8][8]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[9][8]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[11][8]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[8][8]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[10][8]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[8][8]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[9][8]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[11][8]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[8][8]~q\ & ( (\reg_file|registers[10][8]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][8]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[9][8]~q\,
	datad => \reg_file|ALT_INV_registers[11][8]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[8][8]~q\,
	combout => \reg_file|Mux55~5_combout\);

-- Location: LABCELL_X53_Y15_N6
\reg_file|Mux55~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux55~9_combout\ = ( \reg_file|Mux55~6_combout\ & ( \reg_file|Mux55~5_combout\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|Mux55~8_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux55~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux55~6_combout\ & ( \reg_file|Mux55~5_combout\ & ( (!sinstruction_IFID(19) & (\reg_file|Mux55~8_combout\ & (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|Mux55~7_combout\)))) ) ) ) # ( 
-- \reg_file|Mux55~6_combout\ & ( !\reg_file|Mux55~5_combout\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|Mux55~8_combout\))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18) & \reg_file|Mux55~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux55~6_combout\ & ( !\reg_file|Mux55~5_combout\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|Mux55~8_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux55~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux55~8_combout\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_Mux55~7_combout\,
	datae => \reg_file|ALT_INV_Mux55~6_combout\,
	dataf => \reg_file|ALT_INV_Mux55~5_combout\,
	combout => \reg_file|Mux55~9_combout\);

-- Location: LABCELL_X56_Y13_N51
\reg_file|registers[29][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[29][8]~feeder_combout\);

-- Location: FF_X56_Y13_N53
\reg_file|registers[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][8]~q\);

-- Location: FF_X56_Y13_N59
\reg_file|registers[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][8]~q\);

-- Location: FF_X55_Y13_N44
\reg_file|registers[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][8]~q\);

-- Location: FF_X55_Y13_N32
\reg_file|registers[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][8]~q\);

-- Location: LABCELL_X56_Y13_N33
\reg_file|Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux55~1_combout\ = ( \reg_file|registers[17][8]~q\ & ( \reg_file|registers[25][8]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[21][8]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][8]~q\))) ) ) ) 
-- # ( !\reg_file|registers[17][8]~q\ & ( \reg_file|registers[25][8]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[21][8]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[29][8]~q\)))) ) ) ) # ( \reg_file|registers[17][8]~q\ & ( !\reg_file|registers[25][8]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[21][8]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][8]~q\)))) ) ) ) # ( !\reg_file|registers[17][8]~q\ & ( !\reg_file|registers[25][8]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[21][8]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[29][8]~q\,
	datab => \reg_file|ALT_INV_registers[21][8]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[17][8]~q\,
	dataf => \reg_file|ALT_INV_registers[25][8]~q\,
	combout => \reg_file|Mux55~1_combout\);

-- Location: LABCELL_X48_Y12_N30
\reg_file|registers[28][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[28][8]~feeder_combout\);

-- Location: FF_X48_Y12_N31
\reg_file|registers[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][8]~q\);

-- Location: FF_X55_Y13_N38
\reg_file|registers[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][8]~q\);

-- Location: FF_X56_Y13_N32
\reg_file|registers[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][8]~q\);

-- Location: LABCELL_X46_Y11_N45
\reg_file|registers[24][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[24][8]~feeder_combout\);

-- Location: FF_X46_Y11_N46
\reg_file|registers[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][8]~q\);

-- Location: LABCELL_X56_Y13_N18
\reg_file|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux55~0_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[24][8]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[20][8]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][8]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( 
-- \reg_file|registers[24][8]~q\ & ( (\reg_file|registers[16][8]~q\) # (sinstruction_IFID(19)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[24][8]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[20][8]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[28][8]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[24][8]~q\ & ( (!sinstruction_IFID(19) & \reg_file|registers[16][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[28][8]~q\,
	datac => \reg_file|ALT_INV_registers[16][8]~q\,
	datad => \reg_file|ALT_INV_registers[20][8]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[24][8]~q\,
	combout => \reg_file|Mux55~0_combout\);

-- Location: MLABCELL_X52_Y11_N48
\reg_file|registers[31][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[31][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[31][8]~feeder_combout\);

-- Location: FF_X52_Y11_N50
\reg_file|registers[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[31][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][8]~q\);

-- Location: MLABCELL_X52_Y11_N30
\reg_file|registers[27][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[27][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[27][8]~feeder_combout\);

-- Location: FF_X52_Y11_N32
\reg_file|registers[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[27][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][8]~q\);

-- Location: FF_X51_Y11_N5
\reg_file|registers[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][8]~q\);

-- Location: FF_X51_Y15_N50
\reg_file|registers[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][8]~q\);

-- Location: MLABCELL_X52_Y11_N18
\reg_file|Mux55~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux55~3_combout\ = ( \reg_file|registers[19][8]~q\ & ( \reg_file|registers[23][8]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[27][8]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][8]~q\))) ) ) ) 
-- # ( !\reg_file|registers[19][8]~q\ & ( \reg_file|registers[23][8]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \reg_file|registers[27][8]~q\)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[31][8]~q\))) ) ) 
-- ) # ( \reg_file|registers[19][8]~q\ & ( !\reg_file|registers[23][8]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[27][8]~q\)))) # (sinstruction_IFID(18) & (\reg_file|registers[31][8]~q\ & (sinstruction_IFID(19)))) ) ) 
-- ) # ( !\reg_file|registers[19][8]~q\ & ( !\reg_file|registers[23][8]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[27][8]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][8]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[27][8]~q\,
	datae => \reg_file|ALT_INV_registers[19][8]~q\,
	dataf => \reg_file|ALT_INV_registers[23][8]~q\,
	combout => \reg_file|Mux55~3_combout\);

-- Location: FF_X55_Y12_N5
\reg_file|registers[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][8]~q\);

-- Location: FF_X55_Y12_N59
\reg_file|registers[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][8]~q\);

-- Location: FF_X52_Y12_N59
\reg_file|registers[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][8]~q\);

-- Location: MLABCELL_X52_Y11_N36
\reg_file|registers[18][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][8]~feeder_combout\ = ( \mux_jal|output[8]~8_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[18][8]~feeder_combout\);

-- Location: FF_X52_Y11_N38
\reg_file|registers[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][8]~q\);

-- Location: LABCELL_X55_Y12_N54
\reg_file|Mux55~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux55~2_combout\ = ( \reg_file|registers[22][8]~q\ & ( \reg_file|registers[18][8]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[26][8]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[30][8]~q\))) ) ) ) 
-- # ( !\reg_file|registers[22][8]~q\ & ( \reg_file|registers[18][8]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[26][8]~q\)))) # (sinstruction_IFID(18) & (\reg_file|registers[30][8]~q\ & (sinstruction_IFID(19)))) ) ) ) 
-- # ( \reg_file|registers[22][8]~q\ & ( !\reg_file|registers[18][8]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \reg_file|registers[26][8]~q\)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[30][8]~q\))) ) ) 
-- ) # ( !\reg_file|registers[22][8]~q\ & ( !\reg_file|registers[18][8]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[26][8]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[30][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][8]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[26][8]~q\,
	datae => \reg_file|ALT_INV_registers[22][8]~q\,
	dataf => \reg_file|ALT_INV_registers[18][8]~q\,
	combout => \reg_file|Mux55~2_combout\);

-- Location: LABCELL_X56_Y13_N15
\reg_file|Mux55~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux55~4_combout\ = ( \reg_file|Mux55~3_combout\ & ( \reg_file|Mux55~2_combout\ & ( ((!sinstruction_IFID(16) & ((\reg_file|Mux55~0_combout\))) # (sinstruction_IFID(16) & (\reg_file|Mux55~1_combout\))) # (sinstruction_IFID(17)) ) ) ) # ( 
-- !\reg_file|Mux55~3_combout\ & ( \reg_file|Mux55~2_combout\ & ( (!sinstruction_IFID(16) & (((\reg_file|Mux55~0_combout\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (\reg_file|Mux55~1_combout\ & (!sinstruction_IFID(17)))) ) ) ) # ( 
-- \reg_file|Mux55~3_combout\ & ( !\reg_file|Mux55~2_combout\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|Mux55~0_combout\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|Mux55~1_combout\))) ) ) ) # ( 
-- !\reg_file|Mux55~3_combout\ & ( !\reg_file|Mux55~2_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|Mux55~0_combout\))) # (sinstruction_IFID(16) & (\reg_file|Mux55~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux55~1_combout\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_Mux55~0_combout\,
	datae => \reg_file|ALT_INV_Mux55~3_combout\,
	dataf => \reg_file|ALT_INV_Mux55~2_combout\,
	combout => \reg_file|Mux55~4_combout\);

-- Location: LABCELL_X56_Y15_N0
\reg_file|Mux55~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux55~10_combout\ = ( \reg_file|Mux55~9_combout\ & ( \reg_file|Mux55~4_combout\ ) ) # ( !\reg_file|Mux55~9_combout\ & ( \reg_file|Mux55~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux55~9_combout\ & ( !\reg_file|Mux55~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux55~9_combout\,
	dataf => \reg_file|ALT_INV_Mux55~4_combout\,
	combout => \reg_file|Mux55~10_combout\);

-- Location: FF_X56_Y15_N35
\sreaddata2_IDEX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux55~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(8));

-- Location: LABCELL_X62_Y16_N6
\forward|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux55~0_combout\ = ( \alu_main|Result\(8) & ( (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(8))) # (\forward|Mux49~6_combout\))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(8))))) ) ) # ( !\alu_main|Result\(8) & ( 
-- (!\forward|Mux49~5_combout\ & (!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(8)))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_salumainresult_EXMEM(8),
	datad => ALT_INV_sreaddata2_IDEX(8),
	dataf => \alu_main|ALT_INV_Result\(8),
	combout => \forward|Mux55~0_combout\);

-- Location: LABCELL_X63_Y19_N51
\alu_main|Result~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~4_combout\ = ( \forward|Mux55~0_combout\ & ( \forward|Mux23~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux23~0_combout\,
	dataf => \forward|ALT_INV_Mux55~0_combout\,
	combout => \alu_main|Result~4_combout\);

-- Location: LABCELL_X60_Y16_N57
\forward|Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux55~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(8) ) ) # ( !\forward|Mux49~6_combout\ & ( \alu_main|Result\(8) & ( salumainresult_EXMEM(8) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\alu_main|Result\(8) & ( 
-- salumainresult_EXMEM(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_salumainresult_EXMEM(8),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(8),
	combout => \forward|Mux55~1_combout\);

-- Location: MLABCELL_X59_Y16_N54
\alu_main|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~29_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux56~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(7))))) ) + ( \forward|Mux24~0_combout\ ) + ( \alu_main|Add0~26\ ))
-- \alu_main|Add0~30\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux56~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(7))))) ) + ( \forward|Mux24~0_combout\ ) + ( \alu_main|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata2_IDEX(7),
	datad => \forward|ALT_INV_Mux56~1_combout\,
	dataf => \forward|ALT_INV_Mux24~0_combout\,
	cin => \alu_main|Add0~26\,
	sumout => \alu_main|Add0~29_sumout\,
	cout => \alu_main|Add0~30\);

-- Location: MLABCELL_X59_Y16_N57
\alu_main|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~33_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux55~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(8))))) ) + ( \forward|Mux23~0_combout\ ) + ( \alu_main|Add0~30\ ))
-- \alu_main|Add0~34\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux55~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(8))))) ) + ( \forward|Mux23~0_combout\ ) + ( \alu_main|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata2_IDEX(8),
	datad => \forward|ALT_INV_Mux55~1_combout\,
	dataf => \forward|ALT_INV_Mux23~0_combout\,
	cin => \alu_main|Add0~30\,
	sumout => \alu_main|Add0~33_sumout\,
	cout => \alu_main|Add0~34\);

-- Location: FF_X61_Y18_N52
\spc_EXMEM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(4),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(4));

-- Location: FF_X61_Y18_N29
\spc_MEMWB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(4),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(4));

-- Location: MLABCELL_X52_Y13_N36
\reg_file|registers[25][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[25][4]~feeder_combout\);

-- Location: FF_X52_Y13_N38
\reg_file|registers[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][4]~q\);

-- Location: LABCELL_X48_Y13_N39
\reg_file|registers[29][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[29][4]~feeder_combout\);

-- Location: FF_X48_Y13_N41
\reg_file|registers[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][4]~q\);

-- Location: LABCELL_X45_Y12_N54
\reg_file|registers[17][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[17][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[17][4]~feeder_combout\);

-- Location: FF_X45_Y12_N56
\reg_file|registers[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][4]~q\);

-- Location: FF_X51_Y13_N41
\reg_file|registers[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][4]~q\);

-- Location: LABCELL_X48_Y13_N42
\reg_file|Mux59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux59~1_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[21][4]~q\ & ( (!sinstruction_IFID(19)) # (\reg_file|registers[29][4]~q\) ) ) ) # ( !sinstruction_IFID(18) & ( \reg_file|registers[21][4]~q\ & ( (!sinstruction_IFID(19) & 
-- ((\reg_file|registers[17][4]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][4]~q\)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[21][4]~q\ & ( (\reg_file|registers[29][4]~q\ & sinstruction_IFID(19)) ) ) ) # ( !sinstruction_IFID(18) 
-- & ( !\reg_file|registers[21][4]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[17][4]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][4]~q\,
	datab => \reg_file|ALT_INV_registers[29][4]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[17][4]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[21][4]~q\,
	combout => \reg_file|Mux59~1_combout\);

-- Location: FF_X51_Y12_N20
\reg_file|registers[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][4]~q\);

-- Location: FF_X51_Y12_N11
\reg_file|registers[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][4]~q\);

-- Location: FF_X51_Y12_N2
\reg_file|registers[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][4]~q\);

-- Location: LABCELL_X50_Y12_N36
\reg_file|registers[18][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[18][4]~feeder_combout\);

-- Location: FF_X50_Y12_N38
\reg_file|registers[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][4]~q\);

-- Location: LABCELL_X51_Y12_N39
\reg_file|Mux59~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux59~2_combout\ = ( \reg_file|registers[26][4]~q\ & ( \reg_file|registers[18][4]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[22][4]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][4]~q\))) ) ) ) 
-- # ( !\reg_file|registers[26][4]~q\ & ( \reg_file|registers[18][4]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[22][4]~q\)))) # (sinstruction_IFID(19) & (\reg_file|registers[30][4]~q\ & ((sinstruction_IFID(18))))) ) ) 
-- ) # ( \reg_file|registers[26][4]~q\ & ( !\reg_file|registers[18][4]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[22][4]~q\ & sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[30][4]~q\))) ) 
-- ) ) # ( !\reg_file|registers[26][4]~q\ & ( !\reg_file|registers[18][4]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[22][4]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][4]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[22][4]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[26][4]~q\,
	dataf => \reg_file|ALT_INV_registers[18][4]~q\,
	combout => \reg_file|Mux59~2_combout\);

-- Location: FF_X51_Y14_N26
\reg_file|registers[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][4]~q\);

-- Location: FF_X50_Y14_N11
\reg_file|registers[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][4]~q\);

-- Location: FF_X55_Y14_N38
\reg_file|registers[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][4]~q\);

-- Location: FF_X60_Y13_N50
\reg_file|registers[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][4]~q\);

-- Location: LABCELL_X51_Y14_N27
\reg_file|Mux59~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux59~3_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[19][4]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[27][4]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][4]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \reg_file|registers[19][4]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[23][4]~q\) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[19][4]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[27][4]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][4]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[19][4]~q\ & ( (sinstruction_IFID(18) & \reg_file|registers[23][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][4]~q\,
	datab => \reg_file|ALT_INV_registers[27][4]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[23][4]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[19][4]~q\,
	combout => \reg_file|Mux59~3_combout\);

-- Location: FF_X51_Y14_N8
\reg_file|registers[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][4]~q\);

-- Location: LABCELL_X51_Y14_N36
\reg_file|registers[16][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[16][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[16][4]~feeder_combout\);

-- Location: FF_X51_Y14_N38
\reg_file|registers[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[16][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][4]~q\);

-- Location: FF_X46_Y11_N32
\reg_file|registers[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][4]~q\);

-- Location: LABCELL_X48_Y12_N18
\reg_file|registers[28][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[28][4]~feeder_combout\);

-- Location: FF_X48_Y12_N20
\reg_file|registers[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][4]~q\);

-- Location: LABCELL_X51_Y14_N9
\reg_file|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux59~0_combout\ = ( \reg_file|registers[24][4]~q\ & ( \reg_file|registers[28][4]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[16][4]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][4]~q\))) # (sinstruction_IFID(19)) ) ) ) # 
-- ( !\reg_file|registers[24][4]~q\ & ( \reg_file|registers[28][4]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|registers[16][4]~q\)))) # (sinstruction_IFID(18) & (((\reg_file|registers[20][4]~q\)) # (sinstruction_IFID(19)))) ) ) ) 
-- # ( \reg_file|registers[24][4]~q\ & ( !\reg_file|registers[28][4]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[16][4]~q\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\reg_file|registers[20][4]~q\))) ) ) ) 
-- # ( !\reg_file|registers[24][4]~q\ & ( !\reg_file|registers[28][4]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[16][4]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[20][4]~q\,
	datad => \reg_file|ALT_INV_registers[16][4]~q\,
	datae => \reg_file|ALT_INV_registers[24][4]~q\,
	dataf => \reg_file|ALT_INV_registers[28][4]~q\,
	combout => \reg_file|Mux59~0_combout\);

-- Location: LABCELL_X60_Y19_N57
\reg_file|Mux59~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux59~4_combout\ = ( \reg_file|Mux59~3_combout\ & ( \reg_file|Mux59~0_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux59~2_combout\)))) # (sinstruction_IFID(16) & (((\reg_file|Mux59~1_combout\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|Mux59~3_combout\ & ( \reg_file|Mux59~0_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux59~2_combout\)))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- (\reg_file|Mux59~1_combout\))) ) ) ) # ( \reg_file|Mux59~3_combout\ & ( !\reg_file|Mux59~0_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|Mux59~2_combout\)))) # (sinstruction_IFID(16) & (((\reg_file|Mux59~1_combout\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|Mux59~3_combout\ & ( !\reg_file|Mux59~0_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|Mux59~2_combout\)))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- (\reg_file|Mux59~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux59~1_combout\,
	datad => \reg_file|ALT_INV_Mux59~2_combout\,
	datae => \reg_file|ALT_INV_Mux59~3_combout\,
	dataf => \reg_file|ALT_INV_Mux59~0_combout\,
	combout => \reg_file|Mux59~4_combout\);

-- Location: FF_X46_Y14_N29
\reg_file|registers[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][4]~q\);

-- Location: FF_X46_Y15_N53
\reg_file|registers[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][4]~q\);

-- Location: LABCELL_X46_Y14_N54
\reg_file|registers[15][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][4]~feeder_combout\ = \mux_jal|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[15][4]~feeder_combout\);

-- Location: FF_X46_Y14_N56
\reg_file|registers[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][4]~q\);

-- Location: FF_X52_Y14_N43
\reg_file|registers[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][4]~q\);

-- Location: LABCELL_X46_Y14_N33
\reg_file|Mux59~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux59~7_combout\ = ( \reg_file|registers[15][4]~q\ & ( \reg_file|registers[13][4]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[12][4]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][4]~q\))) # (sinstruction_IFID(16)) ) ) ) # 
-- ( !\reg_file|registers[15][4]~q\ & ( \reg_file|registers[13][4]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][4]~q\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (\reg_file|registers[14][4]~q\ & (!sinstruction_IFID(16)))) ) ) ) # 
-- ( \reg_file|registers[15][4]~q\ & ( !\reg_file|registers[13][4]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \reg_file|registers[12][4]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[14][4]~q\))) ) ) ) 
-- # ( !\reg_file|registers[15][4]~q\ & ( !\reg_file|registers[13][4]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[12][4]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][4]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[12][4]~q\,
	datae => \reg_file|ALT_INV_registers[15][4]~q\,
	dataf => \reg_file|ALT_INV_registers[13][4]~q\,
	combout => \reg_file|Mux59~7_combout\);

-- Location: LABCELL_X45_Y14_N42
\reg_file|registers[11][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[11][4]~feeder_combout\);

-- Location: FF_X45_Y14_N44
\reg_file|registers[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][4]~q\);

-- Location: LABCELL_X45_Y14_N57
\reg_file|registers[10][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[10][4]~feeder_combout\);

-- Location: FF_X45_Y14_N59
\reg_file|registers[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][4]~q\);

-- Location: LABCELL_X50_Y18_N39
\reg_file|registers[9][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[9][4]~feeder_combout\);

-- Location: FF_X50_Y18_N41
\reg_file|registers[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][4]~q\);

-- Location: LABCELL_X43_Y18_N57
\reg_file|registers[8][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[8][4]~feeder_combout\);

-- Location: FF_X43_Y18_N59
\reg_file|registers[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][4]~q\);

-- Location: LABCELL_X45_Y14_N33
\reg_file|Mux59~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux59~5_combout\ = ( \reg_file|registers[9][4]~q\ & ( \reg_file|registers[8][4]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[10][4]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][4]~q\))) ) ) ) # 
-- ( !\reg_file|registers[9][4]~q\ & ( \reg_file|registers[8][4]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[10][4]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[11][4]~q\)))) ) ) ) # ( \reg_file|registers[9][4]~q\ & ( !\reg_file|registers[8][4]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[10][4]~q\))) 
-- # (sinstruction_IFID(16) & (\reg_file|registers[11][4]~q\)))) ) ) ) # ( !\reg_file|registers[9][4]~q\ & ( !\reg_file|registers[8][4]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[10][4]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[11][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[11][4]~q\,
	datac => \reg_file|ALT_INV_registers[10][4]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[9][4]~q\,
	dataf => \reg_file|ALT_INV_registers[8][4]~q\,
	combout => \reg_file|Mux59~5_combout\);

-- Location: FF_X50_Y15_N14
\reg_file|registers[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][4]~q\);

-- Location: LABCELL_X50_Y15_N24
\reg_file|registers[6][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][4]~feeder_combout\ = \mux_jal|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[6][4]~feeder_combout\);

-- Location: FF_X50_Y15_N26
\reg_file|registers[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[6][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][4]~q\);

-- Location: FF_X48_Y14_N20
\reg_file|registers[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][4]~q\);

-- Location: FF_X61_Y15_N53
\reg_file|registers[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][4]~q\);

-- Location: LABCELL_X50_Y15_N39
\reg_file|Mux59~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux59~8_combout\ = ( \reg_file|registers[4][4]~q\ & ( \reg_file|registers[7][4]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[6][4]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # 
-- (\reg_file|registers[5][4]~q\))) ) ) ) # ( !\reg_file|registers[4][4]~q\ & ( \reg_file|registers[7][4]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[6][4]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # 
-- (\reg_file|registers[5][4]~q\))) ) ) ) # ( \reg_file|registers[4][4]~q\ & ( !\reg_file|registers[7][4]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[6][4]~q\)))) # (sinstruction_IFID(16) & (\reg_file|registers[5][4]~q\ 
-- & (!sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|registers[4][4]~q\ & ( !\reg_file|registers[7][4]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[6][4]~q\)))) # (sinstruction_IFID(16) & (\reg_file|registers[5][4]~q\ & 
-- (!sinstruction_IFID(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[5][4]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[6][4]~q\,
	datae => \reg_file|ALT_INV_registers[4][4]~q\,
	dataf => \reg_file|ALT_INV_registers[7][4]~q\,
	combout => \reg_file|Mux59~8_combout\);

-- Location: FF_X43_Y17_N26
\reg_file|registers[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][4]~q\);

-- Location: LABCELL_X46_Y18_N6
\reg_file|registers[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[0][4]~feeder_combout\);

-- Location: FF_X46_Y18_N8
\reg_file|registers[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][4]~q\);

-- Location: MLABCELL_X47_Y12_N33
\reg_file|registers[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[1][4]~feeder_combout\);

-- Location: FF_X47_Y12_N35
\reg_file|registers[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][4]~q\);

-- Location: LABCELL_X43_Y17_N36
\reg_file|Mux59~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux59~6_combout\ = ( \reg_file|registers[1][4]~q\ & ( \reg_file|registers[2][4]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[0][4]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # 
-- ((\reg_file|registers[3][4]~q\)))) ) ) ) # ( !\reg_file|registers[1][4]~q\ & ( \reg_file|registers[2][4]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[0][4]~q\)))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # 
-- ((\reg_file|registers[3][4]~q\)))) ) ) ) # ( \reg_file|registers[1][4]~q\ & ( !\reg_file|registers[2][4]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[0][4]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][4]~q\))) ) ) ) # ( !\reg_file|registers[1][4]~q\ & ( !\reg_file|registers[2][4]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[0][4]~q\)))) # (sinstruction_IFID(17) & (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[3][4]~q\,
	datad => \reg_file|ALT_INV_registers[0][4]~q\,
	datae => \reg_file|ALT_INV_registers[1][4]~q\,
	dataf => \reg_file|ALT_INV_registers[2][4]~q\,
	combout => \reg_file|Mux59~6_combout\);

-- Location: LABCELL_X46_Y19_N18
\reg_file|Mux59~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux59~9_combout\ = ( \reg_file|Mux59~8_combout\ & ( \reg_file|Mux59~6_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|Mux59~5_combout\))) # (sinstruction_IFID(18) & (\reg_file|Mux59~7_combout\))) ) ) ) # ( 
-- !\reg_file|Mux59~8_combout\ & ( \reg_file|Mux59~6_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux59~5_combout\)))) # (sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|Mux59~7_combout\))) ) ) ) # ( 
-- \reg_file|Mux59~8_combout\ & ( !\reg_file|Mux59~6_combout\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & ((\reg_file|Mux59~5_combout\)))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux59~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux59~8_combout\ & ( !\reg_file|Mux59~6_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|Mux59~5_combout\))) # (sinstruction_IFID(18) & (\reg_file|Mux59~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux59~7_combout\,
	datad => \reg_file|ALT_INV_Mux59~5_combout\,
	datae => \reg_file|ALT_INV_Mux59~8_combout\,
	dataf => \reg_file|ALT_INV_Mux59~6_combout\,
	combout => \reg_file|Mux59~9_combout\);

-- Location: LABCELL_X60_Y19_N45
\reg_file|Mux59~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux59~10_combout\ = ( \reg_file|Mux59~4_combout\ & ( \reg_file|Mux59~9_combout\ ) ) # ( !\reg_file|Mux59~4_combout\ & ( \reg_file|Mux59~9_combout\ & ( !sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux59~4_combout\ & ( !\reg_file|Mux59~9_combout\ & 
-- ( sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux59~4_combout\,
	dataf => \reg_file|ALT_INV_Mux59~9_combout\,
	combout => \reg_file|Mux59~10_combout\);

-- Location: FF_X60_Y19_N44
\sreaddata2_IDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux59~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(4));

-- Location: FF_X59_Y16_N23
\salumainresult_EXMEM[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(4),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(4));

-- Location: MLABCELL_X59_Y16_N12
\forward|Mux59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux59~1_combout\ = ( \alu_main|Result\(4) & ( (salumainresult_EXMEM(4)) # (\forward|Mux49~6_combout\) ) ) # ( !\alu_main|Result\(4) & ( (!\forward|Mux49~6_combout\ & salumainresult_EXMEM(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux49~6_combout\,
	datad => ALT_INV_salumainresult_EXMEM(4),
	dataf => \alu_main|ALT_INV_Result\(4),
	combout => \forward|Mux59~1_combout\);

-- Location: MLABCELL_X59_Y16_N42
\alu_main|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~13_sumout\ = SUM(( \forward|Mux28~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux60~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(3))))) ) + ( \alu_main|Add0~10\ ))
-- \alu_main|Add0~14\ = CARRY(( \forward|Mux28~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux60~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(3))))) ) + ( \alu_main|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata2_IDEX(3),
	datad => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \forward|ALT_INV_Mux60~1_combout\,
	cin => \alu_main|Add0~10\,
	sumout => \alu_main|Add0~13_sumout\,
	cout => \alu_main|Add0~14\);

-- Location: MLABCELL_X59_Y16_N45
\alu_main|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~17_sumout\ = SUM(( \forward|Mux27~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux59~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(4))))) ) + ( \alu_main|Add0~14\ ))
-- \alu_main|Add0~18\ = CARRY(( \forward|Mux27~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux59~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(4))))) ) + ( \alu_main|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata2_IDEX(4),
	datad => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \forward|ALT_INV_Mux59~1_combout\,
	cin => \alu_main|Add0~14\,
	sumout => \alu_main|Add0~17_sumout\,
	cout => \alu_main|Add0~18\);

-- Location: LABCELL_X60_Y19_N33
\forward|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux59~0_combout\ = ( \forward|Mux49~6_combout\ & ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(4) ) ) ) # ( !\forward|Mux49~6_combout\ & ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(4) ) ) ) # ( \forward|Mux49~6_combout\ & ( 
-- !\forward|Mux49~5_combout\ & ( \alu_main|Result\(4) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\forward|Mux49~5_combout\ & ( salumainresult_EXMEM(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sreaddata2_IDEX(4),
	datac => \alu_main|ALT_INV_Result\(4),
	datad => ALT_INV_salumainresult_EXMEM(4),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \forward|ALT_INV_Mux49~5_combout\,
	combout => \forward|Mux59~0_combout\);

-- Location: LABCELL_X63_Y13_N42
\alu_main|Result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~0_combout\ = ( \forward|Mux27~0_combout\ & ( \forward|Mux59~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux59~0_combout\,
	dataf => \forward|ALT_INV_Mux27~0_combout\,
	combout => \alu_main|Result~0_combout\);

-- Location: LABCELL_X63_Y19_N36
\alu_main|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~2_combout\ = ( !salucontrol_IDEX(2) & ( (!salucontrol_IDEX(3)) # ((!salucontrol_IDEX(1) & !sinstruction_IFID(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011110000111111001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_salucontrol_IDEX(3),
	datad => ALT_INV_sinstruction_IFID(10),
	dataf => ALT_INV_salucontrol_IDEX(2),
	combout => \alu_main|Mux4~2_combout\);

-- Location: LABCELL_X60_Y12_N9
\alu_main|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~1_combout\ = ( salucontrol_IDEX(3) & ( (!salucontrol_IDEX(2) & ((sinstruction_IFID(10)) # (salucontrol_IDEX(1)))) ) ) # ( !salucontrol_IDEX(3) & ( !salucontrol_IDEX(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => ALT_INV_sinstruction_IFID(10),
	dataf => ALT_INV_salucontrol_IDEX(3),
	combout => \alu_main|Mux4~1_combout\);

-- Location: FF_X59_Y18_N14
\salumainresult_EXMEM[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(30),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(30));

-- Location: MLABCELL_X59_Y12_N39
\spc_IDEX[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[29]~feeder_combout\ = spc_IFID(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_IFID(29),
	combout => \spc_IDEX[29]~feeder_combout\);

-- Location: FF_X59_Y12_N41
\spc_IDEX[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[29]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(29));

-- Location: FF_X61_Y10_N53
\spc_IFID[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~105_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(28));

-- Location: FF_X59_Y12_N8
\spc_IDEX[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(28));

-- Location: MLABCELL_X59_Y12_N57
\spc_IFID[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IFID[27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \spc_IFID[27]~feeder_combout\);

-- Location: FF_X59_Y12_N59
\spc_IFID[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IFID[27]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(27));

-- Location: FF_X60_Y13_N5
\spc_IDEX[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(27),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(27));

-- Location: MLABCELL_X59_Y12_N54
\spc_IFID[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IFID[26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \spc_IFID[26]~feeder_combout\);

-- Location: FF_X59_Y12_N56
\spc_IFID[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IFID[26]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(26));

-- Location: FF_X61_Y12_N17
\spc_IDEX[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(26));

-- Location: LABCELL_X61_Y10_N45
\spc_IFID[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IFID[25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \spc_IFID[25]~feeder_combout\);

-- Location: FF_X61_Y10_N47
\spc_IFID[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IFID[25]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(25));

-- Location: FF_X61_Y10_N32
\spc_IDEX[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(25));

-- Location: MLABCELL_X59_Y12_N36
\spc_IFID[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IFID[24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \spc_IFID[24]~feeder_combout\);

-- Location: FF_X59_Y12_N38
\spc_IFID[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IFID[24]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(24));

-- Location: FF_X59_Y12_N35
\spc_IDEX[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(24));

-- Location: LABCELL_X61_Y10_N36
\spc_IFID[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IFID[23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \spc_IFID[23]~feeder_combout\);

-- Location: FF_X61_Y10_N38
\spc_IFID[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IFID[23]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(23));

-- Location: FF_X60_Y16_N5
\spc_IDEX[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(23),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(23));

-- Location: LABCELL_X61_Y10_N0
\Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~81_sumout\ = SUM(( (!\sjump_IDEX~q\ & ((sinstruction_IFID(15)))) # (\sjump_IDEX~q\ & (sinstruction_IFID(20))) ) + ( (!\sjump_IDEX~q\ & (\Add0~81_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(22)))) ) + ( \Add1~78\ ))
-- \Add1~82\ = CARRY(( (!\sjump_IDEX~q\ & ((sinstruction_IFID(15)))) # (\sjump_IDEX~q\ & (sinstruction_IFID(20))) ) + ( (!\sjump_IDEX~q\ & (\Add0~81_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(22)))) ) + ( \Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~81_sumout\,
	datad => ALT_INV_sinstruction_IFID(15),
	dataf => ALT_INV_spc_IFID(22),
	cin => \Add1~78\,
	sumout => \Add1~81_sumout\,
	cout => \Add1~82\);

-- Location: LABCELL_X61_Y10_N3
\Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~85_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~85_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(23)))) ) + ( (\sjump_IDEX~q\ & sinstruction_IFID(21)) ) + ( \Add1~82\ ))
-- \Add1~86\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~85_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(23)))) ) + ( (\sjump_IDEX~q\ & sinstruction_IFID(21)) ) + ( \Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~85_sumout\,
	datad => ALT_INV_spc_IFID(23),
	dataf => ALT_INV_sinstruction_IFID(21),
	cin => \Add1~82\,
	sumout => \Add1~85_sumout\,
	cout => \Add1~86\);

-- Location: LABCELL_X62_Y12_N51
\mux_jr|output[23]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[23]~22_combout\ = ( \Add1~85_sumout\ & ( \alu_main|Equal0~6_combout\ & ( ((spc_IDEX(23)) # (\sbeq_EXMEM~q\)) # (\sjump_IDEX~q\) ) ) ) # ( !\Add1~85_sumout\ & ( \alu_main|Equal0~6_combout\ & ( (!\sjump_IDEX~q\ & (!\sbeq_EXMEM~q\ & 
-- spc_IDEX(23))) ) ) ) # ( \Add1~85_sumout\ & ( !\alu_main|Equal0~6_combout\ & ( ((spc_IDEX(23)) # (\sjump_IDEX~q\)) # (\sbne_EXMEM~q\) ) ) ) # ( !\Add1~85_sumout\ & ( !\alu_main|Equal0~6_combout\ & ( (!\sbne_EXMEM~q\ & (!\sjump_IDEX~q\ & spc_IDEX(23))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000011101111111111100000000110000000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_sbeq_EXMEM~q\,
	datad => ALT_INV_spc_IDEX(23),
	datae => \ALT_INV_Add1~85_sumout\,
	dataf => \alu_main|ALT_INV_Equal0~6_combout\,
	combout => \mux_jr|output[23]~22_combout\);

-- Location: FF_X62_Y17_N17
\salumainresult_EXMEM[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(23),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(23));

-- Location: LABCELL_X62_Y18_N51
\forward|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux8~0_combout\ = ( \forward|Mux31~5_combout\ & ( \alu_main|Result\(23) & ( (!\forward|Mux31~4_combout\) # (sreaddata1_IDEX(23)) ) ) ) # ( !\forward|Mux31~5_combout\ & ( \alu_main|Result\(23) & ( (!\forward|Mux31~4_combout\ & 
-- (salumainresult_EXMEM(23))) # (\forward|Mux31~4_combout\ & ((sreaddata1_IDEX(23)))) ) ) ) # ( \forward|Mux31~5_combout\ & ( !\alu_main|Result\(23) & ( (sreaddata1_IDEX(23) & \forward|Mux31~4_combout\) ) ) ) # ( !\forward|Mux31~5_combout\ & ( 
-- !\alu_main|Result\(23) & ( (!\forward|Mux31~4_combout\ & (salumainresult_EXMEM(23))) # (\forward|Mux31~4_combout\ & ((sreaddata1_IDEX(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000000111101010101000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(23),
	datac => ALT_INV_sreaddata1_IDEX(23),
	datad => \forward|ALT_INV_Mux31~4_combout\,
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_Result\(23),
	combout => \forward|Mux8~0_combout\);

-- Location: MLABCELL_X59_Y15_N39
\alu_main|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~0_combout\ = ( salucontrol_IDEX(3) & ( salucontrol_IDEX(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	dataf => ALT_INV_salucontrol_IDEX(3),
	combout => \alu_main|Mux19~0_combout\);

-- Location: MLABCELL_X59_Y15_N36
\alu_main|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~1_combout\ = ( salucontrol_IDEX(3) & ( (!salucontrol_IDEX(2)) # (salucontrol_IDEX(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_salucontrol_IDEX(0),
	dataf => ALT_INV_salucontrol_IDEX(3),
	combout => \alu_main|Mux19~1_combout\);

-- Location: FF_X53_Y16_N32
\reg_file|registers[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][23]~q\);

-- Location: FF_X53_Y16_N2
\reg_file|registers[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][23]~q\);

-- Location: LABCELL_X48_Y12_N15
\reg_file|registers[28][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[28][23]~feeder_combout\);

-- Location: FF_X48_Y12_N17
\reg_file|registers[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][23]~q\);

-- Location: LABCELL_X46_Y11_N39
\reg_file|registers[24][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[24][23]~feeder_combout\);

-- Location: FF_X46_Y11_N41
\reg_file|registers[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][23]~q\);

-- Location: LABCELL_X51_Y17_N36
\reg_file|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux40~0_combout\ = ( \reg_file|registers[28][23]~q\ & ( \reg_file|registers[24][23]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[16][23]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][23]~q\))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[28][23]~q\ & ( \reg_file|registers[24][23]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[16][23]~q\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\reg_file|registers[20][23]~q\))) 
-- ) ) ) # ( \reg_file|registers[28][23]~q\ & ( !\reg_file|registers[24][23]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|registers[16][23]~q\)))) # (sinstruction_IFID(18) & (((\reg_file|registers[20][23]~q\)) # 
-- (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|registers[28][23]~q\ & ( !\reg_file|registers[24][23]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[16][23]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[20][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[20][23]~q\,
	datad => \reg_file|ALT_INV_registers[16][23]~q\,
	datae => \reg_file|ALT_INV_registers[28][23]~q\,
	dataf => \reg_file|ALT_INV_registers[24][23]~q\,
	combout => \reg_file|Mux40~0_combout\);

-- Location: FF_X52_Y12_N38
\reg_file|registers[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][23]~q\);

-- Location: FF_X51_Y12_N50
\reg_file|registers[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][23]~q\);

-- Location: LABCELL_X50_Y12_N54
\reg_file|registers[18][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[18][23]~feeder_combout\);

-- Location: FF_X50_Y12_N56
\reg_file|registers[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][23]~q\);

-- Location: MLABCELL_X52_Y12_N6
\reg_file|registers[22][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[22][23]~feeder_combout\);

-- Location: FF_X52_Y12_N8
\reg_file|registers[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][23]~q\);

-- Location: MLABCELL_X52_Y12_N12
\reg_file|Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux40~2_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[22][23]~q\ & ( (!sinstruction_IFID(19)) # (\reg_file|registers[30][23]~q\) ) ) ) # ( !sinstruction_IFID(18) & ( \reg_file|registers[22][23]~q\ & ( (!sinstruction_IFID(19) & 
-- ((\reg_file|registers[18][23]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][23]~q\)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[22][23]~q\ & ( (\reg_file|registers[30][23]~q\ & sinstruction_IFID(19)) ) ) ) # ( 
-- !sinstruction_IFID(18) & ( !\reg_file|registers[22][23]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[18][23]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][23]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][23]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[26][23]~q\,
	datad => \reg_file|ALT_INV_registers[18][23]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[22][23]~q\,
	combout => \reg_file|Mux40~2_combout\);

-- Location: FF_X50_Y16_N8
\reg_file|registers[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][23]~q\);

-- Location: MLABCELL_X59_Y12_N45
\reg_file|registers[19][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[19][23]~feeder_combout\);

-- Location: FF_X59_Y12_N47
\reg_file|registers[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][23]~q\);

-- Location: LABCELL_X51_Y11_N48
\reg_file|registers[23][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[23][23]~feeder_combout\);

-- Location: FF_X51_Y11_N49
\reg_file|registers[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][23]~q\);

-- Location: LABCELL_X56_Y10_N48
\reg_file|registers[27][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[27][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[27][23]~feeder_combout\);

-- Location: FF_X56_Y10_N50
\reg_file|registers[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[27][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][23]~q\);

-- Location: LABCELL_X50_Y16_N9
\reg_file|Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux40~3_combout\ = ( \reg_file|registers[23][23]~q\ & ( \reg_file|registers[27][23]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][23]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # 
-- ((\reg_file|registers[31][23]~q\)))) ) ) ) # ( !\reg_file|registers[23][23]~q\ & ( \reg_file|registers[27][23]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\reg_file|registers[19][23]~q\)))) # (sinstruction_IFID(19) & 
-- ((!sinstruction_IFID(18)) # ((\reg_file|registers[31][23]~q\)))) ) ) ) # ( \reg_file|registers[23][23]~q\ & ( !\reg_file|registers[27][23]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][23]~q\)) # (sinstruction_IFID(18)))) # 
-- (sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|registers[31][23]~q\))) ) ) ) # ( !\reg_file|registers[23][23]~q\ & ( !\reg_file|registers[27][23]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\reg_file|registers[19][23]~q\)))) 
-- # (sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|registers[31][23]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[31][23]~q\,
	datad => \reg_file|ALT_INV_registers[19][23]~q\,
	datae => \reg_file|ALT_INV_registers[23][23]~q\,
	dataf => \reg_file|ALT_INV_registers[27][23]~q\,
	combout => \reg_file|Mux40~3_combout\);

-- Location: FF_X56_Y13_N23
\reg_file|registers[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][23]~q\);

-- Location: LABCELL_X56_Y13_N48
\reg_file|registers[29][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[29][23]~feeder_combout\);

-- Location: FF_X56_Y13_N49
\reg_file|registers[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][23]~q\);

-- Location: LABCELL_X56_Y11_N54
\reg_file|registers[17][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[17][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[17][23]~feeder_combout\);

-- Location: FF_X56_Y11_N56
\reg_file|registers[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][23]~q\);

-- Location: LABCELL_X56_Y11_N3
\reg_file|registers[25][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[25][23]~feeder_combout\);

-- Location: FF_X56_Y11_N5
\reg_file|registers[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][23]~q\);

-- Location: LABCELL_X56_Y13_N36
\reg_file|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux40~1_combout\ = ( \reg_file|registers[17][23]~q\ & ( \reg_file|registers[25][23]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|registers[21][23]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][23]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[17][23]~q\ & ( \reg_file|registers[25][23]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|registers[21][23]~q\))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # 
-- ((\reg_file|registers[29][23]~q\)))) ) ) ) # ( \reg_file|registers[17][23]~q\ & ( !\reg_file|registers[25][23]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[21][23]~q\)))) # (sinstruction_IFID(19) & 
-- (sinstruction_IFID(18) & ((\reg_file|registers[29][23]~q\)))) ) ) ) # ( !\reg_file|registers[17][23]~q\ & ( !\reg_file|registers[25][23]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[21][23]~q\)) # (sinstruction_IFID(19) 
-- & ((\reg_file|registers[29][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[21][23]~q\,
	datad => \reg_file|ALT_INV_registers[29][23]~q\,
	datae => \reg_file|ALT_INV_registers[17][23]~q\,
	dataf => \reg_file|ALT_INV_registers[25][23]~q\,
	combout => \reg_file|Mux40~1_combout\);

-- Location: LABCELL_X48_Y17_N21
\reg_file|Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux40~4_combout\ = ( \reg_file|Mux40~3_combout\ & ( \reg_file|Mux40~1_combout\ & ( ((!sinstruction_IFID(17) & (\reg_file|Mux40~0_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux40~2_combout\)))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|Mux40~3_combout\ & ( \reg_file|Mux40~1_combout\ & ( (!sinstruction_IFID(17) & (((\reg_file|Mux40~0_combout\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|Mux40~2_combout\)))) ) ) ) # ( 
-- \reg_file|Mux40~3_combout\ & ( !\reg_file|Mux40~1_combout\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & (\reg_file|Mux40~0_combout\))) # (sinstruction_IFID(17) & (((\reg_file|Mux40~2_combout\)) # (sinstruction_IFID(16)))) ) ) ) # ( 
-- !\reg_file|Mux40~3_combout\ & ( !\reg_file|Mux40~1_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux40~0_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux40~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_Mux40~0_combout\,
	datad => \reg_file|ALT_INV_Mux40~2_combout\,
	datae => \reg_file|ALT_INV_Mux40~3_combout\,
	dataf => \reg_file|ALT_INV_Mux40~1_combout\,
	combout => \reg_file|Mux40~4_combout\);

-- Location: FF_X43_Y16_N53
\reg_file|registers[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][23]~q\);

-- Location: FF_X48_Y17_N56
\reg_file|registers[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][23]~q\);

-- Location: LABCELL_X46_Y18_N39
\reg_file|registers[0][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][23]~feeder_combout\ = ( \mux_jal|output[23]~23_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[0][23]~feeder_combout\);

-- Location: FF_X46_Y18_N41
\reg_file|registers[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][23]~q\);

-- Location: MLABCELL_X47_Y17_N42
\reg_file|Mux40~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux40~6_combout\ = ( \reg_file|registers[2][23]~q\ & ( \reg_file|registers[0][23]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[1][23]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][23]~q\))) ) ) ) 
-- # ( !\reg_file|registers[2][23]~q\ & ( \reg_file|registers[0][23]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[1][23]~q\)))) # (sinstruction_IFID(17) & (\reg_file|registers[3][23]~q\ & ((sinstruction_IFID(16))))) ) ) 
-- ) # ( \reg_file|registers[2][23]~q\ & ( !\reg_file|registers[0][23]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[1][23]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[3][23]~q\))) ) 
-- ) ) # ( !\reg_file|registers[2][23]~q\ & ( !\reg_file|registers[0][23]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[1][23]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[3][23]~q\,
	datac => \reg_file|ALT_INV_registers[1][23]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[2][23]~q\,
	dataf => \reg_file|ALT_INV_registers[0][23]~q\,
	combout => \reg_file|Mux40~6_combout\);

-- Location: FF_X43_Y14_N5
\reg_file|registers[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][23]~q\);

-- Location: FF_X45_Y16_N38
\reg_file|registers[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][23]~q\);

-- Location: FF_X43_Y14_N59
\reg_file|registers[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][23]~q\);

-- Location: MLABCELL_X52_Y14_N33
\reg_file|registers[13][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][23]~feeder_combout\ = \mux_jal|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[23]~23_combout\,
	combout => \reg_file|registers[13][23]~feeder_combout\);

-- Location: FF_X52_Y14_N35
\reg_file|registers[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][23]~q\);

-- Location: LABCELL_X43_Y14_N12
\reg_file|Mux40~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux40~7_combout\ = ( \reg_file|registers[14][23]~q\ & ( \reg_file|registers[13][23]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[12][23]~q\)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[15][23]~q\))) ) ) ) # ( !\reg_file|registers[14][23]~q\ & ( \reg_file|registers[13][23]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][23]~q\ & !sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))) # (\reg_file|registers[15][23]~q\))) ) ) ) # ( \reg_file|registers[14][23]~q\ & ( !\reg_file|registers[13][23]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[12][23]~q\)))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[15][23]~q\ & ((sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[14][23]~q\ & ( !\reg_file|registers[13][23]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][23]~q\ & 
-- !sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (\reg_file|registers[15][23]~q\ & ((sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][23]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[12][23]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[14][23]~q\,
	dataf => \reg_file|ALT_INV_registers[13][23]~q\,
	combout => \reg_file|Mux40~7_combout\);

-- Location: FF_X43_Y18_N14
\reg_file|registers[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][23]~q\);

-- Location: FF_X43_Y18_N10
\reg_file|registers[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][23]~q\);

-- Location: FF_X47_Y17_N8
\reg_file|registers[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][23]~q\);

-- Location: FF_X47_Y17_N32
\reg_file|registers[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][23]~q\);

-- Location: LABCELL_X43_Y18_N18
\reg_file|Mux40~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux40~5_combout\ = ( \reg_file|registers[10][23]~q\ & ( \reg_file|registers[9][23]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[8][23]~q\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # 
-- (\reg_file|registers[11][23]~q\))) ) ) ) # ( !\reg_file|registers[10][23]~q\ & ( \reg_file|registers[9][23]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[8][23]~q\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[11][23]~q\ & (sinstruction_IFID(16)))) ) ) ) # ( \reg_file|registers[10][23]~q\ & ( !\reg_file|registers[9][23]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \reg_file|registers[8][23]~q\)))) # (sinstruction_IFID(17) & 
-- (((!sinstruction_IFID(16))) # (\reg_file|registers[11][23]~q\))) ) ) ) # ( !\reg_file|registers[10][23]~q\ & ( !\reg_file|registers[9][23]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \reg_file|registers[8][23]~q\)))) # 
-- (sinstruction_IFID(17) & (\reg_file|registers[11][23]~q\ & (sinstruction_IFID(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[11][23]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[8][23]~q\,
	datae => \reg_file|ALT_INV_registers[10][23]~q\,
	dataf => \reg_file|ALT_INV_registers[9][23]~q\,
	combout => \reg_file|Mux40~5_combout\);

-- Location: FF_X40_Y17_N44
\reg_file|registers[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][23]~q\);

-- Location: FF_X40_Y16_N38
\reg_file|registers[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][23]~q\);

-- Location: FF_X48_Y17_N26
\reg_file|registers[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][23]~q\);

-- Location: FF_X55_Y15_N53
\reg_file|registers[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][23]~q\);

-- Location: LABCELL_X40_Y17_N48
\reg_file|Mux40~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux40~8_combout\ = ( \reg_file|registers[5][23]~q\ & ( \reg_file|registers[7][23]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[4][23]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][23]~q\))) # (sinstruction_IFID(16)) ) ) ) # 
-- ( !\reg_file|registers[5][23]~q\ & ( \reg_file|registers[7][23]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \reg_file|registers[4][23]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[6][23]~q\))) ) ) ) 
-- # ( \reg_file|registers[5][23]~q\ & ( !\reg_file|registers[7][23]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[4][23]~q\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (\reg_file|registers[6][23]~q\ & (!sinstruction_IFID(16)))) ) ) ) 
-- # ( !\reg_file|registers[5][23]~q\ & ( !\reg_file|registers[7][23]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[4][23]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[6][23]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[4][23]~q\,
	datae => \reg_file|ALT_INV_registers[5][23]~q\,
	dataf => \reg_file|ALT_INV_registers[7][23]~q\,
	combout => \reg_file|Mux40~8_combout\);

-- Location: MLABCELL_X47_Y17_N9
\reg_file|Mux40~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux40~9_combout\ = ( \reg_file|Mux40~5_combout\ & ( \reg_file|Mux40~8_combout\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|Mux40~6_combout\))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # 
-- (\reg_file|Mux40~7_combout\)))) ) ) ) # ( !\reg_file|Mux40~5_combout\ & ( \reg_file|Mux40~8_combout\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|Mux40~6_combout\))) # (sinstruction_IFID(19) & (((\reg_file|Mux40~7_combout\ & 
-- sinstruction_IFID(18))))) ) ) ) # ( \reg_file|Mux40~5_combout\ & ( !\reg_file|Mux40~8_combout\ & ( (!sinstruction_IFID(19) & (\reg_file|Mux40~6_combout\ & ((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # 
-- (\reg_file|Mux40~7_combout\)))) ) ) ) # ( !\reg_file|Mux40~5_combout\ & ( !\reg_file|Mux40~8_combout\ & ( (!sinstruction_IFID(19) & (\reg_file|Mux40~6_combout\ & ((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((\reg_file|Mux40~7_combout\ & 
-- sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_Mux40~6_combout\,
	datac => \reg_file|ALT_INV_Mux40~7_combout\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_Mux40~5_combout\,
	dataf => \reg_file|ALT_INV_Mux40~8_combout\,
	combout => \reg_file|Mux40~9_combout\);

-- Location: MLABCELL_X47_Y17_N27
\reg_file|Mux40~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux40~10_combout\ = ( \reg_file|Mux40~4_combout\ & ( \reg_file|Mux40~9_combout\ ) ) # ( !\reg_file|Mux40~4_combout\ & ( \reg_file|Mux40~9_combout\ & ( !sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux40~4_combout\ & ( !\reg_file|Mux40~9_combout\ & 
-- ( sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux40~4_combout\,
	dataf => \reg_file|ALT_INV_Mux40~9_combout\,
	combout => \reg_file|Mux40~10_combout\);

-- Location: FF_X47_Y17_N26
\sreaddata2_IDEX[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux40~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(23));

-- Location: LABCELL_X62_Y17_N12
\forward|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux40~0_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(23) & ( (!\forward|Mux49~5_combout\) # (sreaddata2_IDEX(23)) ) ) ) # ( !\forward|Mux49~6_combout\ & ( \alu_main|Result\(23) & ( (!\forward|Mux49~5_combout\ & 
-- (salumainresult_EXMEM(23))) # (\forward|Mux49~5_combout\ & ((sreaddata2_IDEX(23)))) ) ) ) # ( \forward|Mux49~6_combout\ & ( !\alu_main|Result\(23) & ( (\forward|Mux49~5_combout\ & sreaddata2_IDEX(23)) ) ) ) # ( !\forward|Mux49~6_combout\ & ( 
-- !\alu_main|Result\(23) & ( (!\forward|Mux49~5_combout\ & (salumainresult_EXMEM(23))) # (\forward|Mux49~5_combout\ & ((sreaddata2_IDEX(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000001010000010100100111001001111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => ALT_INV_salumainresult_EXMEM(23),
	datac => ALT_INV_sreaddata2_IDEX(23),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(23),
	combout => \forward|Mux40~0_combout\);

-- Location: LABCELL_X61_Y10_N24
\Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~113_sumout\ = SUM(( (!\sjump_IDEX~q\ & \Add0~113_sumout\) ) + ( (!\sjump_IDEX~q\ & (sinstruction_IFID(15))) # (\sjump_IDEX~q\ & ((spc_IFID(30)))) ) + ( \Add1~110\ ))
-- \Add1~114\ = CARRY(( (!\sjump_IDEX~q\ & \Add0~113_sumout\) ) + ( (!\sjump_IDEX~q\ & (sinstruction_IFID(15))) # (\sjump_IDEX~q\ & ((spc_IFID(30)))) ) + ( \Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => ALT_INV_sinstruction_IFID(15),
	datad => \ALT_INV_Add0~113_sumout\,
	dataf => ALT_INV_spc_IFID(30),
	cin => \Add1~110\,
	sumout => \Add1~113_sumout\,
	cout => \Add1~114\);

-- Location: LABCELL_X61_Y10_N27
\Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~117_sumout\ = SUM(( (!\sjump_IDEX~q\ & \Add0~117_sumout\) ) + ( (spc_IFID(31) & \sjump_IDEX~q\) ) + ( \Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_IFID(31),
	datab => \ALT_INV_sjump_IDEX~q\,
	datad => \ALT_INV_Add0~117_sumout\,
	cin => \Add1~114\,
	sumout => \Add1~117_sumout\);

-- Location: LABCELL_X62_Y11_N36
\mux_jr|output[31]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[31]~30_combout\ = ( \sjump_IDEX~q\ & ( \Add1~117_sumout\ ) ) # ( !\sjump_IDEX~q\ & ( \Add1~117_sumout\ & ( ((!\alu_main|Equal0~6_combout\ & ((\sbne_EXMEM~q\))) # (\alu_main|Equal0~6_combout\ & (\sbeq_EXMEM~q\))) # (spc_IDEX(31)) ) ) ) # ( 
-- !\sjump_IDEX~q\ & ( !\Add1~117_sumout\ & ( (spc_IDEX(31) & ((!\alu_main|Equal0~6_combout\ & ((!\sbne_EXMEM~q\))) # (\alu_main|Equal0~6_combout\ & (!\sbeq_EXMEM~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000000010000000000000000000011111110111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbeq_EXMEM~q\,
	datab => \alu_main|ALT_INV_Equal0~6_combout\,
	datac => ALT_INV_spc_IDEX(31),
	datad => \ALT_INV_sbne_EXMEM~q\,
	datae => \ALT_INV_sjump_IDEX~q\,
	dataf => \ALT_INV_Add1~117_sumout\,
	combout => \mux_jr|output[31]~30_combout\);

-- Location: MLABCELL_X52_Y19_N33
\reg_file|registers[11][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[11][31]~feeder_combout\);

-- Location: FF_X52_Y19_N35
\reg_file|registers[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][31]~q\);

-- Location: FF_X50_Y18_N50
\reg_file|registers[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][31]~q\);

-- Location: MLABCELL_X52_Y19_N54
\reg_file|registers[8][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[8][31]~feeder_combout\);

-- Location: FF_X52_Y19_N55
\reg_file|registers[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][31]~q\);

-- Location: FF_X52_Y19_N13
\reg_file|registers[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][31]~q\);

-- Location: MLABCELL_X52_Y19_N12
\reg_file|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux0~5_combout\ = ( \reg_file|registers[10][31]~q\ & ( sinstruction_IFID(21) & ( (!sinstruction_IFID(22) & ((\reg_file|registers[9][31]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][31]~q\)) ) ) ) # ( !\reg_file|registers[10][31]~q\ 
-- & ( sinstruction_IFID(21) & ( (!sinstruction_IFID(22) & ((\reg_file|registers[9][31]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][31]~q\)) ) ) ) # ( \reg_file|registers[10][31]~q\ & ( !sinstruction_IFID(21) & ( (\reg_file|registers[8][31]~q\) 
-- # (sinstruction_IFID(22)) ) ) ) # ( !\reg_file|registers[10][31]~q\ & ( !sinstruction_IFID(21) & ( (!sinstruction_IFID(22) & \reg_file|registers[8][31]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][31]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[9][31]~q\,
	datad => \reg_file|ALT_INV_registers[8][31]~q\,
	datae => \reg_file|ALT_INV_registers[10][31]~q\,
	dataf => ALT_INV_sinstruction_IFID(21),
	combout => \reg_file|Mux0~5_combout\);

-- Location: FF_X45_Y17_N38
\reg_file|registers[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][31]~q\);

-- Location: FF_X45_Y17_N44
\reg_file|registers[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][31]~q\);

-- Location: FF_X45_Y17_N2
\reg_file|registers[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][31]~q\);

-- Location: FF_X46_Y18_N56
\reg_file|registers[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][31]~q\);

-- Location: LABCELL_X45_Y17_N21
\reg_file|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux0~6_combout\ = ( \reg_file|registers[1][31]~q\ & ( \reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[2][31]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][31]~q\))) ) ) ) # 
-- ( !\reg_file|registers[1][31]~q\ & ( \reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][31]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[3][31]~q\)))) ) ) ) # ( \reg_file|registers[1][31]~q\ & ( !\reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[2][31]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][31]~q\)))) ) ) ) # ( !\reg_file|registers[1][31]~q\ & ( !\reg_file|registers[0][31]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[2][31]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][31]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[2][31]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[1][31]~q\,
	dataf => \reg_file|ALT_INV_registers[0][31]~q\,
	combout => \reg_file|Mux0~6_combout\);

-- Location: FF_X51_Y20_N20
\reg_file|registers[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][31]~q\);

-- Location: FF_X51_Y20_N26
\reg_file|registers[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][31]~q\);

-- Location: FF_X51_Y19_N25
\reg_file|registers[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][31]~q\);

-- Location: MLABCELL_X52_Y14_N48
\reg_file|registers[7][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][31]~feeder_combout\ = \mux_jal|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[7][31]~feeder_combout\);

-- Location: FF_X52_Y14_N50
\reg_file|registers[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][31]~q\);

-- Location: LABCELL_X51_Y20_N42
\reg_file|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux0~8_combout\ = ( \reg_file|registers[4][31]~q\ & ( \reg_file|registers[7][31]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[6][31]~q\)))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))) # 
-- (\reg_file|registers[5][31]~q\))) ) ) ) # ( !\reg_file|registers[4][31]~q\ & ( \reg_file|registers[7][31]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[6][31]~q\ & sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))) # 
-- (\reg_file|registers[5][31]~q\))) ) ) ) # ( \reg_file|registers[4][31]~q\ & ( !\reg_file|registers[7][31]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[6][31]~q\)))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[5][31]~q\ & ((!sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[4][31]~q\ & ( !\reg_file|registers[7][31]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[6][31]~q\ & sinstruction_IFID(22))))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[5][31]~q\ & ((!sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][31]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[6][31]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[4][31]~q\,
	dataf => \reg_file|ALT_INV_registers[7][31]~q\,
	combout => \reg_file|Mux0~8_combout\);

-- Location: FF_X45_Y14_N26
\reg_file|registers[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][31]~q\);

-- Location: FF_X52_Y14_N14
\reg_file|registers[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][31]~q\);

-- Location: FF_X46_Y14_N41
\reg_file|registers[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][31]~q\);

-- Location: MLABCELL_X52_Y14_N54
\reg_file|registers[13][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][31]~feeder_combout\ = \mux_jal|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[13][31]~feeder_combout\);

-- Location: FF_X52_Y14_N55
\reg_file|registers[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][31]~q\);

-- Location: LABCELL_X45_Y14_N36
\reg_file|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux0~7_combout\ = ( \reg_file|registers[15][31]~q\ & ( \reg_file|registers[13][31]~q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[12][31]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][31]~q\))) # (sinstruction_IFID(21)) ) ) 
-- ) # ( !\reg_file|registers[15][31]~q\ & ( \reg_file|registers[13][31]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[12][31]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][31]~q\)))) # (sinstruction_IFID(21) & 
-- (((!sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[15][31]~q\ & ( !\reg_file|registers[13][31]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[12][31]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[14][31]~q\)))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[15][31]~q\ & ( !\reg_file|registers[13][31]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- ((\reg_file|registers[12][31]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][31]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[12][31]~q\,
	datae => \reg_file|ALT_INV_registers[15][31]~q\,
	dataf => \reg_file|ALT_INV_registers[13][31]~q\,
	combout => \reg_file|Mux0~7_combout\);

-- Location: MLABCELL_X52_Y19_N39
\reg_file|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux0~9_combout\ = ( \reg_file|Mux0~8_combout\ & ( \reg_file|Mux0~7_combout\ & ( ((!sinstruction_IFID(24) & ((\reg_file|Mux0~6_combout\))) # (sinstruction_IFID(24) & (\reg_file|Mux0~5_combout\))) # (sinstruction_IFID(23)) ) ) ) # ( 
-- !\reg_file|Mux0~8_combout\ & ( \reg_file|Mux0~7_combout\ & ( (!sinstruction_IFID(24) & (((\reg_file|Mux0~6_combout\ & !sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|Mux0~5_combout\))) ) ) ) # ( 
-- \reg_file|Mux0~8_combout\ & ( !\reg_file|Mux0~7_combout\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23)) # (\reg_file|Mux0~6_combout\)))) # (sinstruction_IFID(24) & (\reg_file|Mux0~5_combout\ & ((!sinstruction_IFID(23))))) ) ) ) # ( 
-- !\reg_file|Mux0~8_combout\ & ( !\reg_file|Mux0~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux0~6_combout\))) # (sinstruction_IFID(24) & (\reg_file|Mux0~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_Mux0~5_combout\,
	datac => \reg_file|ALT_INV_Mux0~6_combout\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_Mux0~8_combout\,
	dataf => \reg_file|ALT_INV_Mux0~7_combout\,
	combout => \reg_file|Mux0~9_combout\);

-- Location: FF_X52_Y15_N29
\reg_file|registers[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][31]~q\);

-- Location: FF_X52_Y15_N5
\reg_file|registers[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][31]~q\);

-- Location: FF_X46_Y13_N35
\reg_file|registers[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][31]~q\);

-- Location: LABCELL_X53_Y17_N36
\reg_file|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux0~3_combout\ = ( \reg_file|registers[27][31]~q\ & ( \reg_file|registers[19][31]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\reg_file|registers[23][31]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[31][31]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[27][31]~q\ & ( \reg_file|registers[19][31]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[23][31]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[31][31]~q\))))) ) ) ) # ( \reg_file|registers[27][31]~q\ & ( !\reg_file|registers[19][31]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[23][31]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[31][31]~q\))))) ) ) ) # ( !\reg_file|registers[27][31]~q\ & ( !\reg_file|registers[19][31]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[23][31]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[31][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][31]~q\,
	datab => \reg_file|ALT_INV_registers[31][31]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[27][31]~q\,
	dataf => \reg_file|ALT_INV_registers[19][31]~q\,
	combout => \reg_file|Mux0~3_combout\);

-- Location: FF_X57_Y18_N56
\reg_file|registers[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][31]~q\);

-- Location: LABCELL_X48_Y12_N54
\reg_file|registers[28][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[28][31]~feeder_combout\);

-- Location: FF_X48_Y12_N55
\reg_file|registers[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][31]~q\);

-- Location: FF_X53_Y16_N11
\reg_file|registers[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][31]~q\);

-- Location: LABCELL_X46_Y11_N18
\reg_file|registers[24][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[24][31]~feeder_combout\);

-- Location: FF_X46_Y11_N19
\reg_file|registers[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][31]~q\);

-- Location: LABCELL_X57_Y18_N36
\reg_file|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux0~0_combout\ = ( \reg_file|registers[16][31]~q\ & ( \reg_file|registers[24][31]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\reg_file|registers[20][31]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[28][31]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[16][31]~q\ & ( \reg_file|registers[24][31]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[20][31]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[28][31]~q\))))) ) ) ) # ( \reg_file|registers[16][31]~q\ & ( !\reg_file|registers[24][31]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[20][31]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[28][31]~q\))))) ) ) ) # ( !\reg_file|registers[16][31]~q\ & ( !\reg_file|registers[24][31]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[20][31]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[28][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][31]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[28][31]~q\,
	datae => \reg_file|ALT_INV_registers[16][31]~q\,
	dataf => \reg_file|ALT_INV_registers[24][31]~q\,
	combout => \reg_file|Mux0~0_combout\);

-- Location: FF_X55_Y12_N35
\reg_file|registers[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][31]~q\);

-- Location: FF_X55_Y12_N56
\reg_file|registers[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][31]~q\);

-- Location: FF_X50_Y12_N53
\reg_file|registers[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][31]~q\);

-- Location: FF_X51_Y12_N37
\reg_file|registers[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][31]~q\);

-- Location: LABCELL_X55_Y12_N30
\reg_file|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux0~2_combout\ = ( \reg_file|registers[18][31]~q\ & ( \reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[26][31]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][31]~q\))) ) ) 
-- ) # ( !\reg_file|registers[18][31]~q\ & ( \reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[26][31]~q\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # 
-- (\reg_file|registers[30][31]~q\))) ) ) ) # ( \reg_file|registers[18][31]~q\ & ( !\reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[26][31]~q\)))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[30][31]~q\ & ((sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[18][31]~q\ & ( !\reg_file|registers[22][31]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[26][31]~q\))) # 
-- (sinstruction_IFID(23) & (\reg_file|registers[30][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][31]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[26][31]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[18][31]~q\,
	dataf => \reg_file|ALT_INV_registers[22][31]~q\,
	combout => \reg_file|Mux0~2_combout\);

-- Location: MLABCELL_X47_Y11_N36
\reg_file|registers[17][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[17][31]~feeder_combout\ = ( \mux_jal|output[31]~31_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[17][31]~feeder_combout\);

-- Location: FF_X47_Y11_N38
\reg_file|registers[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][31]~q\);

-- Location: MLABCELL_X52_Y13_N0
\reg_file|registers[25][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][31]~feeder_combout\ = \mux_jal|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[31]~31_combout\,
	combout => \reg_file|registers[25][31]~feeder_combout\);

-- Location: FF_X52_Y13_N2
\reg_file|registers[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][31]~q\);

-- Location: FF_X50_Y13_N8
\reg_file|registers[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][31]~q\);

-- Location: FF_X48_Y13_N47
\reg_file|registers[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][31]~q\);

-- Location: MLABCELL_X47_Y11_N54
\reg_file|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux0~1_combout\ = ( \reg_file|registers[21][31]~q\ & ( \reg_file|registers[29][31]~q\ & ( ((!sinstruction_IFID(24) & (\reg_file|registers[17][31]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][31]~q\)))) # (sinstruction_IFID(23)) ) ) 
-- ) # ( !\reg_file|registers[21][31]~q\ & ( \reg_file|registers[29][31]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[17][31]~q\ & ((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23)) # 
-- (\reg_file|registers[25][31]~q\)))) ) ) ) # ( \reg_file|registers[21][31]~q\ & ( !\reg_file|registers[29][31]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[17][31]~q\))) # (sinstruction_IFID(24) & 
-- (((\reg_file|registers[25][31]~q\ & !sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[21][31]~q\ & ( !\reg_file|registers[29][31]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[17][31]~q\)) # 
-- (sinstruction_IFID(24) & ((\reg_file|registers[25][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][31]~q\,
	datab => \reg_file|ALT_INV_registers[25][31]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[21][31]~q\,
	dataf => \reg_file|ALT_INV_registers[29][31]~q\,
	combout => \reg_file|Mux0~1_combout\);

-- Location: LABCELL_X57_Y19_N33
\reg_file|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux0~4_combout\ = ( \reg_file|Mux0~2_combout\ & ( \reg_file|Mux0~1_combout\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22)) # (\reg_file|Mux0~0_combout\)))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # 
-- (\reg_file|Mux0~3_combout\))) ) ) ) # ( !\reg_file|Mux0~2_combout\ & ( \reg_file|Mux0~1_combout\ & ( (!sinstruction_IFID(21) & (((\reg_file|Mux0~0_combout\ & !sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # 
-- (\reg_file|Mux0~3_combout\))) ) ) ) # ( \reg_file|Mux0~2_combout\ & ( !\reg_file|Mux0~1_combout\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22)) # (\reg_file|Mux0~0_combout\)))) # (sinstruction_IFID(21) & (\reg_file|Mux0~3_combout\ & 
-- ((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|Mux0~2_combout\ & ( !\reg_file|Mux0~1_combout\ & ( (!sinstruction_IFID(21) & (((\reg_file|Mux0~0_combout\ & !sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (\reg_file|Mux0~3_combout\ & 
-- ((sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux0~3_combout\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_Mux0~0_combout\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_Mux0~2_combout\,
	dataf => \reg_file|ALT_INV_Mux0~1_combout\,
	combout => \reg_file|Mux0~4_combout\);

-- Location: LABCELL_X57_Y19_N54
\reg_file|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux0~10_combout\ = ( \reg_file|Mux0~9_combout\ & ( \reg_file|Mux0~4_combout\ ) ) # ( !\reg_file|Mux0~9_combout\ & ( \reg_file|Mux0~4_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux0~9_combout\ & ( !\reg_file|Mux0~4_combout\ & ( 
-- !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux0~9_combout\,
	dataf => \reg_file|ALT_INV_Mux0~4_combout\,
	combout => \reg_file|Mux0~10_combout\);

-- Location: FF_X57_Y19_N56
\sreaddata1_IDEX[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|Mux0~10_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(31));

-- Location: FF_X62_Y11_N37
\pc_mips|pc_output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[31]~30_combout\,
	asdata => sreaddata1_IDEX(31),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(31));

-- Location: MLABCELL_X59_Y13_N18
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( \pc_mips|pc_output\(8) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( \pc_mips|pc_output\(8) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(8),
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: MLABCELL_X59_Y13_N21
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( \pc_mips|pc_output\(9) ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( \pc_mips|pc_output\(9) ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc_mips|ALT_INV_pc_output\(9),
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: MLABCELL_X59_Y13_N24
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( \pc_mips|pc_output\(10) ) + ( GND ) + ( \Add0~30\ ))
-- \Add0~34\ = CARRY(( \pc_mips|pc_output\(10) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(10),
	cin => \Add0~30\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: MLABCELL_X59_Y13_N27
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( \pc_mips|pc_output\(11) ) + ( GND ) + ( \Add0~34\ ))
-- \Add0~38\ = CARRY(( \pc_mips|pc_output\(11) ) + ( GND ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc_mips|ALT_INV_pc_output\(11),
	cin => \Add0~34\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: MLABCELL_X59_Y13_N30
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( \pc_mips|pc_output\(12) ) + ( GND ) + ( \Add0~38\ ))
-- \Add0~42\ = CARRY(( \pc_mips|pc_output\(12) ) + ( GND ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc_mips|ALT_INV_pc_output\(12),
	cin => \Add0~38\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: MLABCELL_X59_Y13_N33
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( \pc_mips|pc_output\(13) ) + ( GND ) + ( \Add0~42\ ))
-- \Add0~46\ = CARRY(( \pc_mips|pc_output\(13) ) + ( GND ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(13),
	cin => \Add0~42\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: MLABCELL_X59_Y13_N36
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( \pc_mips|pc_output\(14) ) + ( GND ) + ( \Add0~46\ ))
-- \Add0~50\ = CARRY(( \pc_mips|pc_output\(14) ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(14),
	cin => \Add0~46\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: MLABCELL_X59_Y13_N39
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( \pc_mips|pc_output\(15) ) + ( GND ) + ( \Add0~50\ ))
-- \Add0~54\ = CARRY(( \pc_mips|pc_output\(15) ) + ( GND ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc_mips|ALT_INV_pc_output\(15),
	cin => \Add0~50\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: MLABCELL_X59_Y13_N42
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( \pc_mips|pc_output\(16) ) + ( GND ) + ( \Add0~54\ ))
-- \Add0~58\ = CARRY(( \pc_mips|pc_output\(16) ) + ( GND ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(16),
	cin => \Add0~54\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: MLABCELL_X59_Y13_N45
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( \pc_mips|pc_output\(17) ) + ( GND ) + ( \Add0~58\ ))
-- \Add0~62\ = CARRY(( \pc_mips|pc_output\(17) ) + ( GND ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc_mips|ALT_INV_pc_output\(17),
	cin => \Add0~58\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: MLABCELL_X59_Y13_N48
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( \pc_mips|pc_output\(18) ) + ( GND ) + ( \Add0~62\ ))
-- \Add0~66\ = CARRY(( \pc_mips|pc_output\(18) ) + ( GND ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(18),
	cin => \Add0~62\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

-- Location: MLABCELL_X59_Y13_N51
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( \pc_mips|pc_output\(19) ) + ( GND ) + ( \Add0~66\ ))
-- \Add0~70\ = CARRY(( \pc_mips|pc_output\(19) ) + ( GND ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(19),
	cin => \Add0~66\,
	sumout => \Add0~69_sumout\,
	cout => \Add0~70\);

-- Location: MLABCELL_X59_Y13_N54
\Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~73_sumout\ = SUM(( \pc_mips|pc_output\(20) ) + ( GND ) + ( \Add0~70\ ))
-- \Add0~74\ = CARRY(( \pc_mips|pc_output\(20) ) + ( GND ) + ( \Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(20),
	cin => \Add0~70\,
	sumout => \Add0~73_sumout\,
	cout => \Add0~74\);

-- Location: MLABCELL_X59_Y13_N57
\Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~77_sumout\ = SUM(( \pc_mips|pc_output\(21) ) + ( GND ) + ( \Add0~74\ ))
-- \Add0~78\ = CARRY(( \pc_mips|pc_output\(21) ) + ( GND ) + ( \Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(21),
	cin => \Add0~74\,
	sumout => \Add0~77_sumout\,
	cout => \Add0~78\);

-- Location: MLABCELL_X59_Y12_N0
\Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~81_sumout\ = SUM(( !\pc_mips|pc_output\(22) ) + ( GND ) + ( \Add0~78\ ))
-- \Add0~82\ = CARRY(( !\pc_mips|pc_output\(22) ) + ( GND ) + ( \Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc_mips|ALT_INV_pc_output\(22),
	cin => \Add0~78\,
	sumout => \Add0~81_sumout\,
	cout => \Add0~82\);

-- Location: MLABCELL_X59_Y12_N3
\Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~85_sumout\ = SUM(( \pc_mips|pc_output\(23) ) + ( GND ) + ( \Add0~82\ ))
-- \Add0~86\ = CARRY(( \pc_mips|pc_output\(23) ) + ( GND ) + ( \Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc_mips|ALT_INV_pc_output\(23),
	cin => \Add0~82\,
	sumout => \Add0~85_sumout\,
	cout => \Add0~86\);

-- Location: MLABCELL_X59_Y12_N6
\Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~89_sumout\ = SUM(( \pc_mips|pc_output\(24) ) + ( GND ) + ( \Add0~86\ ))
-- \Add0~90\ = CARRY(( \pc_mips|pc_output\(24) ) + ( GND ) + ( \Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(24),
	cin => \Add0~86\,
	sumout => \Add0~89_sumout\,
	cout => \Add0~90\);

-- Location: MLABCELL_X59_Y12_N9
\Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~93_sumout\ = SUM(( \pc_mips|pc_output\(25) ) + ( GND ) + ( \Add0~90\ ))
-- \Add0~94\ = CARRY(( \pc_mips|pc_output\(25) ) + ( GND ) + ( \Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc_mips|ALT_INV_pc_output\(25),
	cin => \Add0~90\,
	sumout => \Add0~93_sumout\,
	cout => \Add0~94\);

-- Location: MLABCELL_X59_Y12_N12
\Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~97_sumout\ = SUM(( \pc_mips|pc_output\(26) ) + ( GND ) + ( \Add0~94\ ))
-- \Add0~98\ = CARRY(( \pc_mips|pc_output\(26) ) + ( GND ) + ( \Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \pc_mips|ALT_INV_pc_output\(26),
	cin => \Add0~94\,
	sumout => \Add0~97_sumout\,
	cout => \Add0~98\);

-- Location: MLABCELL_X59_Y12_N15
\Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~101_sumout\ = SUM(( \pc_mips|pc_output\(27) ) + ( GND ) + ( \Add0~98\ ))
-- \Add0~102\ = CARRY(( \pc_mips|pc_output\(27) ) + ( GND ) + ( \Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc_mips|ALT_INV_pc_output\(27),
	cin => \Add0~98\,
	sumout => \Add0~101_sumout\,
	cout => \Add0~102\);

-- Location: MLABCELL_X59_Y12_N18
\Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~105_sumout\ = SUM(( \pc_mips|pc_output\(28) ) + ( GND ) + ( \Add0~102\ ))
-- \Add0~106\ = CARRY(( \pc_mips|pc_output\(28) ) + ( GND ) + ( \Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(28),
	cin => \Add0~102\,
	sumout => \Add0~105_sumout\,
	cout => \Add0~106\);

-- Location: MLABCELL_X59_Y12_N21
\Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~109_sumout\ = SUM(( \pc_mips|pc_output\(29) ) + ( GND ) + ( \Add0~106\ ))
-- \Add0~110\ = CARRY(( \pc_mips|pc_output\(29) ) + ( GND ) + ( \Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \pc_mips|ALT_INV_pc_output\(29),
	cin => \Add0~106\,
	sumout => \Add0~109_sumout\,
	cout => \Add0~110\);

-- Location: MLABCELL_X59_Y12_N24
\Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~113_sumout\ = SUM(( \pc_mips|pc_output\(30) ) + ( GND ) + ( \Add0~110\ ))
-- \Add0~114\ = CARRY(( \pc_mips|pc_output\(30) ) + ( GND ) + ( \Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \pc_mips|ALT_INV_pc_output\(30),
	cin => \Add0~110\,
	sumout => \Add0~113_sumout\,
	cout => \Add0~114\);

-- Location: MLABCELL_X59_Y12_N27
\Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~117_sumout\ = SUM(( \pc_mips|pc_output\(31) ) + ( GND ) + ( \Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \pc_mips|ALT_INV_pc_output\(31),
	cin => \Add0~114\,
	sumout => \Add0~117_sumout\);

-- Location: FF_X59_Y12_N23
\spc_IFID[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~117_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(31));

-- Location: FF_X61_Y13_N56
\spc_IDEX[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(31),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(31));

-- Location: FF_X66_Y15_N4
\spc_EXMEM[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(31),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(31));

-- Location: LABCELL_X57_Y14_N24
\spc_MEMWB[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_MEMWB[31]~feeder_combout\ = ( spc_EXMEM(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_spc_EXMEM(31),
	combout => \spc_MEMWB[31]~feeder_combout\);

-- Location: FF_X57_Y14_N25
\spc_MEMWB[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_MEMWB[31]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(31));

-- Location: FF_X65_Y18_N17
\salumainresult_EXMEM[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(31),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(31));

-- Location: LABCELL_X56_Y14_N33
\forward|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux0~0_combout\ = ( \forward|Mux31~5_combout\ & ( (!\forward|Mux31~4_combout\ & (\alu_main|Result\(31))) # (\forward|Mux31~4_combout\ & ((sreaddata1_IDEX(31)))) ) ) # ( !\forward|Mux31~5_combout\ & ( (!\forward|Mux31~4_combout\ & 
-- ((salumainresult_EXMEM(31)))) # (\forward|Mux31~4_combout\ & (sreaddata1_IDEX(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => \alu_main|ALT_INV_Result\(31),
	datac => ALT_INV_sreaddata1_IDEX(31),
	datad => ALT_INV_salumainresult_EXMEM(31),
	dataf => \forward|ALT_INV_Mux31~5_combout\,
	combout => \forward|Mux0~0_combout\);

-- Location: MLABCELL_X65_Y18_N27
\forward|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux32~0_combout\ = ( \alu_main|Result\(31) & ( (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(31)) # (\forward|Mux49~6_combout\)))) # (\forward|Mux49~5_combout\ & (sreaddata2_IDEX(31))) ) ) # ( !\alu_main|Result\(31) & ( 
-- (!\forward|Mux49~5_combout\ & (((!\forward|Mux49~6_combout\ & salumainresult_EXMEM(31))))) # (\forward|Mux49~5_combout\ & (sreaddata2_IDEX(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111000101000001011100010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata2_IDEX(31),
	datab => \forward|ALT_INV_Mux49~6_combout\,
	datac => \forward|ALT_INV_Mux49~5_combout\,
	datad => ALT_INV_salumainresult_EXMEM(31),
	dataf => \alu_main|ALT_INV_Result\(31),
	combout => \forward|Mux32~0_combout\);

-- Location: LABCELL_X57_Y14_N15
\alu_main|Result~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~12_combout\ = ( !\forward|Mux32~0_combout\ & ( !\forward|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux0~0_combout\,
	dataf => \forward|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result~12_combout\);

-- Location: LABCELL_X57_Y14_N18
\alu_main|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~0_combout\ = ( !\alu_main|Result~12_combout\ & ( (!salucontrol_IDEX(3) & (salucontrol_IDEX(0) & !salucontrol_IDEX(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(3),
	datac => ALT_INV_salucontrol_IDEX(0),
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Result~12_combout\,
	combout => \alu_main|Mux31~0_combout\);

-- Location: LABCELL_X63_Y14_N12
\alu_main|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~9_combout\ = ( !salucontrol_IDEX(0) & ( (\forward|Mux32~0_combout\ & ((!salucontrol_IDEX(3) & (\forward|Mux0~0_combout\ & (!salucontrol_IDEX(1)))) # (salucontrol_IDEX(3) & (((\alu_main|Mux30~6_combout\)))))) ) ) # ( salucontrol_IDEX(0) & ( 
-- (salucontrol_IDEX(3) & (((\forward|Mux32~0_combout\ & ((\alu_main|Mux30~6_combout\) # (salucontrol_IDEX(2))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000100000000000000000010100000000011101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datab => \forward|ALT_INV_Mux0~0_combout\,
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => \forward|ALT_INV_Mux32~0_combout\,
	datae => ALT_INV_salucontrol_IDEX(0),
	dataf => \alu_main|ALT_INV_Mux30~6_combout\,
	datag => ALT_INV_salucontrol_IDEX(1),
	combout => \alu_main|Mux31~9_combout\);

-- Location: LABCELL_X57_Y15_N51
\forward|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux32~1_combout\ = ( salumainresult_EXMEM(31) & ( (!\forward|Mux49~6_combout\) # (\alu_main|Result\(31)) ) ) # ( !salumainresult_EXMEM(31) & ( (\alu_main|Result\(31) & \forward|Mux49~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(31),
	datad => \forward|ALT_INV_Mux49~6_combout\,
	dataf => ALT_INV_salumainresult_EXMEM(31),
	combout => \forward|Mux32~1_combout\);

-- Location: LABCELL_X55_Y20_N45
\reg_file|registers[3][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[3][30]~feeder_combout\);

-- Location: FF_X55_Y20_N47
\reg_file|registers[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][30]~q\);

-- Location: LABCELL_X55_Y18_N48
\reg_file|registers[1][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[1][30]~feeder_combout\);

-- Location: FF_X55_Y18_N49
\reg_file|registers[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][30]~q\);

-- Location: FF_X52_Y20_N14
\reg_file|registers[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][30]~q\);

-- Location: LABCELL_X46_Y18_N0
\reg_file|registers[0][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[0][30]~feeder_combout\);

-- Location: FF_X46_Y18_N2
\reg_file|registers[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][30]~q\);

-- Location: LABCELL_X55_Y20_N51
\reg_file|Mux33~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux33~6_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[0][30]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[2][30]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][30]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[0][30]~q\ & ( (!sinstruction_IFID(16)) # (\reg_file|registers[1][30]~q\) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[0][30]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[2][30]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][30]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[0][30]~q\ & ( (sinstruction_IFID(16) & \reg_file|registers[1][30]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[3][30]~q\,
	datac => \reg_file|ALT_INV_registers[1][30]~q\,
	datad => \reg_file|ALT_INV_registers[2][30]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[0][30]~q\,
	combout => \reg_file|Mux33~6_combout\);

-- Location: FF_X53_Y19_N55
\reg_file|registers[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][30]~q\);

-- Location: FF_X55_Y19_N40
\reg_file|registers[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][30]~q\);

-- Location: LABCELL_X53_Y19_N39
\reg_file|registers[9][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[9][30]~feeder_combout\);

-- Location: FF_X53_Y19_N41
\reg_file|registers[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][30]~q\);

-- Location: LABCELL_X55_Y19_N39
\reg_file|Mux33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux33~5_combout\ = ( \reg_file|registers[11][30]~q\ & ( \reg_file|registers[9][30]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[8][30]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][30]~q\)))) # (sinstruction_IFID(16)) ) ) ) 
-- # ( !\reg_file|registers[11][30]~q\ & ( \reg_file|registers[9][30]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[8][30]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][30]~q\))))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[11][30]~q\ & ( !\reg_file|registers[9][30]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[8][30]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[10][30]~q\))))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[11][30]~q\ & ( !\reg_file|registers[9][30]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\reg_file|registers[8][30]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][30]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[10][30]~q\,
	datae => \reg_file|ALT_INV_registers[11][30]~q\,
	dataf => \reg_file|ALT_INV_registers[9][30]~q\,
	combout => \reg_file|Mux33~5_combout\);

-- Location: FF_X46_Y16_N44
\reg_file|registers[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][30]~q\);

-- Location: FF_X46_Y16_N37
\reg_file|registers[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][30]~q\);

-- Location: FF_X48_Y18_N41
\reg_file|registers[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][30]~q\);

-- Location: FF_X52_Y14_N1
\reg_file|registers[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][30]~q\);

-- Location: LABCELL_X46_Y16_N15
\reg_file|Mux33~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux33~7_combout\ = ( \reg_file|registers[13][30]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # (\reg_file|registers[15][30]~q\) ) ) ) # ( !\reg_file|registers[13][30]~q\ & ( sinstruction_IFID(16) & ( (sinstruction_IFID(17) & 
-- \reg_file|registers[15][30]~q\) ) ) ) # ( \reg_file|registers[13][30]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[12][30]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][30]~q\))) ) ) ) # ( 
-- !\reg_file|registers[13][30]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[12][30]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[15][30]~q\,
	datac => \reg_file|ALT_INV_registers[12][30]~q\,
	datad => \reg_file|ALT_INV_registers[14][30]~q\,
	datae => \reg_file|ALT_INV_registers[13][30]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \reg_file|Mux33~7_combout\);

-- Location: FF_X52_Y18_N38
\reg_file|registers[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][30]~q\);

-- Location: FF_X53_Y20_N44
\reg_file|registers[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][30]~q\);

-- Location: MLABCELL_X52_Y14_N51
\reg_file|registers[7][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[7][30]~feeder_combout\);

-- Location: FF_X52_Y14_N53
\reg_file|registers[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][30]~q\);

-- Location: LABCELL_X50_Y21_N6
\reg_file|registers[5][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[5][30]~feeder_combout\);

-- Location: FF_X50_Y21_N8
\reg_file|registers[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[5][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][30]~q\);

-- Location: LABCELL_X53_Y20_N18
\reg_file|Mux33~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux33~8_combout\ = ( \reg_file|registers[7][30]~q\ & ( \reg_file|registers[5][30]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[4][30]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][30]~q\))) # (sinstruction_IFID(16)) ) ) ) # 
-- ( !\reg_file|registers[7][30]~q\ & ( \reg_file|registers[5][30]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[4][30]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][30]~q\)))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[7][30]~q\ & ( !\reg_file|registers[5][30]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[4][30]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[6][30]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[7][30]~q\ & ( !\reg_file|registers[5][30]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[4][30]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[6][30]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[4][30]~q\,
	datae => \reg_file|ALT_INV_registers[7][30]~q\,
	dataf => \reg_file|ALT_INV_registers[5][30]~q\,
	combout => \reg_file|Mux33~8_combout\);

-- Location: LABCELL_X56_Y17_N33
\reg_file|Mux33~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux33~9_combout\ = ( \reg_file|Mux33~7_combout\ & ( \reg_file|Mux33~8_combout\ & ( ((!sinstruction_IFID(19) & (\reg_file|Mux33~6_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux33~5_combout\)))) # (sinstruction_IFID(18)) ) ) ) # ( 
-- !\reg_file|Mux33~7_combout\ & ( \reg_file|Mux33~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|Mux33~6_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux33~5_combout\))))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|Mux33~7_combout\ & ( !\reg_file|Mux33~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|Mux33~6_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux33~5_combout\))))) # 
-- (sinstruction_IFID(18) & (((sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|Mux33~7_combout\ & ( !\reg_file|Mux33~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|Mux33~6_combout\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|Mux33~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_Mux33~6_combout\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_Mux33~5_combout\,
	datae => \reg_file|ALT_INV_Mux33~7_combout\,
	dataf => \reg_file|ALT_INV_Mux33~8_combout\,
	combout => \reg_file|Mux33~9_combout\);

-- Location: FF_X46_Y11_N47
\reg_file|registers[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][30]~q\);

-- Location: FF_X56_Y17_N14
\reg_file|registers[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][30]~q\);

-- Location: LABCELL_X48_Y12_N33
\reg_file|registers[28][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][30]~feeder_combout\ = ( \mux_jal|output[30]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[28][30]~feeder_combout\);

-- Location: FF_X48_Y12_N34
\reg_file|registers[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][30]~q\);

-- Location: FF_X56_Y17_N43
\reg_file|registers[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][30]~q\);

-- Location: LABCELL_X56_Y17_N42
\reg_file|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux33~0_combout\ = ( \reg_file|registers[20][30]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19)) # (\reg_file|registers[28][30]~q\) ) ) ) # ( !\reg_file|registers[20][30]~q\ & ( sinstruction_IFID(18) & ( (\reg_file|registers[28][30]~q\ 
-- & sinstruction_IFID(19)) ) ) ) # ( \reg_file|registers[20][30]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[16][30]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[24][30]~q\)) ) ) ) # ( 
-- !\reg_file|registers[20][30]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[16][30]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[24][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[24][30]~q\,
	datab => \reg_file|ALT_INV_registers[16][30]~q\,
	datac => \reg_file|ALT_INV_registers[28][30]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[20][30]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \reg_file|Mux33~0_combout\);

-- Location: FF_X52_Y13_N41
\reg_file|registers[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][30]~q\);

-- Location: FF_X52_Y20_N56
\reg_file|registers[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][30]~q\);

-- Location: FF_X50_Y17_N38
\reg_file|registers[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][30]~q\);

-- Location: FF_X50_Y13_N35
\reg_file|registers[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][30]~q\);

-- Location: LABCELL_X50_Y17_N42
\reg_file|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux33~1_combout\ = ( \reg_file|registers[21][30]~q\ & ( \reg_file|registers[29][30]~q\ & ( ((!sinstruction_IFID(19) & ((\reg_file|registers[17][30]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][30]~q\))) # (sinstruction_IFID(18)) ) ) 
-- ) # ( !\reg_file|registers[21][30]~q\ & ( \reg_file|registers[29][30]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[17][30]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][30]~q\)))) # (sinstruction_IFID(18) & 
-- (sinstruction_IFID(19))) ) ) ) # ( \reg_file|registers[21][30]~q\ & ( !\reg_file|registers[29][30]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[17][30]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[25][30]~q\)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19))) ) ) ) # ( !\reg_file|registers[21][30]~q\ & ( !\reg_file|registers[29][30]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[17][30]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[25][30]~q\,
	datad => \reg_file|ALT_INV_registers[17][30]~q\,
	datae => \reg_file|ALT_INV_registers[21][30]~q\,
	dataf => \reg_file|ALT_INV_registers[29][30]~q\,
	combout => \reg_file|Mux33~1_combout\);

-- Location: FF_X53_Y11_N19
\reg_file|registers[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][30]~q\);

-- Location: FF_X53_Y11_N8
\reg_file|registers[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][30]~q\);

-- Location: FF_X53_Y11_N26
\reg_file|registers[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][30]~q\);

-- Location: FF_X50_Y12_N11
\reg_file|registers[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][30]~q\);

-- Location: LABCELL_X53_Y11_N9
\reg_file|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux33~2_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[18][30]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[22][30]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[30][30]~q\))) ) ) ) # ( !sinstruction_IFID(18) & ( 
-- \reg_file|registers[18][30]~q\ & ( (!sinstruction_IFID(19)) # (\reg_file|registers[26][30]~q\) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[18][30]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[22][30]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[30][30]~q\))) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[18][30]~q\ & ( (sinstruction_IFID(19) & \reg_file|registers[26][30]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[22][30]~q\,
	datac => \reg_file|ALT_INV_registers[30][30]~q\,
	datad => \reg_file|ALT_INV_registers[26][30]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[18][30]~q\,
	combout => \reg_file|Mux33~2_combout\);

-- Location: FF_X46_Y13_N50
\reg_file|registers[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][30]~q\);

-- Location: FF_X46_Y13_N44
\reg_file|registers[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][30]~q\);

-- Location: FF_X46_Y13_N2
\reg_file|registers[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][30]~q\);

-- Location: MLABCELL_X52_Y15_N39
\reg_file|registers[23][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][30]~feeder_combout\ = \mux_jal|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[30]~30_combout\,
	combout => \reg_file|registers[23][30]~feeder_combout\);

-- Location: FF_X52_Y15_N41
\reg_file|registers[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][30]~q\);

-- Location: LABCELL_X46_Y13_N18
\reg_file|Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux33~3_combout\ = ( \reg_file|registers[19][30]~q\ & ( \reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[27][30]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][30]~q\))) ) 
-- ) ) # ( !\reg_file|registers[19][30]~q\ & ( \reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[27][30]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][30]~q\)))) ) ) ) # ( \reg_file|registers[19][30]~q\ & ( !\reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[27][30]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][30]~q\)))) ) ) ) # ( !\reg_file|registers[19][30]~q\ & ( !\reg_file|registers[23][30]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[27][30]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[31][30]~q\,
	datad => \reg_file|ALT_INV_registers[27][30]~q\,
	datae => \reg_file|ALT_INV_registers[19][30]~q\,
	dataf => \reg_file|ALT_INV_registers[23][30]~q\,
	combout => \reg_file|Mux33~3_combout\);

-- Location: LABCELL_X56_Y17_N48
\reg_file|Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux33~4_combout\ = ( \reg_file|Mux33~2_combout\ & ( \reg_file|Mux33~3_combout\ & ( ((!sinstruction_IFID(16) & (\reg_file|Mux33~0_combout\)) # (sinstruction_IFID(16) & ((\reg_file|Mux33~1_combout\)))) # (sinstruction_IFID(17)) ) ) ) # ( 
-- !\reg_file|Mux33~2_combout\ & ( \reg_file|Mux33~3_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|Mux33~0_combout\)) # (sinstruction_IFID(16) & ((\reg_file|Mux33~1_combout\))))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|Mux33~2_combout\ & ( !\reg_file|Mux33~3_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|Mux33~0_combout\)) # (sinstruction_IFID(16) & ((\reg_file|Mux33~1_combout\))))) # 
-- (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|Mux33~2_combout\ & ( !\reg_file|Mux33~3_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|Mux33~0_combout\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|Mux33~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_Mux33~0_combout\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_Mux33~1_combout\,
	datae => \reg_file|ALT_INV_Mux33~2_combout\,
	dataf => \reg_file|ALT_INV_Mux33~3_combout\,
	combout => \reg_file|Mux33~4_combout\);

-- Location: LABCELL_X56_Y17_N27
\reg_file|Mux33~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux33~10_combout\ = ( \reg_file|Mux33~4_combout\ & ( (\reg_file|Mux33~9_combout\) # (sinstruction_IFID(20)) ) ) # ( !\reg_file|Mux33~4_combout\ & ( (!sinstruction_IFID(20) & \reg_file|Mux33~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datad => \reg_file|ALT_INV_Mux33~9_combout\,
	dataf => \reg_file|ALT_INV_Mux33~4_combout\,
	combout => \reg_file|Mux33~10_combout\);

-- Location: FF_X56_Y17_N26
\sreaddata2_IDEX[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux33~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(30));

-- Location: MLABCELL_X59_Y12_N30
\forward|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux33~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(30) ) ) # ( !\forward|Mux49~6_combout\ & ( \alu_main|Result\(30) & ( salumainresult_EXMEM(30) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\alu_main|Result\(30) & ( 
-- salumainresult_EXMEM(30) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(30),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(30),
	combout => \forward|Mux33~1_combout\);

-- Location: FF_X59_Y12_N19
\spc_EXMEM[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(29),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(29));

-- Location: FF_X57_Y15_N40
\spc_MEMWB[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(29),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(29));

-- Location: FF_X59_Y18_N29
\spc_IDEX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(9),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(9));

-- Location: FF_X61_Y18_N56
\spc_EXMEM[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(9),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(9));

-- Location: FF_X61_Y18_N34
\spc_MEMWB[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(9),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(9));

-- Location: LABCELL_X51_Y11_N30
\reg_file|registers[19][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[19][9]~feeder_combout\);

-- Location: FF_X51_Y11_N32
\reg_file|registers[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][9]~q\);

-- Location: FF_X50_Y11_N8
\reg_file|registers[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][9]~q\);

-- Location: LABCELL_X50_Y11_N36
\reg_file|registers[31][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[31][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[31][9]~feeder_combout\);

-- Location: FF_X50_Y11_N38
\reg_file|registers[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[31][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][9]~q\);

-- Location: LABCELL_X51_Y15_N39
\reg_file|registers[23][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[23][9]~feeder_combout\);

-- Location: FF_X51_Y15_N41
\reg_file|registers[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][9]~q\);

-- Location: LABCELL_X50_Y11_N42
\reg_file|Mux54~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux54~3_combout\ = ( \reg_file|registers[31][9]~q\ & ( \reg_file|registers[23][9]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[19][9]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][9]~q\)))) # (sinstruction_IFID(18)) ) ) ) # 
-- ( !\reg_file|registers[31][9]~q\ & ( \reg_file|registers[23][9]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][9]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\reg_file|registers[27][9]~q\)))) ) ) ) 
-- # ( \reg_file|registers[31][9]~q\ & ( !\reg_file|registers[23][9]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\reg_file|registers[19][9]~q\))) # (sinstruction_IFID(19) & (((\reg_file|registers[27][9]~q\)) # (sinstruction_IFID(18)))) ) ) ) 
-- # ( !\reg_file|registers[31][9]~q\ & ( !\reg_file|registers[23][9]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[19][9]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[19][9]~q\,
	datad => \reg_file|ALT_INV_registers[27][9]~q\,
	datae => \reg_file|ALT_INV_registers[31][9]~q\,
	dataf => \reg_file|ALT_INV_registers[23][9]~q\,
	combout => \reg_file|Mux54~3_combout\);

-- Location: FF_X48_Y13_N26
\reg_file|registers[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][9]~q\);

-- Location: FF_X52_Y13_N29
\reg_file|registers[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][9]~q\);

-- Location: FF_X48_Y13_N35
\reg_file|registers[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][9]~q\);

-- Location: LABCELL_X50_Y13_N48
\reg_file|registers[29][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[29][9]~feeder_combout\);

-- Location: FF_X50_Y13_N50
\reg_file|registers[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][9]~q\);

-- Location: LABCELL_X48_Y13_N33
\reg_file|Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux54~1_combout\ = ( \reg_file|registers[21][9]~q\ & ( \reg_file|registers[29][9]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[17][9]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][9]~q\)))) # (sinstruction_IFID(18)) ) ) ) # 
-- ( !\reg_file|registers[21][9]~q\ & ( \reg_file|registers[29][9]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[17][9]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][9]~q\))))) # (sinstruction_IFID(18) & 
-- (((sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[21][9]~q\ & ( !\reg_file|registers[29][9]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[17][9]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[25][9]~q\))))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[21][9]~q\ & ( !\reg_file|registers[29][9]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[17][9]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[25][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][9]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[25][9]~q\,
	datae => \reg_file|ALT_INV_registers[21][9]~q\,
	dataf => \reg_file|ALT_INV_registers[29][9]~q\,
	combout => \reg_file|Mux54~1_combout\);

-- Location: LABCELL_X51_Y10_N12
\reg_file|registers[18][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[18][9]~feeder_combout\);

-- Location: FF_X51_Y10_N14
\reg_file|registers[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][9]~q\);

-- Location: FF_X51_Y10_N32
\reg_file|registers[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][9]~q\);

-- Location: LABCELL_X51_Y10_N3
\reg_file|registers[30][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[30][9]~feeder_combout\);

-- Location: FF_X51_Y10_N5
\reg_file|registers[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][9]~q\);

-- Location: LABCELL_X50_Y17_N3
\reg_file|registers[22][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[22][9]~feeder_combout\);

-- Location: FF_X50_Y17_N4
\reg_file|registers[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][9]~q\);

-- Location: LABCELL_X51_Y10_N48
\reg_file|Mux54~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux54~2_combout\ = ( \reg_file|registers[30][9]~q\ & ( \reg_file|registers[22][9]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[18][9]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][9]~q\)))) # (sinstruction_IFID(18)) ) ) ) # 
-- ( !\reg_file|registers[30][9]~q\ & ( \reg_file|registers[22][9]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[18][9]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][9]~q\))))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[30][9]~q\ & ( !\reg_file|registers[22][9]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[18][9]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[26][9]~q\))))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[30][9]~q\ & ( !\reg_file|registers[22][9]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[18][9]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[18][9]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[26][9]~q\,
	datae => \reg_file|ALT_INV_registers[30][9]~q\,
	dataf => \reg_file|ALT_INV_registers[22][9]~q\,
	combout => \reg_file|Mux54~2_combout\);

-- Location: FF_X47_Y14_N20
\reg_file|registers[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][9]~q\);

-- Location: FF_X47_Y14_N8
\reg_file|registers[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][9]~q\);

-- Location: LABCELL_X46_Y11_N42
\reg_file|registers[24][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[24][9]~feeder_combout\);

-- Location: FF_X46_Y11_N43
\reg_file|registers[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][9]~q\);

-- Location: LABCELL_X43_Y12_N51
\reg_file|registers[28][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[28][9]~feeder_combout\);

-- Location: FF_X43_Y12_N53
\reg_file|registers[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][9]~q\);

-- Location: MLABCELL_X47_Y14_N21
\reg_file|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux54~0_combout\ = ( \reg_file|registers[24][9]~q\ & ( \reg_file|registers[28][9]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[16][9]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][9]~q\))) # (sinstruction_IFID(19)) ) ) ) # 
-- ( !\reg_file|registers[24][9]~q\ & ( \reg_file|registers[28][9]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[16][9]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][9]~q\)))) # (sinstruction_IFID(19) & 
-- (((sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[24][9]~q\ & ( !\reg_file|registers[28][9]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[16][9]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[20][9]~q\)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[24][9]~q\ & ( !\reg_file|registers[28][9]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[16][9]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][9]~q\,
	datab => \reg_file|ALT_INV_registers[16][9]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[24][9]~q\,
	dataf => \reg_file|ALT_INV_registers[28][9]~q\,
	combout => \reg_file|Mux54~0_combout\);

-- Location: LABCELL_X51_Y14_N57
\reg_file|Mux54~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux54~4_combout\ = ( \reg_file|Mux54~2_combout\ & ( \reg_file|Mux54~0_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|Mux54~1_combout\))) # (sinstruction_IFID(17) & (\reg_file|Mux54~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux54~2_combout\ & ( \reg_file|Mux54~0_combout\ & ( (!sinstruction_IFID(16) & (!sinstruction_IFID(17))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux54~1_combout\))) # (sinstruction_IFID(17) & 
-- (\reg_file|Mux54~3_combout\)))) ) ) ) # ( \reg_file|Mux54~2_combout\ & ( !\reg_file|Mux54~0_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux54~1_combout\))) # 
-- (sinstruction_IFID(17) & (\reg_file|Mux54~3_combout\)))) ) ) ) # ( !\reg_file|Mux54~2_combout\ & ( !\reg_file|Mux54~0_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux54~1_combout\))) # (sinstruction_IFID(17) & 
-- (\reg_file|Mux54~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux54~3_combout\,
	datad => \reg_file|ALT_INV_Mux54~1_combout\,
	datae => \reg_file|ALT_INV_Mux54~2_combout\,
	dataf => \reg_file|ALT_INV_Mux54~0_combout\,
	combout => \reg_file|Mux54~4_combout\);

-- Location: LABCELL_X53_Y19_N12
\reg_file|registers[1][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][9]~feeder_combout\ = \mux_jal|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[1][9]~feeder_combout\);

-- Location: FF_X53_Y19_N14
\reg_file|registers[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][9]~q\);

-- Location: FF_X53_Y18_N32
\reg_file|registers[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][9]~q\);

-- Location: FF_X53_Y18_N59
\reg_file|registers[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][9]~q\);

-- Location: FF_X53_Y18_N14
\reg_file|registers[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][9]~q\);

-- Location: LABCELL_X53_Y18_N33
\reg_file|Mux54~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux54~6_combout\ = ( \reg_file|registers[0][9]~q\ & ( \reg_file|registers[2][9]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|registers[1][9]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[3][9]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[0][9]~q\ & ( \reg_file|registers[2][9]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[1][9]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[3][9]~q\))))) ) ) ) # ( \reg_file|registers[0][9]~q\ & ( !\reg_file|registers[2][9]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[1][9]~q\)) 
-- # (sinstruction_IFID(17) & ((\reg_file|registers[3][9]~q\))))) ) ) ) # ( !\reg_file|registers[0][9]~q\ & ( !\reg_file|registers[2][9]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[1][9]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[3][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][9]~q\,
	datab => \reg_file|ALT_INV_registers[3][9]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[0][9]~q\,
	dataf => \reg_file|ALT_INV_registers[2][9]~q\,
	combout => \reg_file|Mux54~6_combout\);

-- Location: FF_X56_Y19_N50
\reg_file|registers[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][9]~q\);

-- Location: LABCELL_X53_Y20_N36
\reg_file|registers[4][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[4][9]~feeder_combout\);

-- Location: FF_X53_Y20_N38
\reg_file|registers[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][9]~q\);

-- Location: LABCELL_X55_Y19_N51
\reg_file|registers[6][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][9]~feeder_combout\ = \mux_jal|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[6][9]~feeder_combout\);

-- Location: FF_X55_Y19_N53
\reg_file|registers[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[6][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][9]~q\);

-- Location: FF_X61_Y16_N56
\reg_file|registers[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][9]~q\);

-- Location: LABCELL_X57_Y20_N39
\reg_file|Mux54~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux54~8_combout\ = ( \reg_file|registers[6][9]~q\ & ( \reg_file|registers[7][9]~q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[4][9]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][9]~q\))) # (sinstruction_IFID(17)) ) ) ) # ( 
-- !\reg_file|registers[6][9]~q\ & ( \reg_file|registers[7][9]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[4][9]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][9]~q\)))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[6][9]~q\ & ( !\reg_file|registers[7][9]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[4][9]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][9]~q\)))) # 
-- (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[6][9]~q\ & ( !\reg_file|registers[7][9]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[4][9]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[5][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[5][9]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[4][9]~q\,
	datae => \reg_file|ALT_INV_registers[6][9]~q\,
	dataf => \reg_file|ALT_INV_registers[7][9]~q\,
	combout => \reg_file|Mux54~8_combout\);

-- Location: FF_X45_Y19_N50
\reg_file|registers[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][9]~q\);

-- Location: FF_X45_Y19_N56
\reg_file|registers[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][9]~q\);

-- Location: FF_X50_Y18_N46
\reg_file|registers[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][9]~q\);

-- Location: LABCELL_X45_Y19_N21
\reg_file|Mux54~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux54~5_combout\ = ( \reg_file|registers[11][9]~q\ & ( \reg_file|registers[9][9]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[8][9]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][9]~q\))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|registers[11][9]~q\ & ( \reg_file|registers[9][9]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[8][9]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][9]~q\)))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[11][9]~q\ & ( !\reg_file|registers[9][9]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[8][9]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[10][9]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[11][9]~q\ & ( !\reg_file|registers[9][9]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[8][9]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][9]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[8][9]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[11][9]~q\,
	dataf => \reg_file|ALT_INV_registers[9][9]~q\,
	combout => \reg_file|Mux54~5_combout\);

-- Location: FF_X47_Y16_N20
\reg_file|registers[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][9]~q\);

-- Location: LABCELL_X46_Y17_N12
\reg_file|registers[12][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][9]~feeder_combout\ = ( \mux_jal|output[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[9]~9_combout\,
	combout => \reg_file|registers[12][9]~feeder_combout\);

-- Location: FF_X46_Y17_N14
\reg_file|registers[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][9]~q\);

-- Location: FF_X47_Y16_N38
\reg_file|registers[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][9]~q\);

-- Location: FF_X48_Y10_N14
\reg_file|registers[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][9]~q\);

-- Location: MLABCELL_X47_Y16_N21
\reg_file|Mux54~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux54~7_combout\ = ( \reg_file|registers[14][9]~q\ & ( \reg_file|registers[13][9]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[12][9]~q\)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[15][9]~q\))) ) ) ) # ( !\reg_file|registers[14][9]~q\ & ( \reg_file|registers[13][9]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][9]~q\ & !sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) 
-- # (\reg_file|registers[15][9]~q\))) ) ) ) # ( \reg_file|registers[14][9]~q\ & ( !\reg_file|registers[13][9]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[12][9]~q\)))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][9]~q\ & ((sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[14][9]~q\ & ( !\reg_file|registers[13][9]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][9]~q\ & !sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][9]~q\ & ((sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][9]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[12][9]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[14][9]~q\,
	dataf => \reg_file|ALT_INV_registers[13][9]~q\,
	combout => \reg_file|Mux54~7_combout\);

-- Location: LABCELL_X57_Y18_N12
\reg_file|Mux54~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux54~9_combout\ = ( \reg_file|Mux54~5_combout\ & ( \reg_file|Mux54~7_combout\ & ( ((!sinstruction_IFID(18) & (\reg_file|Mux54~6_combout\)) # (sinstruction_IFID(18) & ((\reg_file|Mux54~8_combout\)))) # (sinstruction_IFID(19)) ) ) ) # ( 
-- !\reg_file|Mux54~5_combout\ & ( \reg_file|Mux54~7_combout\ & ( (!sinstruction_IFID(18) & (\reg_file|Mux54~6_combout\ & (!sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((\reg_file|Mux54~8_combout\) # (sinstruction_IFID(19))))) ) ) ) # ( 
-- \reg_file|Mux54~5_combout\ & ( !\reg_file|Mux54~7_combout\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|Mux54~6_combout\))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19) & \reg_file|Mux54~8_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux54~5_combout\ & ( !\reg_file|Mux54~7_combout\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|Mux54~6_combout\)) # (sinstruction_IFID(18) & ((\reg_file|Mux54~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_Mux54~6_combout\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_Mux54~8_combout\,
	datae => \reg_file|ALT_INV_Mux54~5_combout\,
	dataf => \reg_file|ALT_INV_Mux54~7_combout\,
	combout => \reg_file|Mux54~9_combout\);

-- Location: LABCELL_X60_Y16_N39
\reg_file|Mux54~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux54~10_combout\ = ( \reg_file|Mux54~9_combout\ & ( (!sinstruction_IFID(20)) # (\reg_file|Mux54~4_combout\) ) ) # ( !\reg_file|Mux54~9_combout\ & ( (sinstruction_IFID(20) & \reg_file|Mux54~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datad => \reg_file|ALT_INV_Mux54~4_combout\,
	dataf => \reg_file|ALT_INV_Mux54~9_combout\,
	combout => \reg_file|Mux54~10_combout\);

-- Location: FF_X60_Y16_N41
\sreaddata2_IDEX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|Mux54~10_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(9));

-- Location: FF_X60_Y16_N2
\salumainresult_EXMEM[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(9),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(9));

-- Location: LABCELL_X62_Y15_N57
\forward|Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux54~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(9) ) ) # ( !\forward|Mux49~6_combout\ & ( salumainresult_EXMEM(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(9),
	datad => ALT_INV_salumainresult_EXMEM(9),
	dataf => \forward|ALT_INV_Mux49~6_combout\,
	combout => \forward|Mux54~1_combout\);

-- Location: MLABCELL_X59_Y15_N0
\alu_main|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~37_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux54~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(9))))) ) + ( \forward|Mux22~0_combout\ ) + ( \alu_main|Add0~34\ ))
-- \alu_main|Add0~38\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux54~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(9))))) ) + ( \forward|Mux22~0_combout\ ) + ( \alu_main|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(9),
	datad => \forward|ALT_INV_Mux54~1_combout\,
	dataf => \forward|ALT_INV_Mux22~0_combout\,
	cin => \alu_main|Add0~34\,
	sumout => \alu_main|Add0~37_sumout\,
	cout => \alu_main|Add0~38\);

-- Location: FF_X51_Y16_N59
\spc_EXMEM[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(28));

-- Location: FF_X51_Y16_N5
\spc_MEMWB[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(28));

-- Location: FF_X60_Y17_N53
\salumainresult_EXMEM[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(28));

-- Location: FF_X50_Y16_N44
\reg_file|registers[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][28]~q\);

-- Location: FF_X48_Y19_N50
\reg_file|registers[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][28]~q\);

-- Location: FF_X51_Y17_N29
\reg_file|registers[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][28]~q\);

-- Location: FF_X50_Y14_N26
\reg_file|registers[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][28]~q\);

-- Location: LABCELL_X51_Y17_N15
\reg_file|Mux35~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux35~8_combout\ = ( \reg_file|registers[6][28]~q\ & ( \reg_file|registers[4][28]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[5][28]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[7][28]~q\))) ) ) ) 
-- # ( !\reg_file|registers[6][28]~q\ & ( \reg_file|registers[4][28]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][28]~q\)))) # (sinstruction_IFID(17) & (\reg_file|registers[7][28]~q\ & (sinstruction_IFID(16)))) ) ) ) 
-- # ( \reg_file|registers[6][28]~q\ & ( !\reg_file|registers[4][28]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16) & \reg_file|registers[5][28]~q\)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[7][28]~q\))) ) ) 
-- ) # ( !\reg_file|registers[6][28]~q\ & ( !\reg_file|registers[4][28]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[5][28]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[7][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[7][28]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[5][28]~q\,
	datae => \reg_file|ALT_INV_registers[6][28]~q\,
	dataf => \reg_file|ALT_INV_registers[4][28]~q\,
	combout => \reg_file|Mux35~8_combout\);

-- Location: FF_X50_Y19_N8
\reg_file|registers[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][28]~q\);

-- Location: FF_X46_Y19_N34
\reg_file|registers[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][28]~q\);

-- Location: LABCELL_X50_Y18_N48
\reg_file|registers[9][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][28]~feeder_combout\ = \mux_jal|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[9][28]~feeder_combout\);

-- Location: FF_X50_Y18_N49
\reg_file|registers[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][28]~q\);

-- Location: LABCELL_X50_Y19_N39
\reg_file|Mux35~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux35~5_combout\ = ( \reg_file|registers[9][28]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # (\reg_file|registers[11][28]~q\) ) ) ) # ( !\reg_file|registers[9][28]~q\ & ( sinstruction_IFID(16) & ( (\reg_file|registers[11][28]~q\ & 
-- sinstruction_IFID(17)) ) ) ) # ( \reg_file|registers[9][28]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[8][28]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][28]~q\)) ) ) ) # ( 
-- !\reg_file|registers[9][28]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[8][28]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[10][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][28]~q\,
	datab => \reg_file|ALT_INV_registers[11][28]~q\,
	datac => \reg_file|ALT_INV_registers[8][28]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[9][28]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \reg_file|Mux35~5_combout\);

-- Location: FF_X46_Y18_N47
\reg_file|registers[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][28]~q\);

-- Location: FF_X50_Y20_N8
\reg_file|registers[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][28]~q\);

-- Location: FF_X50_Y16_N14
\reg_file|registers[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][28]~q\);

-- Location: FF_X51_Y17_N20
\reg_file|registers[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][28]~q\);

-- Location: LABCELL_X51_Y17_N21
\reg_file|Mux35~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux35~6_combout\ = ( \reg_file|registers[2][28]~q\ & ( \reg_file|registers[3][28]~q\ & ( ((!sinstruction_IFID(16) & (\reg_file|registers[0][28]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][28]~q\)))) # (sinstruction_IFID(17)) ) ) ) # 
-- ( !\reg_file|registers[2][28]~q\ & ( \reg_file|registers[3][28]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[0][28]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][28]~q\))))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[2][28]~q\ & ( !\reg_file|registers[3][28]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[0][28]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[1][28]~q\))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[2][28]~q\ & ( !\reg_file|registers[3][28]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\reg_file|registers[0][28]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[0][28]~q\,
	datac => \reg_file|ALT_INV_registers[1][28]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[2][28]~q\,
	dataf => \reg_file|ALT_INV_registers[3][28]~q\,
	combout => \reg_file|Mux35~6_combout\);

-- Location: FF_X46_Y16_N20
\reg_file|registers[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][28]~q\);

-- Location: FF_X46_Y16_N41
\reg_file|registers[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][28]~q\);

-- Location: FF_X46_Y16_N47
\reg_file|registers[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][28]~q\);

-- Location: FF_X52_Y14_N34
\reg_file|registers[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][28]~q\);

-- Location: LABCELL_X46_Y16_N24
\reg_file|Mux35~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux35~7_combout\ = ( \reg_file|registers[15][28]~q\ & ( \reg_file|registers[13][28]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[12][28]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][28]~q\))) # (sinstruction_IFID(16)) ) ) 
-- ) # ( !\reg_file|registers[15][28]~q\ & ( \reg_file|registers[13][28]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[12][28]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][28]~q\)))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[15][28]~q\ & ( !\reg_file|registers[13][28]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[12][28]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[14][28]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[15][28]~q\ & ( !\reg_file|registers[13][28]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- ((\reg_file|registers[12][28]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][28]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[12][28]~q\,
	datae => \reg_file|ALT_INV_registers[15][28]~q\,
	dataf => \reg_file|ALT_INV_registers[13][28]~q\,
	combout => \reg_file|Mux35~7_combout\);

-- Location: LABCELL_X50_Y17_N57
\reg_file|Mux35~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux35~9_combout\ = ( \reg_file|Mux35~6_combout\ & ( \reg_file|Mux35~7_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux35~5_combout\)))) # (sinstruction_IFID(18) & (((\reg_file|Mux35~8_combout\)) # 
-- (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|Mux35~6_combout\ & ( \reg_file|Mux35~7_combout\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & ((\reg_file|Mux35~5_combout\)))) # (sinstruction_IFID(18) & (((\reg_file|Mux35~8_combout\)) # 
-- (sinstruction_IFID(19)))) ) ) ) # ( \reg_file|Mux35~6_combout\ & ( !\reg_file|Mux35~7_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux35~5_combout\)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & 
-- (\reg_file|Mux35~8_combout\))) ) ) ) # ( !\reg_file|Mux35~6_combout\ & ( !\reg_file|Mux35~7_combout\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & ((\reg_file|Mux35~5_combout\)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & 
-- (\reg_file|Mux35~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux35~8_combout\,
	datad => \reg_file|ALT_INV_Mux35~5_combout\,
	datae => \reg_file|ALT_INV_Mux35~6_combout\,
	dataf => \reg_file|ALT_INV_Mux35~7_combout\,
	combout => \reg_file|Mux35~9_combout\);

-- Location: FF_X51_Y12_N8
\reg_file|registers[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][28]~q\);

-- Location: FF_X51_Y12_N17
\reg_file|registers[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][28]~q\);

-- Location: LABCELL_X50_Y12_N57
\reg_file|registers[18][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[18][28]~feeder_combout\);

-- Location: FF_X50_Y12_N59
\reg_file|registers[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][28]~q\);

-- Location: FF_X51_Y12_N56
\reg_file|registers[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][28]~q\);

-- Location: LABCELL_X51_Y12_N57
\reg_file|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux35~2_combout\ = ( \reg_file|registers[30][28]~q\ & ( sinstruction_IFID(19) & ( (\reg_file|registers[26][28]~q\) # (sinstruction_IFID(18)) ) ) ) # ( !\reg_file|registers[30][28]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & 
-- \reg_file|registers[26][28]~q\) ) ) ) # ( \reg_file|registers[30][28]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[18][28]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[22][28]~q\)) ) ) ) # ( 
-- !\reg_file|registers[30][28]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & ((\reg_file|registers[18][28]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[22][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[22][28]~q\,
	datac => \reg_file|ALT_INV_registers[26][28]~q\,
	datad => \reg_file|ALT_INV_registers[18][28]~q\,
	datae => \reg_file|ALT_INV_registers[30][28]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \reg_file|Mux35~2_combout\);

-- Location: LABCELL_X50_Y17_N51
\reg_file|registers[21][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[21][28]~feeder_combout\ = \mux_jal|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[21][28]~feeder_combout\);

-- Location: FF_X50_Y17_N53
\reg_file|registers[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[21][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][28]~q\);

-- Location: LABCELL_X50_Y10_N39
\reg_file|registers[25][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[25][28]~feeder_combout\);

-- Location: FF_X50_Y10_N41
\reg_file|registers[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][28]~q\);

-- Location: FF_X50_Y13_N32
\reg_file|registers[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][28]~q\);

-- Location: FF_X50_Y13_N41
\reg_file|registers[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][28]~q\);

-- Location: LABCELL_X50_Y17_N6
\reg_file|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux35~1_combout\ = ( \reg_file|registers[29][28]~q\ & ( \reg_file|registers[17][28]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|registers[25][28]~q\)))) # (sinstruction_IFID(18) & (((\reg_file|registers[21][28]~q\)) 
-- # (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|registers[29][28]~q\ & ( \reg_file|registers[17][28]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|registers[25][28]~q\)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & 
-- (\reg_file|registers[21][28]~q\))) ) ) ) # ( \reg_file|registers[29][28]~q\ & ( !\reg_file|registers[17][28]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & ((\reg_file|registers[25][28]~q\)))) # (sinstruction_IFID(18) & 
-- (((\reg_file|registers[21][28]~q\)) # (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|registers[29][28]~q\ & ( !\reg_file|registers[17][28]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & ((\reg_file|registers[25][28]~q\)))) # 
-- (sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\reg_file|registers[21][28]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[21][28]~q\,
	datad => \reg_file|ALT_INV_registers[25][28]~q\,
	datae => \reg_file|ALT_INV_registers[29][28]~q\,
	dataf => \reg_file|ALT_INV_registers[17][28]~q\,
	combout => \reg_file|Mux35~1_combout\);

-- Location: FF_X50_Y16_N32
\reg_file|registers[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][28]~q\);

-- Location: FF_X50_Y14_N20
\reg_file|registers[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][28]~q\);

-- Location: FF_X50_Y14_N38
\reg_file|registers[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][28]~q\);

-- Location: LABCELL_X42_Y15_N3
\reg_file|registers[23][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[23][28]~feeder_combout\);

-- Location: FF_X42_Y15_N5
\reg_file|registers[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][28]~q\);

-- Location: LABCELL_X50_Y16_N33
\reg_file|Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux35~3_combout\ = ( \reg_file|registers[19][28]~q\ & ( \reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[27][28]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][28]~q\))) ) 
-- ) ) # ( !\reg_file|registers[19][28]~q\ & ( \reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[27][28]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][28]~q\)))) ) ) ) # ( \reg_file|registers[19][28]~q\ & ( !\reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[27][28]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][28]~q\)))) ) ) ) # ( !\reg_file|registers[19][28]~q\ & ( !\reg_file|registers[23][28]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[27][28]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[31][28]~q\,
	datad => \reg_file|ALT_INV_registers[27][28]~q\,
	datae => \reg_file|ALT_INV_registers[19][28]~q\,
	dataf => \reg_file|ALT_INV_registers[23][28]~q\,
	combout => \reg_file|Mux35~3_combout\);

-- Location: LABCELL_X42_Y16_N0
\reg_file|registers[16][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[16][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[16][28]~feeder_combout\);

-- Location: FF_X42_Y16_N2
\reg_file|registers[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[16][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][28]~q\);

-- Location: LABCELL_X42_Y16_N12
\reg_file|registers[20][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[20][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[20][28]~feeder_combout\);

-- Location: FF_X42_Y16_N14
\reg_file|registers[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[20][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][28]~q\);

-- Location: LABCELL_X45_Y12_N39
\reg_file|registers[24][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[24][28]~feeder_combout\);

-- Location: FF_X45_Y12_N41
\reg_file|registers[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][28]~q\);

-- Location: LABCELL_X48_Y12_N48
\reg_file|registers[28][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][28]~feeder_combout\ = ( \mux_jal|output[28]~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[28]~28_combout\,
	combout => \reg_file|registers[28][28]~feeder_combout\);

-- Location: FF_X48_Y12_N50
\reg_file|registers[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][28]~q\);

-- Location: LABCELL_X42_Y16_N57
\reg_file|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux35~0_combout\ = ( \reg_file|registers[24][28]~q\ & ( \reg_file|registers[28][28]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[16][28]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][28]~q\)))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[24][28]~q\ & ( \reg_file|registers[28][28]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[16][28]~q\ & ((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19)) # 
-- (\reg_file|registers[20][28]~q\)))) ) ) ) # ( \reg_file|registers[24][28]~q\ & ( !\reg_file|registers[28][28]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|registers[16][28]~q\))) # (sinstruction_IFID(18) & 
-- (((\reg_file|registers[20][28]~q\ & !sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[24][28]~q\ & ( !\reg_file|registers[28][28]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[16][28]~q\)) # 
-- (sinstruction_IFID(18) & ((\reg_file|registers[20][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][28]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[20][28]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[24][28]~q\,
	dataf => \reg_file|ALT_INV_registers[28][28]~q\,
	combout => \reg_file|Mux35~0_combout\);

-- Location: LABCELL_X50_Y17_N18
\reg_file|Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux35~4_combout\ = ( \reg_file|Mux35~3_combout\ & ( \reg_file|Mux35~0_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux35~2_combout\)))) # (sinstruction_IFID(16) & (((\reg_file|Mux35~1_combout\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|Mux35~3_combout\ & ( \reg_file|Mux35~0_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux35~2_combout\)))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- ((\reg_file|Mux35~1_combout\)))) ) ) ) # ( \reg_file|Mux35~3_combout\ & ( !\reg_file|Mux35~0_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|Mux35~2_combout\))) # (sinstruction_IFID(16) & (((\reg_file|Mux35~1_combout\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|Mux35~3_combout\ & ( !\reg_file|Mux35~0_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|Mux35~2_combout\))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- ((\reg_file|Mux35~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux35~2_combout\,
	datad => \reg_file|ALT_INV_Mux35~1_combout\,
	datae => \reg_file|ALT_INV_Mux35~3_combout\,
	dataf => \reg_file|ALT_INV_Mux35~0_combout\,
	combout => \reg_file|Mux35~4_combout\);

-- Location: LABCELL_X50_Y17_N39
\reg_file|Mux35~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux35~10_combout\ = ( \reg_file|Mux35~9_combout\ & ( \reg_file|Mux35~4_combout\ ) ) # ( !\reg_file|Mux35~9_combout\ & ( \reg_file|Mux35~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux35~9_combout\ & ( !\reg_file|Mux35~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux35~9_combout\,
	dataf => \reg_file|ALT_INV_Mux35~4_combout\,
	combout => \reg_file|Mux35~10_combout\);

-- Location: FF_X55_Y17_N14
\sreaddata2_IDEX[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux35~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(28));

-- Location: LABCELL_X60_Y17_N51
\forward|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux35~0_combout\ = ( \forward|Mux49~6_combout\ & ( (!\forward|Mux49~5_combout\ & ((\alu_main|Result\(28)))) # (\forward|Mux49~5_combout\ & (sreaddata2_IDEX(28))) ) ) # ( !\forward|Mux49~6_combout\ & ( (!\forward|Mux49~5_combout\ & 
-- (salumainresult_EXMEM(28))) # (\forward|Mux49~5_combout\ & ((sreaddata2_IDEX(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(28),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(28),
	datad => \alu_main|ALT_INV_Result\(28),
	dataf => \forward|ALT_INV_Mux49~6_combout\,
	combout => \forward|Mux35~0_combout\);

-- Location: MLABCELL_X59_Y17_N51
\alu_main|ShiftLeft0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~2_combout\ = ( !sinstruction_IFID(9) & ( !sinstruction_IFID(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(8),
	dataf => ALT_INV_sinstruction_IFID(9),
	combout => \alu_main|ShiftLeft0~2_combout\);

-- Location: MLABCELL_X59_Y18_N15
\forward|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux33~0_combout\ = ( \forward|Mux49~5_combout\ & ( \alu_main|Result\(30) & ( sreaddata2_IDEX(30) ) ) ) # ( !\forward|Mux49~5_combout\ & ( \alu_main|Result\(30) & ( (\forward|Mux49~6_combout\) # (salumainresult_EXMEM(30)) ) ) ) # ( 
-- \forward|Mux49~5_combout\ & ( !\alu_main|Result\(30) & ( sreaddata2_IDEX(30) ) ) ) # ( !\forward|Mux49~5_combout\ & ( !\alu_main|Result\(30) & ( (salumainresult_EXMEM(30) & !\forward|Mux49~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000001111111100111111001111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(30),
	datac => \forward|ALT_INV_Mux49~6_combout\,
	datad => ALT_INV_sreaddata2_IDEX(30),
	datae => \forward|ALT_INV_Mux49~5_combout\,
	dataf => \alu_main|ALT_INV_Result\(30),
	combout => \forward|Mux33~0_combout\);

-- Location: FF_X59_Y18_N20
\salumainresult_EXMEM[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(29),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(29));

-- Location: MLABCELL_X59_Y18_N21
\forward|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux34~0_combout\ = ( \forward|Mux49~5_combout\ & ( \forward|Mux49~6_combout\ & ( sreaddata2_IDEX(29) ) ) ) # ( !\forward|Mux49~5_combout\ & ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(29) ) ) ) # ( \forward|Mux49~5_combout\ & ( 
-- !\forward|Mux49~6_combout\ & ( sreaddata2_IDEX(29) ) ) ) # ( !\forward|Mux49~5_combout\ & ( !\forward|Mux49~6_combout\ & ( salumainresult_EXMEM(29) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(29),
	datab => \alu_main|ALT_INV_Result\(29),
	datac => ALT_INV_sreaddata2_IDEX(29),
	datae => \forward|ALT_INV_Mux49~5_combout\,
	dataf => \forward|ALT_INV_Mux49~6_combout\,
	combout => \forward|Mux34~0_combout\);

-- Location: MLABCELL_X59_Y18_N30
\alu_main|ShiftRight0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~3_combout\ = ( \forward|Mux34~0_combout\ & ( \forward|Mux35~0_combout\ & ( (!sinstruction_IFID(7)) # ((!sinstruction_IFID(6) & ((\forward|Mux33~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux32~0_combout\))) ) ) ) # ( 
-- !\forward|Mux34~0_combout\ & ( \forward|Mux35~0_combout\ & ( (!sinstruction_IFID(6) & ((!sinstruction_IFID(7)) # ((\forward|Mux33~0_combout\)))) # (sinstruction_IFID(6) & (sinstruction_IFID(7) & (\forward|Mux32~0_combout\))) ) ) ) # ( 
-- \forward|Mux34~0_combout\ & ( !\forward|Mux35~0_combout\ & ( (!sinstruction_IFID(6) & (sinstruction_IFID(7) & ((\forward|Mux33~0_combout\)))) # (sinstruction_IFID(6) & ((!sinstruction_IFID(7)) # ((\forward|Mux32~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux34~0_combout\ & ( !\forward|Mux35~0_combout\ & ( (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux33~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux32~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => ALT_INV_sinstruction_IFID(7),
	datac => \forward|ALT_INV_Mux32~0_combout\,
	datad => \forward|ALT_INV_Mux33~0_combout\,
	datae => \forward|ALT_INV_Mux34~0_combout\,
	dataf => \forward|ALT_INV_Mux35~0_combout\,
	combout => \alu_main|ShiftRight0~3_combout\);

-- Location: LABCELL_X63_Y12_N42
\alu_main|Mux19~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~12_combout\ = ( !\forward|Mux31~5_combout\ & ( (!salucontrol_IDEX(1) & (((sinstruction_IFID(10))))) # (salucontrol_IDEX(1) & (((!\forward|Mux31~4_combout\ & ((salumainresult_EXMEM(4)))) # (\forward|Mux31~4_combout\ & 
-- (sreaddata1_IDEX(4)))))) ) ) # ( \forward|Mux31~5_combout\ & ( (!salucontrol_IDEX(1) & (((sinstruction_IFID(10))))) # (salucontrol_IDEX(1) & (((!\forward|Mux31~4_combout\ & ((\alu_main|Result\(4)))) # (\forward|Mux31~4_combout\ & (sreaddata1_IDEX(4)))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(4),
	datab => ALT_INV_sinstruction_IFID(10),
	datac => \alu_main|ALT_INV_Result\(4),
	datad => \forward|ALT_INV_Mux31~4_combout\,
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => ALT_INV_salucontrol_IDEX(1),
	datag => ALT_INV_salumainresult_EXMEM(4),
	combout => \alu_main|Mux19~12_combout\);

-- Location: FF_X59_Y16_N20
\salumainresult_EXMEM[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(12));

-- Location: FF_X63_Y16_N38
\spc_EXMEM[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(12));

-- Location: FF_X60_Y12_N5
\spc_MEMWB[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(12),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(12));

-- Location: LABCELL_X60_Y15_N39
\mux_jal|output[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[12]~12_combout\ = ( \alu_main|Result\(12) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(12)) ) ) # ( !\alu_main|Result\(12) & ( (\sjal_MEMWB~q\ & spc_MEMWB(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjal_MEMWB~q\,
	datac => ALT_INV_spc_MEMWB(12),
	dataf => \alu_main|ALT_INV_Result\(12),
	combout => \mux_jal|output[12]~12_combout\);

-- Location: FF_X46_Y18_N53
\reg_file|registers[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][12]~q\);

-- Location: MLABCELL_X47_Y12_N6
\reg_file|registers[1][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][12]~feeder_combout\ = ( \mux_jal|output[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[1][12]~feeder_combout\);

-- Location: FF_X47_Y12_N8
\reg_file|registers[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][12]~q\);

-- Location: FF_X47_Y12_N20
\reg_file|registers[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][12]~q\);

-- Location: FF_X47_Y12_N38
\reg_file|registers[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][12]~q\);

-- Location: MLABCELL_X47_Y12_N21
\reg_file|Mux51~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux51~6_combout\ = ( \reg_file|registers[3][12]~q\ & ( sinstruction_IFID(16) & ( (sinstruction_IFID(17)) # (\reg_file|registers[1][12]~q\) ) ) ) # ( !\reg_file|registers[3][12]~q\ & ( sinstruction_IFID(16) & ( (\reg_file|registers[1][12]~q\ & 
-- !sinstruction_IFID(17)) ) ) ) # ( \reg_file|registers[3][12]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[0][12]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][12]~q\))) ) ) ) # ( 
-- !\reg_file|registers[3][12]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[0][12]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[2][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][12]~q\,
	datab => \reg_file|ALT_INV_registers[1][12]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[2][12]~q\,
	datae => \reg_file|ALT_INV_registers[3][12]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \reg_file|Mux51~6_combout\);

-- Location: FF_X46_Y14_N44
\reg_file|registers[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][12]~q\);

-- Location: LABCELL_X46_Y14_N18
\reg_file|registers[12][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][12]~feeder_combout\ = \mux_jal|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[12][12]~feeder_combout\);

-- Location: FF_X46_Y14_N19
\reg_file|registers[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][12]~q\);

-- Location: FF_X52_Y14_N4
\reg_file|registers[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][12]~q\);

-- Location: FF_X46_Y14_N14
\reg_file|registers[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][12]~q\);

-- Location: LABCELL_X46_Y14_N45
\reg_file|Mux51~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux51~7_combout\ = ( \reg_file|registers[13][12]~q\ & ( \reg_file|registers[14][12]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][12]~q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[15][12]~q\))) ) ) ) # ( !\reg_file|registers[13][12]~q\ & ( \reg_file|registers[14][12]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][12]~q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][12]~q\ & (sinstruction_IFID(17)))) ) ) ) # ( \reg_file|registers[13][12]~q\ & ( !\reg_file|registers[14][12]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[12][12]~q\)))) # (sinstruction_IFID(16) 
-- & (((!sinstruction_IFID(17))) # (\reg_file|registers[15][12]~q\))) ) ) ) # ( !\reg_file|registers[13][12]~q\ & ( !\reg_file|registers[14][12]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[12][12]~q\)))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[15][12]~q\ & (sinstruction_IFID(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[15][12]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[12][12]~q\,
	datae => \reg_file|ALT_INV_registers[13][12]~q\,
	dataf => \reg_file|ALT_INV_registers[14][12]~q\,
	combout => \reg_file|Mux51~7_combout\);

-- Location: FF_X50_Y15_N2
\reg_file|registers[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][12]~q\);

-- Location: FF_X53_Y15_N37
\reg_file|registers[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][12]~q\);

-- Location: FF_X53_Y15_N13
\reg_file|registers[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][12]~q\);

-- Location: FF_X55_Y15_N14
\reg_file|registers[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][12]~q\);

-- Location: LABCELL_X53_Y15_N12
\reg_file|Mux51~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux51~8_combout\ = ( \reg_file|registers[6][12]~q\ & ( \reg_file|registers[7][12]~q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[4][12]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][12]~q\))) # (sinstruction_IFID(17)) ) ) ) # 
-- ( !\reg_file|registers[6][12]~q\ & ( \reg_file|registers[7][12]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[4][12]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][12]~q\)))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[6][12]~q\ & ( !\reg_file|registers[7][12]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[4][12]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[5][12]~q\)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[6][12]~q\ & ( !\reg_file|registers[7][12]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[4][12]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][12]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[4][12]~q\,
	datae => \reg_file|ALT_INV_registers[6][12]~q\,
	dataf => \reg_file|ALT_INV_registers[7][12]~q\,
	combout => \reg_file|Mux51~8_combout\);

-- Location: FF_X45_Y14_N20
\reg_file|registers[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][12]~q\);

-- Location: FF_X45_Y14_N14
\reg_file|registers[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][12]~q\);

-- Location: FF_X50_Y18_N37
\reg_file|registers[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][12]~q\);

-- Location: FF_X43_Y18_N26
\reg_file|registers[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][12]~q\);

-- Location: LABCELL_X45_Y14_N21
\reg_file|Mux51~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux51~5_combout\ = ( \reg_file|registers[9][12]~q\ & ( \reg_file|registers[8][12]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[10][12]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][12]~q\))) ) ) 
-- ) # ( !\reg_file|registers[9][12]~q\ & ( \reg_file|registers[8][12]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[10][12]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[11][12]~q\)))) ) ) ) # ( \reg_file|registers[9][12]~q\ & ( !\reg_file|registers[8][12]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[10][12]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][12]~q\)))) ) ) ) # ( !\reg_file|registers[9][12]~q\ & ( !\reg_file|registers[8][12]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[10][12]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][12]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[10][12]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[9][12]~q\,
	dataf => \reg_file|ALT_INV_registers[8][12]~q\,
	combout => \reg_file|Mux51~5_combout\);

-- Location: MLABCELL_X52_Y15_N30
\reg_file|Mux51~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux51~9_combout\ = ( sinstruction_IFID(19) & ( sinstruction_IFID(18) & ( \reg_file|Mux51~7_combout\ ) ) ) # ( !sinstruction_IFID(19) & ( sinstruction_IFID(18) & ( \reg_file|Mux51~8_combout\ ) ) ) # ( sinstruction_IFID(19) & ( 
-- !sinstruction_IFID(18) & ( \reg_file|Mux51~5_combout\ ) ) ) # ( !sinstruction_IFID(19) & ( !sinstruction_IFID(18) & ( \reg_file|Mux51~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux51~6_combout\,
	datab => \reg_file|ALT_INV_Mux51~7_combout\,
	datac => \reg_file|ALT_INV_Mux51~8_combout\,
	datad => \reg_file|ALT_INV_Mux51~5_combout\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \reg_file|Mux51~9_combout\);

-- Location: FF_X51_Y13_N23
\reg_file|registers[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][12]~q\);

-- Location: FF_X51_Y13_N47
\reg_file|registers[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][12]~q\);

-- Location: MLABCELL_X52_Y13_N21
\reg_file|registers[25][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][12]~feeder_combout\ = \mux_jal|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[25][12]~feeder_combout\);

-- Location: FF_X52_Y13_N23
\reg_file|registers[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][12]~q\);

-- Location: FF_X50_Y13_N20
\reg_file|registers[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][12]~q\);

-- Location: LABCELL_X51_Y13_N30
\reg_file|Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux51~1_combout\ = ( \reg_file|registers[25][12]~q\ & ( \reg_file|registers[29][12]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[17][12]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][12]~q\)))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[25][12]~q\ & ( \reg_file|registers[29][12]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\reg_file|registers[17][12]~q\))) # (sinstruction_IFID(18) & (((\reg_file|registers[21][12]~q\)) # (sinstruction_IFID(19)))) 
-- ) ) ) # ( \reg_file|registers[25][12]~q\ & ( !\reg_file|registers[29][12]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[17][12]~q\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & 
-- ((\reg_file|registers[21][12]~q\)))) ) ) ) # ( !\reg_file|registers[25][12]~q\ & ( !\reg_file|registers[29][12]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[17][12]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[21][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[17][12]~q\,
	datad => \reg_file|ALT_INV_registers[21][12]~q\,
	datae => \reg_file|ALT_INV_registers[25][12]~q\,
	dataf => \reg_file|ALT_INV_registers[29][12]~q\,
	combout => \reg_file|Mux51~1_combout\);

-- Location: FF_X52_Y15_N14
\reg_file|registers[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][12]~q\);

-- Location: FF_X51_Y14_N20
\reg_file|registers[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][12]~q\);

-- Location: LABCELL_X51_Y11_N27
\reg_file|registers[19][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][12]~feeder_combout\ = ( \mux_jal|output[12]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[19][12]~feeder_combout\);

-- Location: FF_X51_Y11_N29
\reg_file|registers[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][12]~q\);

-- Location: FF_X52_Y15_N44
\reg_file|registers[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][12]~q\);

-- Location: LABCELL_X51_Y14_N51
\reg_file|Mux51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux51~3_combout\ = ( \reg_file|registers[19][12]~q\ & ( \reg_file|registers[27][12]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|registers[23][12]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[31][12]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[19][12]~q\ & ( \reg_file|registers[27][12]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|registers[23][12]~q\))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # 
-- ((\reg_file|registers[31][12]~q\)))) ) ) ) # ( \reg_file|registers[19][12]~q\ & ( !\reg_file|registers[27][12]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[23][12]~q\)))) # (sinstruction_IFID(19) & 
-- (sinstruction_IFID(18) & ((\reg_file|registers[31][12]~q\)))) ) ) ) # ( !\reg_file|registers[19][12]~q\ & ( !\reg_file|registers[27][12]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[23][12]~q\)) # (sinstruction_IFID(19) 
-- & ((\reg_file|registers[31][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[23][12]~q\,
	datad => \reg_file|ALT_INV_registers[31][12]~q\,
	datae => \reg_file|ALT_INV_registers[19][12]~q\,
	dataf => \reg_file|ALT_INV_registers[27][12]~q\,
	combout => \reg_file|Mux51~3_combout\);

-- Location: FF_X51_Y14_N44
\reg_file|registers[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][12]~q\);

-- Location: FF_X51_Y14_N2
\reg_file|registers[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][12]~q\);

-- Location: FF_X48_Y12_N23
\reg_file|registers[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][12]~q\);

-- Location: FF_X46_Y11_N22
\reg_file|registers[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][12]~q\);

-- Location: LABCELL_X51_Y14_N3
\reg_file|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux51~0_combout\ = ( \reg_file|registers[28][12]~q\ & ( \reg_file|registers[24][12]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[16][12]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][12]~q\)))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[28][12]~q\ & ( \reg_file|registers[24][12]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[16][12]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][12]~q\))))) # (sinstruction_IFID(19) & 
-- (!sinstruction_IFID(18))) ) ) ) # ( \reg_file|registers[28][12]~q\ & ( !\reg_file|registers[24][12]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[16][12]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[20][12]~q\))))) # (sinstruction_IFID(19) & (sinstruction_IFID(18))) ) ) ) # ( !\reg_file|registers[28][12]~q\ & ( !\reg_file|registers[24][12]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[16][12]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[16][12]~q\,
	datad => \reg_file|ALT_INV_registers[20][12]~q\,
	datae => \reg_file|ALT_INV_registers[28][12]~q\,
	dataf => \reg_file|ALT_INV_registers[24][12]~q\,
	combout => \reg_file|Mux51~0_combout\);

-- Location: FF_X57_Y11_N20
\reg_file|registers[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][12]~q\);

-- Location: LABCELL_X50_Y12_N42
\reg_file|registers[18][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][12]~feeder_combout\ = \mux_jal|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[18][12]~feeder_combout\);

-- Location: FF_X50_Y12_N44
\reg_file|registers[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][12]~q\);

-- Location: FF_X57_Y11_N38
\reg_file|registers[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][12]~q\);

-- Location: LABCELL_X43_Y14_N39
\reg_file|registers[22][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][12]~feeder_combout\ = \mux_jal|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[12]~12_combout\,
	combout => \reg_file|registers[22][12]~feeder_combout\);

-- Location: FF_X43_Y14_N41
\reg_file|registers[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][12]~q\);

-- Location: LABCELL_X57_Y11_N36
\reg_file|Mux51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux51~2_combout\ = ( \reg_file|registers[30][12]~q\ & ( \reg_file|registers[22][12]~q\ & ( ((!sinstruction_IFID(19) & ((\reg_file|registers[18][12]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][12]~q\))) # (sinstruction_IFID(18)) ) ) 
-- ) # ( !\reg_file|registers[30][12]~q\ & ( \reg_file|registers[22][12]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[18][12]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\reg_file|registers[26][12]~q\))) 
-- ) ) ) # ( \reg_file|registers[30][12]~q\ & ( !\reg_file|registers[22][12]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\reg_file|registers[18][12]~q\)))) # (sinstruction_IFID(19) & (((\reg_file|registers[26][12]~q\)) # 
-- (sinstruction_IFID(18)))) ) ) ) # ( !\reg_file|registers[30][12]~q\ & ( !\reg_file|registers[22][12]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[18][12]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[26][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[26][12]~q\,
	datad => \reg_file|ALT_INV_registers[18][12]~q\,
	datae => \reg_file|ALT_INV_registers[30][12]~q\,
	dataf => \reg_file|ALT_INV_registers[22][12]~q\,
	combout => \reg_file|Mux51~2_combout\);

-- Location: LABCELL_X53_Y13_N39
\reg_file|Mux51~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux51~4_combout\ = ( \reg_file|Mux51~0_combout\ & ( \reg_file|Mux51~2_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|Mux51~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux51~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux51~0_combout\ & ( \reg_file|Mux51~2_combout\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux51~1_combout\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|Mux51~3_combout\))))) ) ) ) # ( \reg_file|Mux51~0_combout\ & ( !\reg_file|Mux51~2_combout\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux51~1_combout\)) # 
-- (sinstruction_IFID(17) & ((\reg_file|Mux51~3_combout\))))) ) ) ) # ( !\reg_file|Mux51~0_combout\ & ( !\reg_file|Mux51~2_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux51~1_combout\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|Mux51~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux51~1_combout\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_Mux51~3_combout\,
	datae => \reg_file|ALT_INV_Mux51~0_combout\,
	dataf => \reg_file|ALT_INV_Mux51~2_combout\,
	combout => \reg_file|Mux51~4_combout\);

-- Location: LABCELL_X55_Y15_N33
\reg_file|Mux51~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux51~10_combout\ = ( \reg_file|Mux51~9_combout\ & ( \reg_file|Mux51~4_combout\ ) ) # ( !\reg_file|Mux51~9_combout\ & ( \reg_file|Mux51~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux51~9_combout\ & ( !\reg_file|Mux51~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux51~9_combout\,
	dataf => \reg_file|ALT_INV_Mux51~4_combout\,
	combout => \reg_file|Mux51~10_combout\);

-- Location: LABCELL_X55_Y15_N24
\sreaddata2_IDEX[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX[12]~feeder_combout\ = ( \reg_file|Mux51~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux51~10_combout\,
	combout => \sreaddata2_IDEX[12]~feeder_combout\);

-- Location: FF_X55_Y15_N26
\sreaddata2_IDEX[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX[12]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(12));

-- Location: MLABCELL_X59_Y16_N3
\forward|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux51~0_combout\ = ( \alu_main|Result\(12) & ( (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(12))) # (\forward|Mux49~6_combout\))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(12))))) ) ) # ( !\alu_main|Result\(12) & ( 
-- (!\forward|Mux49~5_combout\ & (!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(12)))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => \forward|ALT_INV_Mux49~6_combout\,
	datac => ALT_INV_salumainresult_EXMEM(12),
	datad => ALT_INV_sreaddata2_IDEX(12),
	dataf => \alu_main|ALT_INV_Result\(12),
	combout => \forward|Mux51~0_combout\);

-- Location: LABCELL_X63_Y13_N54
\alu_main|Result~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~8_combout\ = (\forward|Mux19~0_combout\ & \forward|Mux51~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux19~0_combout\,
	datac => \forward|ALT_INV_Mux51~0_combout\,
	combout => \alu_main|Result~8_combout\);

-- Location: LABCELL_X57_Y15_N12
\forward|Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux51~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(12) ) ) # ( !\forward|Mux49~6_combout\ & ( \alu_main|Result\(12) & ( salumainresult_EXMEM(12) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\alu_main|Result\(12) & ( 
-- salumainresult_EXMEM(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(12),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(12),
	combout => \forward|Mux51~1_combout\);

-- Location: LABCELL_X61_Y12_N27
\spc_IDEX[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \spc_IDEX[11]~feeder_combout\ = spc_IFID(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_IFID(11),
	combout => \spc_IDEX[11]~feeder_combout\);

-- Location: FF_X61_Y12_N28
\spc_IDEX[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \spc_IDEX[11]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(11));

-- Location: FF_X60_Y12_N16
\spc_EXMEM[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(11),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(11));

-- Location: FF_X56_Y16_N35
\spc_MEMWB[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(11),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(11));

-- Location: FF_X62_Y16_N5
\salumainresult_EXMEM[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(11),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(11));

-- Location: FF_X56_Y14_N38
\reg_file|registers[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][11]~q\);

-- Location: FF_X56_Y14_N53
\reg_file|registers[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][11]~q\);

-- Location: FF_X55_Y14_N50
\reg_file|registers[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][11]~q\);

-- Location: FF_X51_Y11_N40
\reg_file|registers[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][11]~q\);

-- Location: LABCELL_X56_Y14_N12
\reg_file|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux20~3_combout\ = ( \reg_file|registers[23][11]~q\ & ( \reg_file|registers[19][11]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[27][11]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][11]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[23][11]~q\ & ( \reg_file|registers[19][11]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[27][11]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[31][11]~q\))))) ) ) ) # ( \reg_file|registers[23][11]~q\ & ( !\reg_file|registers[19][11]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[27][11]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][11]~q\))))) ) ) ) # ( !\reg_file|registers[23][11]~q\ & ( !\reg_file|registers[19][11]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[27][11]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][11]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[31][11]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[23][11]~q\,
	dataf => \reg_file|ALT_INV_registers[19][11]~q\,
	combout => \reg_file|Mux20~3_combout\);

-- Location: FF_X50_Y17_N55
\reg_file|registers[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][11]~q\);

-- Location: FF_X52_Y12_N35
\reg_file|registers[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][11]~q\);

-- Location: FF_X53_Y14_N8
\reg_file|registers[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][11]~q\);

-- Location: FF_X50_Y12_N47
\reg_file|registers[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][11]~q\);

-- Location: LABCELL_X53_Y14_N6
\reg_file|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux20~2_combout\ = ( \reg_file|registers[26][11]~q\ & ( \reg_file|registers[18][11]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\reg_file|registers[22][11]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[30][11]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[26][11]~q\ & ( \reg_file|registers[18][11]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[22][11]~q\))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23) & 
-- \reg_file|registers[30][11]~q\)))) ) ) ) # ( \reg_file|registers[26][11]~q\ & ( !\reg_file|registers[18][11]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[22][11]~q\ & (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23)) 
-- # (\reg_file|registers[30][11]~q\)))) ) ) ) # ( !\reg_file|registers[26][11]~q\ & ( !\reg_file|registers[18][11]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[22][11]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[30][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[22][11]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[30][11]~q\,
	datae => \reg_file|ALT_INV_registers[26][11]~q\,
	dataf => \reg_file|ALT_INV_registers[18][11]~q\,
	combout => \reg_file|Mux20~2_combout\);

-- Location: FF_X55_Y11_N32
\reg_file|registers[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][11]~q\);

-- Location: FF_X55_Y11_N38
\reg_file|registers[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][11]~q\);

-- Location: LABCELL_X50_Y13_N27
\reg_file|registers[29][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[29][11]~feeder_combout\);

-- Location: FF_X50_Y13_N28
\reg_file|registers[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][11]~q\);

-- Location: FF_X56_Y10_N8
\reg_file|registers[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][11]~q\);

-- Location: LABCELL_X55_Y11_N12
\reg_file|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux20~1_combout\ = ( \reg_file|registers[29][11]~q\ & ( \reg_file|registers[25][11]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[17][11]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][11]~q\))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[29][11]~q\ & ( \reg_file|registers[25][11]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[17][11]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][11]~q\)))) # (sinstruction_IFID(24) & 
-- (((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[29][11]~q\ & ( !\reg_file|registers[25][11]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[17][11]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[21][11]~q\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[29][11]~q\ & ( !\reg_file|registers[25][11]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[17][11]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[21][11]~q\,
	datac => \reg_file|ALT_INV_registers[17][11]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[29][11]~q\,
	dataf => \reg_file|ALT_INV_registers[25][11]~q\,
	combout => \reg_file|Mux20~1_combout\);

-- Location: FF_X53_Y14_N26
\reg_file|registers[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][11]~q\);

-- Location: FF_X53_Y12_N53
\reg_file|registers[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][11]~q\);

-- Location: LABCELL_X46_Y11_N6
\reg_file|registers[24][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[24][11]~feeder_combout\);

-- Location: FF_X46_Y11_N8
\reg_file|registers[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][11]~q\);

-- Location: FF_X48_Y12_N5
\reg_file|registers[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][11]~q\);

-- Location: LABCELL_X55_Y14_N18
\reg_file|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux20~0_combout\ = ( \reg_file|registers[24][11]~q\ & ( \reg_file|registers[28][11]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][11]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][11]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[24][11]~q\ & ( \reg_file|registers[28][11]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][11]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][11]~q\))))) # (sinstruction_IFID(24) & 
-- (sinstruction_IFID(23))) ) ) ) # ( \reg_file|registers[24][11]~q\ & ( !\reg_file|registers[28][11]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][11]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[20][11]~q\))))) # (sinstruction_IFID(24) & (!sinstruction_IFID(23))) ) ) ) # ( !\reg_file|registers[24][11]~q\ & ( !\reg_file|registers[28][11]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[16][11]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[16][11]~q\,
	datad => \reg_file|ALT_INV_registers[20][11]~q\,
	datae => \reg_file|ALT_INV_registers[24][11]~q\,
	dataf => \reg_file|ALT_INV_registers[28][11]~q\,
	combout => \reg_file|Mux20~0_combout\);

-- Location: LABCELL_X55_Y14_N9
\reg_file|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux20~4_combout\ = ( \reg_file|Mux20~1_combout\ & ( \reg_file|Mux20~0_combout\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|Mux20~2_combout\))) # (sinstruction_IFID(21) & (\reg_file|Mux20~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux20~1_combout\ & ( \reg_file|Mux20~0_combout\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux20~2_combout\))) # (sinstruction_IFID(21) & 
-- (\reg_file|Mux20~3_combout\)))) ) ) ) # ( \reg_file|Mux20~1_combout\ & ( !\reg_file|Mux20~0_combout\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux20~2_combout\))) # 
-- (sinstruction_IFID(21) & (\reg_file|Mux20~3_combout\)))) ) ) ) # ( !\reg_file|Mux20~1_combout\ & ( !\reg_file|Mux20~0_combout\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux20~2_combout\))) # (sinstruction_IFID(21) & 
-- (\reg_file|Mux20~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_Mux20~3_combout\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_Mux20~2_combout\,
	datae => \reg_file|ALT_INV_Mux20~1_combout\,
	dataf => \reg_file|ALT_INV_Mux20~0_combout\,
	combout => \reg_file|Mux20~4_combout\);

-- Location: FF_X52_Y19_N43
\reg_file|registers[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][11]~q\);

-- Location: LABCELL_X53_Y19_N42
\reg_file|registers[9][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][11]~feeder_combout\ = \mux_jal|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[9][11]~feeder_combout\);

-- Location: FF_X53_Y19_N44
\reg_file|registers[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][11]~q\);

-- Location: FF_X53_Y19_N50
\reg_file|registers[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][11]~q\);

-- Location: LABCELL_X53_Y19_N51
\reg_file|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux20~5_combout\ = ( \reg_file|registers[8][11]~q\ & ( \reg_file|registers[10][11]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|registers[9][11]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][11]~q\))) ) ) 
-- ) # ( !\reg_file|registers[8][11]~q\ & ( \reg_file|registers[10][11]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[9][11]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[11][11]~q\)))) ) ) ) # ( \reg_file|registers[8][11]~q\ & ( !\reg_file|registers[10][11]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- ((\reg_file|registers[9][11]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][11]~q\)))) ) ) ) # ( !\reg_file|registers[8][11]~q\ & ( !\reg_file|registers[10][11]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- ((\reg_file|registers[9][11]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[11][11]~q\,
	datac => \reg_file|ALT_INV_registers[9][11]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[8][11]~q\,
	dataf => \reg_file|ALT_INV_registers[10][11]~q\,
	combout => \reg_file|Mux20~5_combout\);

-- Location: LABCELL_X45_Y18_N9
\reg_file|registers[15][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][11]~feeder_combout\ = \mux_jal|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[15][11]~feeder_combout\);

-- Location: FF_X45_Y18_N11
\reg_file|registers[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][11]~q\);

-- Location: LABCELL_X45_Y18_N45
\reg_file|registers[13][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][11]~feeder_combout\ = \mux_jal|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[13][11]~feeder_combout\);

-- Location: FF_X45_Y18_N47
\reg_file|registers[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][11]~q\);

-- Location: FF_X45_Y16_N50
\reg_file|registers[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][11]~q\);

-- Location: FF_X45_Y18_N17
\reg_file|registers[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][11]~q\);

-- Location: LABCELL_X45_Y18_N0
\reg_file|Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux20~7_combout\ = ( \reg_file|registers[12][11]~q\ & ( \reg_file|registers[14][11]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|registers[13][11]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[15][11]~q\))) ) 
-- ) ) # ( !\reg_file|registers[12][11]~q\ & ( \reg_file|registers[14][11]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21) & \reg_file|registers[13][11]~q\)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # 
-- (\reg_file|registers[15][11]~q\))) ) ) ) # ( \reg_file|registers[12][11]~q\ & ( !\reg_file|registers[14][11]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[13][11]~q\)))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[15][11]~q\ & (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|registers[12][11]~q\ & ( !\reg_file|registers[14][11]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[13][11]~q\))) # (sinstruction_IFID(22) 
-- & (\reg_file|registers[15][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[15][11]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[13][11]~q\,
	datae => \reg_file|ALT_INV_registers[12][11]~q\,
	dataf => \reg_file|ALT_INV_registers[14][11]~q\,
	combout => \reg_file|Mux20~7_combout\);

-- Location: FF_X57_Y17_N23
\reg_file|registers[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][11]~q\);

-- Location: FF_X55_Y19_N13
\reg_file|registers[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][11]~q\);

-- Location: FF_X55_Y19_N56
\reg_file|registers[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][11]~q\);

-- Location: FF_X50_Y14_N29
\reg_file|registers[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][11]~q\);

-- Location: LABCELL_X55_Y19_N54
\reg_file|Mux20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux20~8_combout\ = ( \reg_file|registers[5][11]~q\ & ( \reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[6][11]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[7][11]~q\))) ) ) ) 
-- # ( !\reg_file|registers[5][11]~q\ & ( \reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[6][11]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[7][11]~q\)))) ) ) ) # ( \reg_file|registers[5][11]~q\ & ( !\reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[6][11]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[7][11]~q\)))) ) ) ) # ( !\reg_file|registers[5][11]~q\ & ( !\reg_file|registers[4][11]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[6][11]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[7][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[7][11]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[6][11]~q\,
	datae => \reg_file|ALT_INV_registers[5][11]~q\,
	dataf => \reg_file|ALT_INV_registers[4][11]~q\,
	combout => \reg_file|Mux20~8_combout\);

-- Location: MLABCELL_X52_Y20_N18
\reg_file|registers[3][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][11]~feeder_combout\ = \mux_jal|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[3][11]~feeder_combout\);

-- Location: FF_X52_Y20_N20
\reg_file|registers[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][11]~q\);

-- Location: FF_X52_Y20_N2
\reg_file|registers[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][11]~q\);

-- Location: LABCELL_X46_Y18_N33
\reg_file|registers[0][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[0][11]~feeder_combout\);

-- Location: FF_X46_Y18_N35
\reg_file|registers[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][11]~q\);

-- Location: LABCELL_X48_Y17_N33
\reg_file|registers[1][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][11]~feeder_combout\ = ( \mux_jal|output[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[11]~11_combout\,
	combout => \reg_file|registers[1][11]~feeder_combout\);

-- Location: FF_X48_Y17_N35
\reg_file|registers[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][11]~q\);

-- Location: MLABCELL_X52_Y20_N48
\reg_file|Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux20~6_combout\ = ( \reg_file|registers[0][11]~q\ & ( \reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[2][11]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][11]~q\))) ) ) ) 
-- # ( !\reg_file|registers[0][11]~q\ & ( \reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[2][11]~q\ & sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[3][11]~q\))) ) ) 
-- ) # ( \reg_file|registers[0][11]~q\ & ( !\reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[2][11]~q\)))) # (sinstruction_IFID(21) & (\reg_file|registers[3][11]~q\ & ((sinstruction_IFID(22))))) ) 
-- ) ) # ( !\reg_file|registers[0][11]~q\ & ( !\reg_file|registers[1][11]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][11]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][11]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[2][11]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[0][11]~q\,
	dataf => \reg_file|ALT_INV_registers[1][11]~q\,
	combout => \reg_file|Mux20~6_combout\);

-- Location: LABCELL_X55_Y19_N45
\reg_file|Mux20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux20~9_combout\ = ( \reg_file|Mux20~8_combout\ & ( \reg_file|Mux20~6_combout\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|Mux20~5_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux20~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux20~8_combout\ & ( \reg_file|Mux20~6_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|Mux20~5_combout\))) # (sinstruction_IFID(23) & (((\reg_file|Mux20~7_combout\ & sinstruction_IFID(24))))) ) ) ) # ( 
-- \reg_file|Mux20~8_combout\ & ( !\reg_file|Mux20~6_combout\ & ( (!sinstruction_IFID(23) & (\reg_file|Mux20~5_combout\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|Mux20~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux20~8_combout\ & ( !\reg_file|Mux20~6_combout\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux20~5_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux20~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_Mux20~5_combout\,
	datac => \reg_file|ALT_INV_Mux20~7_combout\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_Mux20~8_combout\,
	dataf => \reg_file|ALT_INV_Mux20~6_combout\,
	combout => \reg_file|Mux20~9_combout\);

-- Location: LABCELL_X56_Y14_N27
\reg_file|Mux20~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux20~10_combout\ = ( \reg_file|Mux20~4_combout\ & ( \reg_file|Mux20~9_combout\ ) ) # ( !\reg_file|Mux20~4_combout\ & ( \reg_file|Mux20~9_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux20~4_combout\ & ( !\reg_file|Mux20~9_combout\ & 
-- ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux20~4_combout\,
	dataf => \reg_file|ALT_INV_Mux20~9_combout\,
	combout => \reg_file|Mux20~10_combout\);

-- Location: FF_X56_Y14_N26
\sreaddata1_IDEX[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux20~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(11));

-- Location: LABCELL_X57_Y15_N6
\forward|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux20~0_combout\ = ( \forward|Mux31~4_combout\ & ( \alu_main|Result\(11) & ( sreaddata1_IDEX(11) ) ) ) # ( !\forward|Mux31~4_combout\ & ( \alu_main|Result\(11) & ( (\forward|Mux31~5_combout\) # (salumainresult_EXMEM(11)) ) ) ) # ( 
-- \forward|Mux31~4_combout\ & ( !\alu_main|Result\(11) & ( sreaddata1_IDEX(11) ) ) ) # ( !\forward|Mux31~4_combout\ & ( !\alu_main|Result\(11) & ( (salumainresult_EXMEM(11) & !\forward|Mux31~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000001111111100111111001111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(11),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => ALT_INV_sreaddata1_IDEX(11),
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Result\(11),
	combout => \forward|Mux20~0_combout\);

-- Location: LABCELL_X62_Y16_N9
\forward|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux52~0_combout\ = ( \alu_main|Result\(11) & ( (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(11))) # (\forward|Mux49~6_combout\))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(11))))) ) ) # ( !\alu_main|Result\(11) & ( 
-- (!\forward|Mux49~5_combout\ & (!\forward|Mux49~6_combout\ & ((salumainresult_EXMEM(11))))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(11),
	datad => ALT_INV_salumainresult_EXMEM(11),
	dataf => \alu_main|ALT_INV_Result\(11),
	combout => \forward|Mux52~0_combout\);

-- Location: LABCELL_X56_Y16_N9
\alu_main|Result~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~7_combout\ = (\forward|Mux20~0_combout\ & \forward|Mux52~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux20~0_combout\,
	datac => \forward|ALT_INV_Mux52~0_combout\,
	combout => \alu_main|Result~7_combout\);

-- Location: MLABCELL_X59_Y15_N45
\forward|Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux52~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(11) ) ) # ( !\forward|Mux49~6_combout\ & ( \alu_main|Result\(11) & ( salumainresult_EXMEM(11) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\alu_main|Result\(11) & ( 
-- salumainresult_EXMEM(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_salumainresult_EXMEM(11),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(11),
	combout => \forward|Mux52~1_combout\);

-- Location: FF_X61_Y12_N55
\spc_IDEX[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(10),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(10));

-- Location: FF_X61_Y13_N47
\spc_EXMEM[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(10),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(10));

-- Location: FF_X61_Y13_N52
\spc_MEMWB[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(10),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(10));

-- Location: FF_X60_Y16_N8
\salumainresult_EXMEM[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(10),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(10));

-- Location: MLABCELL_X59_Y17_N39
\forward|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux53~0_combout\ = ( \alu_main|Result\(10) & ( (!\forward|Mux49~5_combout\ & (((\forward|Mux49~6_combout\) # (salumainresult_EXMEM(10))))) # (\forward|Mux49~5_combout\ & (sreaddata2_IDEX(10))) ) ) # ( !\alu_main|Result\(10) & ( 
-- (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(10) & !\forward|Mux49~6_combout\)))) # (\forward|Mux49~5_combout\ & (sreaddata2_IDEX(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000101001101010000010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata2_IDEX(10),
	datab => ALT_INV_salumainresult_EXMEM(10),
	datac => \forward|ALT_INV_Mux49~5_combout\,
	datad => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(10),
	combout => \forward|Mux53~0_combout\);

-- Location: LABCELL_X66_Y18_N3
\alu_main|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~1_combout\ = ( !salucontrol_IDEX(2) & ( (salucontrol_IDEX(1)) # (sinstruction_IFID(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(10),
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => ALT_INV_salucontrol_IDEX(2),
	combout => \alu_main|Mux1~1_combout\);

-- Location: MLABCELL_X65_Y16_N42
\forward|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux62~0_combout\ = ( \alu_main|Result\(1) & ( (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(1))) # (\forward|Mux49~6_combout\))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(1))))) ) ) # ( !\alu_main|Result\(1) & ( 
-- (!\forward|Mux49~5_combout\ & (!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(1)))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => \forward|ALT_INV_Mux49~6_combout\,
	datac => ALT_INV_salumainresult_EXMEM(1),
	datad => ALT_INV_sreaddata2_IDEX(1),
	dataf => \alu_main|ALT_INV_Result\(1),
	combout => \forward|Mux62~0_combout\);

-- Location: LABCELL_X60_Y17_N9
\forward|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux30~0_combout\ = ( \alu_main|Result\(1) & ( (!\forward|Mux31~4_combout\ & (((\forward|Mux31~5_combout\)) # (salumainresult_EXMEM(1)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(1))))) ) ) # ( !\alu_main|Result\(1) & ( 
-- (!\forward|Mux31~4_combout\ & (salumainresult_EXMEM(1) & ((!\forward|Mux31~5_combout\)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000011010100110000001101010011111100110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(1),
	datab => ALT_INV_sreaddata1_IDEX(1),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_Result\(1),
	combout => \forward|Mux30~0_combout\);

-- Location: LABCELL_X63_Y17_N9
\alu_main|ShiftLeft1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~1_combout\ = ( salumainresult_EXMEM(3) & ( !\forward|Mux29~0_combout\ & ( (!\forward|Mux31~4_combout\ & (\forward|Mux31~5_combout\ & ((!\alu_main|Result\(3))))) # (\forward|Mux31~4_combout\ & (((!sreaddata1_IDEX(3))))) ) ) ) # ( 
-- !salumainresult_EXMEM(3) & ( !\forward|Mux29~0_combout\ & ( (!\forward|Mux31~4_combout\ & ((!\forward|Mux31~5_combout\) # ((!\alu_main|Result\(3))))) # (\forward|Mux31~4_combout\ & (((!sreaddata1_IDEX(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101100010111000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~5_combout\,
	datab => ALT_INV_sreaddata1_IDEX(3),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \alu_main|ALT_INV_Result\(3),
	datae => ALT_INV_salumainresult_EXMEM(3),
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|ShiftLeft1~1_combout\);

-- Location: LABCELL_X61_Y18_N45
\alu_main|ShiftLeft1~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~43_combout\ = ( \alu_main|Result\(1) & ( (!\forward|Mux31~5_combout\ & !salumainresult_EXMEM(1)) ) ) # ( !\alu_main|Result\(1) & ( (!salumainresult_EXMEM(1)) # (\forward|Mux31~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => ALT_INV_salumainresult_EXMEM(1),
	dataf => \alu_main|ALT_INV_Result\(1),
	combout => \alu_main|ShiftLeft1~43_combout\);

-- Location: MLABCELL_X65_Y18_N12
\alu_main|ShiftLeft1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~10_combout\ = ( \alu_main|ShiftLeft1~43_combout\ & ( \forward|Mux31~6_combout\ & ( (\forward|Mux63~0_combout\ & ((!\forward|Mux31~4_combout\) # (!sreaddata1_IDEX(1)))) ) ) ) # ( !\alu_main|ShiftLeft1~43_combout\ & ( 
-- \forward|Mux31~6_combout\ & ( (\forward|Mux31~4_combout\ & (!sreaddata1_IDEX(1) & \forward|Mux63~0_combout\)) ) ) ) # ( \alu_main|ShiftLeft1~43_combout\ & ( !\forward|Mux31~6_combout\ & ( (\forward|Mux62~0_combout\ & ((!\forward|Mux31~4_combout\) # 
-- (!sreaddata1_IDEX(1)))) ) ) ) # ( !\alu_main|ShiftLeft1~43_combout\ & ( !\forward|Mux31~6_combout\ & ( (\forward|Mux31~4_combout\ & (!sreaddata1_IDEX(1) & \forward|Mux62~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000011100000111000000000010001000000000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => ALT_INV_sreaddata1_IDEX(1),
	datac => \forward|ALT_INV_Mux62~0_combout\,
	datad => \forward|ALT_INV_Mux63~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~43_combout\,
	dataf => \forward|ALT_INV_Mux31~6_combout\,
	combout => \alu_main|ShiftLeft1~10_combout\);

-- Location: LABCELL_X64_Y14_N42
\alu_main|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~3_combout\ = ( \alu_main|ShiftLeft1~1_combout\ & ( \alu_main|ShiftLeft1~10_combout\ & ( ((!\forward|Mux62~0_combout\ & !\forward|Mux30~0_combout\)) # (\alu_main|Mux1~1_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~1_combout\ & ( 
-- \alu_main|ShiftLeft1~10_combout\ & ( (!\alu_main|Mux1~1_combout\ & (!\forward|Mux62~0_combout\ & !\forward|Mux30~0_combout\)) ) ) ) # ( \alu_main|ShiftLeft1~1_combout\ & ( !\alu_main|ShiftLeft1~10_combout\ & ( (!\alu_main|Mux1~1_combout\ & 
-- (!\forward|Mux62~0_combout\ & !\forward|Mux30~0_combout\)) ) ) ) # ( !\alu_main|ShiftLeft1~1_combout\ & ( !\alu_main|ShiftLeft1~10_combout\ & ( (!\alu_main|Mux1~1_combout\ & (!\forward|Mux62~0_combout\ & !\forward|Mux30~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010001000000000001101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~1_combout\,
	datab => \forward|ALT_INV_Mux62~0_combout\,
	datad => \forward|ALT_INV_Mux30~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~10_combout\,
	combout => \alu_main|Mux1~3_combout\);

-- Location: LABCELL_X64_Y13_N12
\alu_main|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~2_combout\ = ( \alu_main|ShiftLeft1~7_combout\ & ( (!salucontrol_IDEX(2) & !salucontrol_IDEX(1)) ) ) # ( !\alu_main|ShiftLeft1~7_combout\ & ( !salucontrol_IDEX(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	combout => \alu_main|Mux1~2_combout\);

-- Location: MLABCELL_X65_Y16_N33
\alu_main|ShiftLeft0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~5_combout\ = ( sinstruction_IFID(6) & ( (!sinstruction_IFID(7) & \forward|Mux63~0_combout\) ) ) # ( !sinstruction_IFID(6) & ( (\forward|Mux62~0_combout\ & !sinstruction_IFID(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux62~0_combout\,
	datac => ALT_INV_sinstruction_IFID(7),
	datad => \forward|ALT_INV_Mux63~0_combout\,
	dataf => ALT_INV_sinstruction_IFID(6),
	combout => \alu_main|ShiftLeft0~5_combout\);

-- Location: LABCELL_X64_Y14_N12
\alu_main|ShiftLeft0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~6_combout\ = ( \alu_main|ShiftLeft0~5_combout\ & ( \alu_main|ShiftLeft0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~5_combout\,
	combout => \alu_main|ShiftLeft0~6_combout\);

-- Location: LABCELL_X64_Y13_N45
\alu_main|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~5_combout\ = ( !\alu_main|Mux1~4_combout\ & ( salucontrol_IDEX(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_salucontrol_IDEX(3),
	dataf => \alu_main|ALT_INV_Mux1~4_combout\,
	combout => \alu_main|Mux1~5_combout\);

-- Location: LABCELL_X64_Y13_N42
\alu_main|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~6_combout\ = ( \alu_main|Mux1~5_combout\ & ( (!\alu_main|Mux1~2_combout\ & (\alu_main|Mux1~3_combout\)) # (\alu_main|Mux1~2_combout\ & (((\alu_main|ShiftLeft0~6_combout\ & !\alu_main|Mux1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000111010001000100011101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~3_combout\,
	datab => \alu_main|ALT_INV_Mux1~2_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~6_combout\,
	datad => \alu_main|ALT_INV_Mux1~1_combout\,
	dataf => \alu_main|ALT_INV_Mux1~5_combout\,
	combout => \alu_main|Mux1~6_combout\);

-- Location: LABCELL_X64_Y12_N27
\alu_main|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~0_combout\ = ( salucontrol_IDEX(3) & ( salucontrol_IDEX(0) ) ) # ( !salucontrol_IDEX(3) & ( salucontrol_IDEX(0) & ( salucontrol_IDEX(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salucontrol_IDEX(2),
	datae => ALT_INV_salucontrol_IDEX(3),
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux1~0_combout\);

-- Location: LABCELL_X60_Y16_N42
\forward|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux62~1_combout\ = ( salumainresult_EXMEM(1) & ( (!\forward|Mux49~6_combout\) # (\alu_main|Result\(1)) ) ) # ( !salumainresult_EXMEM(1) & ( (\forward|Mux49~6_combout\ & \alu_main|Result\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux49~6_combout\,
	datad => \alu_main|ALT_INV_Result\(1),
	dataf => ALT_INV_salumainresult_EXMEM(1),
	combout => \forward|Mux62~1_combout\);

-- Location: MLABCELL_X59_Y16_N36
\alu_main|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~5_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux62~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(1))))) ) + ( \forward|Mux30~0_combout\ ) + ( \alu_main|Add0~2\ ))
-- \alu_main|Add0~6\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux62~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(1))))) ) + ( \forward|Mux30~0_combout\ ) + ( \alu_main|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata2_IDEX(1),
	datad => \forward|ALT_INV_Mux62~1_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	cin => \alu_main|Add0~2\,
	sumout => \alu_main|Add0~5_sumout\,
	cout => \alu_main|Add0~6\);

-- Location: LABCELL_X62_Y13_N27
\alu_main|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~7_combout\ = ( \forward|Mux30~0_combout\ & ( \alu_main|Mux1~4_combout\ ) ) # ( !\forward|Mux30~0_combout\ & ( \alu_main|Mux1~4_combout\ & ( \forward|Mux62~0_combout\ ) ) ) # ( \forward|Mux30~0_combout\ & ( !\alu_main|Mux1~4_combout\ & ( 
-- (!salucontrol_IDEX(3) & ((!salucontrol_IDEX(1) & (\forward|Mux62~0_combout\)) # (salucontrol_IDEX(1) & ((\alu_main|Add0~5_sumout\))))) ) ) ) # ( !\forward|Mux30~0_combout\ & ( !\alu_main|Mux1~4_combout\ & ( (!salucontrol_IDEX(3) & 
-- (\alu_main|Add0~5_sumout\ & salucontrol_IDEX(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010001000100000101000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datab => \forward|ALT_INV_Mux62~0_combout\,
	datac => \alu_main|ALT_INV_Add0~5_sumout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \forward|ALT_INV_Mux30~0_combout\,
	dataf => \alu_main|ALT_INV_Mux1~4_combout\,
	combout => \alu_main|Mux1~7_combout\);

-- Location: LABCELL_X64_Y13_N36
\alu_main|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~11_combout\ = ( \alu_main|ShiftLeft1~9_combout\ & ( (!salucontrol_IDEX(1) & ((!\alu_main|ShiftLeft0~2_combout\) # ((sinstruction_IFID(10))))) # (salucontrol_IDEX(1) & (((salucontrol_IDEX(3))))) ) ) # ( !\alu_main|ShiftLeft1~9_combout\ & ( 
-- (!salucontrol_IDEX(1) & ((!\alu_main|ShiftLeft0~2_combout\) # (sinstruction_IFID(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100100011001000110010001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_sinstruction_IFID(10),
	datad => ALT_INV_salucontrol_IDEX(3),
	dataf => \alu_main|ALT_INV_ShiftLeft1~9_combout\,
	combout => \alu_main|Mux1~11_combout\);

-- Location: LABCELL_X64_Y19_N21
\alu_main|Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~14_combout\ = ( !salucontrol_IDEX(1) & ( (!sinstruction_IFID(9) & sinstruction_IFID(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(9),
	datad => ALT_INV_sinstruction_IFID(7),
	dataf => ALT_INV_salucontrol_IDEX(1),
	combout => \alu_main|Mux1~14_combout\);

-- Location: LABCELL_X62_Y18_N18
\alu_main|Mux1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~23_combout\ = ( \forward|Mux31~5_combout\ & ( sreaddata1_IDEX(3) & ( (!\forward|Mux31~4_combout\ & salucontrol_IDEX(1)) ) ) ) # ( !\forward|Mux31~5_combout\ & ( sreaddata1_IDEX(3) & ( (!salumainresult_EXMEM(3) & (!\forward|Mux31~4_combout\ 
-- & salucontrol_IDEX(1))) ) ) ) # ( \forward|Mux31~5_combout\ & ( !sreaddata1_IDEX(3) & ( (salucontrol_IDEX(1) & ((!\forward|Mux31~4_combout\) # (sreaddata1_IDEX(1)))) ) ) ) # ( !\forward|Mux31~5_combout\ & ( !sreaddata1_IDEX(3) & ( (salucontrol_IDEX(1) & 
-- ((!\forward|Mux31~4_combout\ & ((!salumainresult_EXMEM(3)))) # (\forward|Mux31~4_combout\ & (sreaddata1_IDEX(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000101000000001111010100000000110000000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(1),
	datab => ALT_INV_salumainresult_EXMEM(3),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => ALT_INV_sreaddata1_IDEX(3),
	combout => \alu_main|Mux1~23_combout\);

-- Location: LABCELL_X63_Y18_N24
\alu_main|Mux1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~26_combout\ = ( !\forward|Mux31~5_combout\ & ( (((\alu_main|Mux1~23_combout\ & ((salumainresult_EXMEM(1)) # (\forward|Mux31~4_combout\)))) # (\alu_main|Mux1~14_combout\)) ) ) # ( \forward|Mux31~5_combout\ & ( ((\alu_main|Mux1~23_combout\ & 
-- (((!\alu_main|Result\(3) & \alu_main|Result\(1))) # (\forward|Mux31~4_combout\)))) # (\alu_main|Mux1~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000000001111111100111111111111110011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(3),
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => \alu_main|ALT_INV_Result\(1),
	datad => \alu_main|ALT_INV_Mux1~14_combout\,
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_Mux1~23_combout\,
	datag => ALT_INV_salumainresult_EXMEM(1),
	combout => \alu_main|Mux1~26_combout\);

-- Location: MLABCELL_X65_Y16_N45
\forward|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux61~0_combout\ = ( \alu_main|Result\(2) & ( (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(2))) # (\forward|Mux49~6_combout\))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(2))))) ) ) # ( !\alu_main|Result\(2) & ( 
-- (!\forward|Mux49~5_combout\ & (!\forward|Mux49~6_combout\ & ((salumainresult_EXMEM(2))))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => \forward|ALT_INV_Mux49~6_combout\,
	datac => ALT_INV_sreaddata2_IDEX(2),
	datad => ALT_INV_salumainresult_EXMEM(2),
	dataf => \alu_main|ALT_INV_Result\(2),
	combout => \forward|Mux61~0_combout\);

-- Location: LABCELL_X62_Y18_N0
\alu_main|Mux1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~24_combout\ = ( sreaddata1_IDEX(3) & ( (!\forward|Mux31~4_combout\ & (salucontrol_IDEX(1) & ((!salumainresult_EXMEM(3)) # (\forward|Mux31~5_combout\)))) ) ) # ( !sreaddata1_IDEX(3) & ( (salucontrol_IDEX(1) & (((!salumainresult_EXMEM(3)) # 
-- (\forward|Mux31~5_combout\)) # (\forward|Mux31~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010011001100110001001100100010000000100010001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => ALT_INV_salumainresult_EXMEM(3),
	dataf => ALT_INV_sreaddata1_IDEX(3),
	combout => \alu_main|Mux1~24_combout\);

-- Location: LABCELL_X60_Y12_N24
\alu_main|Mux1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~15_combout\ = ( !sinstruction_IFID(9) & ( (!salucontrol_IDEX(1) & sinstruction_IFID(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(1),
	datad => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(9),
	combout => \alu_main|Mux1~15_combout\);

-- Location: LABCELL_X62_Y18_N6
\alu_main|Mux1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~16_combout\ = ( !\alu_main|Mux1~15_combout\ & ( \forward|Mux31~6_combout\ & ( (!\alu_main|Mux1~24_combout\) # ((\alu_main|Result\(3) & (\forward|Mux31~5_combout\ & !\forward|Mux31~4_combout\))) ) ) ) # ( !\alu_main|Mux1~15_combout\ & ( 
-- !\forward|Mux31~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010101011101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~24_combout\,
	datab => \alu_main|ALT_INV_Result\(3),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => \forward|ALT_INV_Mux31~4_combout\,
	datae => \alu_main|ALT_INV_Mux1~15_combout\,
	dataf => \forward|ALT_INV_Mux31~6_combout\,
	combout => \alu_main|Mux1~16_combout\);

-- Location: MLABCELL_X65_Y13_N12
\alu_main|Mux1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~17_combout\ = ( \alu_main|Mux1~16_combout\ & ( \forward|Mux59~0_combout\ & ( (!\alu_main|Mux1~26_combout\ & (\forward|Mux62~0_combout\)) # (\alu_main|Mux1~26_combout\ & ((\forward|Mux60~0_combout\))) ) ) ) # ( !\alu_main|Mux1~16_combout\ & 
-- ( \forward|Mux59~0_combout\ & ( (\forward|Mux61~0_combout\) # (\alu_main|Mux1~26_combout\) ) ) ) # ( \alu_main|Mux1~16_combout\ & ( !\forward|Mux59~0_combout\ & ( (!\alu_main|Mux1~26_combout\ & (\forward|Mux62~0_combout\)) # (\alu_main|Mux1~26_combout\ & 
-- ((\forward|Mux60~0_combout\))) ) ) ) # ( !\alu_main|Mux1~16_combout\ & ( !\forward|Mux59~0_combout\ & ( (!\alu_main|Mux1~26_combout\ & \forward|Mux61~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001001110010011101010101111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~26_combout\,
	datab => \forward|ALT_INV_Mux62~0_combout\,
	datac => \forward|ALT_INV_Mux60~0_combout\,
	datad => \forward|ALT_INV_Mux61~0_combout\,
	datae => \alu_main|ALT_INV_Mux1~16_combout\,
	dataf => \forward|ALT_INV_Mux59~0_combout\,
	combout => \alu_main|Mux1~17_combout\);

-- Location: LABCELL_X64_Y15_N3
\alu_main|Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~13_combout\ = ( \alu_main|Mux1~0_combout\ & ( !\alu_main|Mux1~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~4_combout\,
	dataf => \alu_main|ALT_INV_Mux1~0_combout\,
	combout => \alu_main|Mux1~13_combout\);

-- Location: LABCELL_X64_Y13_N39
\alu_main|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~12_combout\ = ( \alu_main|ShiftLeft1~7_combout\ & ( (salucontrol_IDEX(1) & !\alu_main|ShiftLeft1~1_combout\) ) ) # ( !\alu_main|ShiftLeft1~7_combout\ & ( salucontrol_IDEX(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	combout => \alu_main|Mux1~12_combout\);

-- Location: LABCELL_X57_Y17_N48
\alu_main|Mux1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~25_combout\ = ( salumainresult_EXMEM(4) & ( \forward|Mux29~0_combout\ & ( (!sreaddata1_IDEX(3)) # (!\forward|Mux31~4_combout\) ) ) ) # ( !salumainresult_EXMEM(4) & ( \forward|Mux29~0_combout\ & ( (!\forward|Mux31~4_combout\ & 
-- (((!salumainresult_EXMEM(3)) # (\forward|Mux31~5_combout\)))) # (\forward|Mux31~4_combout\ & (!sreaddata1_IDEX(3))) ) ) ) # ( salumainresult_EXMEM(4) & ( !\forward|Mux29~0_combout\ & ( (!\forward|Mux31~4_combout\ & !\forward|Mux31~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000011101110001011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(3),
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => ALT_INV_salumainresult_EXMEM(3),
	datae => ALT_INV_salumainresult_EXMEM(4),
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|Mux1~25_combout\);

-- Location: LABCELL_X57_Y17_N30
\alu_main|Mux1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~18_combout\ = ( !\forward|Mux31~4_combout\ & ( \alu_main|Mux1~25_combout\ & ( (\forward|Mux31~5_combout\ & (!\alu_main|Result\(4) & \alu_main|Result\(3))) ) ) ) # ( \forward|Mux31~4_combout\ & ( !\alu_main|Mux1~25_combout\ & ( 
-- !sreaddata1_IDEX(4) ) ) ) # ( !\forward|Mux31~4_combout\ & ( !\alu_main|Mux1~25_combout\ & ( (!\forward|Mux31~5_combout\) # (!\alu_main|Result\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010110011001100110000000000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~5_combout\,
	datab => ALT_INV_sreaddata1_IDEX(4),
	datac => \alu_main|ALT_INV_Result\(4),
	datad => \alu_main|ALT_INV_Result\(3),
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Mux1~25_combout\,
	combout => \alu_main|Mux1~18_combout\);

-- Location: LABCELL_X57_Y16_N6
\alu_main|Mux1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~19_combout\ = ( \forward|Mux31~5_combout\ & ( \forward|Mux29~0_combout\ & ( (!\forward|Mux31~4_combout\ & ((!\alu_main|Result\(4)))) # (\forward|Mux31~4_combout\ & (!sreaddata1_IDEX(4))) ) ) ) # ( !\forward|Mux31~5_combout\ & ( 
-- \forward|Mux29~0_combout\ & ( (!\forward|Mux31~4_combout\ & (!salumainresult_EXMEM(4))) # (\forward|Mux31~4_combout\ & ((!sreaddata1_IDEX(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101100101011001111110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(4),
	datab => ALT_INV_sreaddata1_IDEX(4),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \alu_main|ALT_INV_Result\(4),
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|Mux1~19_combout\);

-- Location: LABCELL_X60_Y16_N36
\forward|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux54~0_combout\ = ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(9) ) ) # ( !\forward|Mux49~5_combout\ & ( (!\forward|Mux49~6_combout\ & ((salumainresult_EXMEM(9)))) # (\forward|Mux49~6_combout\ & (\alu_main|Result\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => ALT_INV_sreaddata2_IDEX(9),
	datac => \alu_main|ALT_INV_Result\(9),
	datad => ALT_INV_salumainresult_EXMEM(9),
	dataf => \forward|ALT_INV_Mux49~5_combout\,
	combout => \forward|Mux54~0_combout\);

-- Location: LABCELL_X64_Y19_N51
\alu_main|ShiftRight1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~13_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux51~0_combout\ & ( (\forward|Mux53~0_combout\) # (\forward|Mux30~0_combout\) ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux51~0_combout\ & ( (!\forward|Mux30~0_combout\ 
-- & (\forward|Mux54~0_combout\)) # (\forward|Mux30~0_combout\ & ((\forward|Mux52~0_combout\))) ) ) ) # ( \forward|Mux31~6_combout\ & ( !\forward|Mux51~0_combout\ & ( (!\forward|Mux30~0_combout\ & \forward|Mux53~0_combout\) ) ) ) # ( 
-- !\forward|Mux31~6_combout\ & ( !\forward|Mux51~0_combout\ & ( (!\forward|Mux30~0_combout\ & (\forward|Mux54~0_combout\)) # (\forward|Mux30~0_combout\ & ((\forward|Mux52~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \forward|ALT_INV_Mux54~0_combout\,
	datac => \forward|ALT_INV_Mux52~0_combout\,
	datad => \forward|ALT_INV_Mux53~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux51~0_combout\,
	combout => \alu_main|ShiftRight1~13_combout\);

-- Location: FF_X60_Y17_N38
\salumainresult_EXMEM[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(6),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(6));

-- Location: LABCELL_X62_Y16_N30
\forward|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux57~0_combout\ = ( \forward|Mux49~6_combout\ & ( (!\forward|Mux49~5_combout\ & (\alu_main|Result\(6))) # (\forward|Mux49~5_combout\ & ((sreaddata2_IDEX(6)))) ) ) # ( !\forward|Mux49~6_combout\ & ( (!\forward|Mux49~5_combout\ & 
-- (salumainresult_EXMEM(6))) # (\forward|Mux49~5_combout\ & ((sreaddata2_IDEX(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(6),
	datab => ALT_INV_salumainresult_EXMEM(6),
	datac => ALT_INV_sreaddata2_IDEX(6),
	datad => \forward|ALT_INV_Mux49~5_combout\,
	dataf => \forward|ALT_INV_Mux49~6_combout\,
	combout => \forward|Mux57~0_combout\);

-- Location: MLABCELL_X59_Y16_N24
\forward|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux56~0_combout\ = ( \alu_main|Result\(7) & ( (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(7)) # (\forward|Mux49~6_combout\)))) # (\forward|Mux49~5_combout\ & (sreaddata2_IDEX(7))) ) ) # ( !\alu_main|Result\(7) & ( 
-- (!\forward|Mux49~5_combout\ & (((!\forward|Mux49~6_combout\ & salumainresult_EXMEM(7))))) # (\forward|Mux49~5_combout\ & (sreaddata2_IDEX(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111000101000001011100010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata2_IDEX(7),
	datab => \forward|ALT_INV_Mux49~6_combout\,
	datac => \forward|ALT_INV_Mux49~5_combout\,
	datad => ALT_INV_salumainresult_EXMEM(7),
	dataf => \alu_main|ALT_INV_Result\(7),
	combout => \forward|Mux56~0_combout\);

-- Location: LABCELL_X60_Y17_N39
\alu_main|ShiftRight1~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~39_combout\ = ( \alu_main|Result\(1) & ( (!\forward|Mux31~4_combout\ & (!salumainresult_EXMEM(1) & (!\forward|Mux31~5_combout\))) # (\forward|Mux31~4_combout\ & (((!sreaddata1_IDEX(1))))) ) ) # ( !\alu_main|Result\(1) & ( 
-- (!\forward|Mux31~4_combout\ & ((!salumainresult_EXMEM(1)) # ((\forward|Mux31~5_combout\)))) # (\forward|Mux31~4_combout\ & (((!sreaddata1_IDEX(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111110000101110111111000010001000111100001000100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(1),
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => ALT_INV_sreaddata1_IDEX(1),
	datad => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Result\(1),
	combout => \alu_main|ShiftRight1~39_combout\);

-- Location: FF_X63_Y17_N43
\spc_EXMEM[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(5));

-- Location: FF_X63_Y17_N23
\spc_MEMWB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(5));

-- Location: MLABCELL_X52_Y17_N15
\reg_file|registers[5][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][5]~feeder_combout\ = \mux_jal|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[5][5]~feeder_combout\);

-- Location: FF_X52_Y17_N17
\reg_file|registers[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[5][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][5]~q\);

-- Location: FF_X63_Y17_N8
\reg_file|registers[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][5]~q\);

-- Location: LABCELL_X46_Y19_N36
\reg_file|registers[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[4][5]~feeder_combout\);

-- Location: FF_X46_Y19_N37
\reg_file|registers[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][5]~q\);

-- Location: LABCELL_X40_Y17_N24
\reg_file|registers[6][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[6][5]~feeder_combout\);

-- Location: FF_X40_Y17_N26
\reg_file|registers[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[6][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][5]~q\);

-- Location: MLABCELL_X52_Y17_N45
\reg_file|Mux26~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux26~8_combout\ = ( \reg_file|registers[4][5]~q\ & ( \reg_file|registers[6][5]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & (\reg_file|registers[5][5]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][5]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[4][5]~q\ & ( \reg_file|registers[6][5]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][5]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[7][5]~q\)))) ) ) ) # ( 
-- \reg_file|registers[4][5]~q\ & ( !\reg_file|registers[6][5]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[5][5]~q\))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21) & \reg_file|registers[7][5]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[4][5]~q\ & ( !\reg_file|registers[6][5]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[5][5]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[5][5]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[7][5]~q\,
	datae => \reg_file|ALT_INV_registers[4][5]~q\,
	dataf => \reg_file|ALT_INV_registers[6][5]~q\,
	combout => \reg_file|Mux26~8_combout\);

-- Location: LABCELL_X40_Y17_N15
\reg_file|registers[11][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[11][5]~feeder_combout\);

-- Location: FF_X40_Y17_N17
\reg_file|registers[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][5]~q\);

-- Location: MLABCELL_X47_Y17_N0
\reg_file|registers[9][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[9][5]~feeder_combout\);

-- Location: FF_X47_Y17_N2
\reg_file|registers[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][5]~q\);

-- Location: LABCELL_X46_Y17_N3
\reg_file|registers[10][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[10][5]~feeder_combout\);

-- Location: FF_X46_Y17_N5
\reg_file|registers[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][5]~q\);

-- Location: LABCELL_X43_Y18_N0
\reg_file|registers[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][5]~feeder_combout\ = \mux_jal|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[8][5]~feeder_combout\);

-- Location: FF_X43_Y18_N1
\reg_file|registers[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][5]~q\);

-- Location: LABCELL_X46_Y17_N6
\reg_file|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux26~5_combout\ = ( \reg_file|registers[10][5]~q\ & ( \reg_file|registers[8][5]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|registers[9][5]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][5]~q\))) ) ) ) # 
-- ( !\reg_file|registers[10][5]~q\ & ( \reg_file|registers[8][5]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[9][5]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[11][5]~q\)))) ) ) ) # ( \reg_file|registers[10][5]~q\ & ( !\reg_file|registers[8][5]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[9][5]~q\))) 
-- # (sinstruction_IFID(22) & (\reg_file|registers[11][5]~q\)))) ) ) ) # ( !\reg_file|registers[10][5]~q\ & ( !\reg_file|registers[8][5]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[9][5]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[11][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[11][5]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[9][5]~q\,
	datae => \reg_file|ALT_INV_registers[10][5]~q\,
	dataf => \reg_file|ALT_INV_registers[8][5]~q\,
	combout => \reg_file|Mux26~5_combout\);

-- Location: LABCELL_X42_Y17_N51
\reg_file|registers[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[1][5]~feeder_combout\);

-- Location: FF_X42_Y17_N53
\reg_file|registers[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][5]~q\);

-- Location: LABCELL_X57_Y17_N39
\reg_file|registers[2][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][5]~feeder_combout\ = \mux_jal|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[2][5]~feeder_combout\);

-- Location: FF_X57_Y17_N41
\reg_file|registers[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[2][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][5]~q\);

-- Location: LABCELL_X40_Y17_N6
\reg_file|registers[3][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[3][5]~feeder_combout\);

-- Location: FF_X40_Y17_N8
\reg_file|registers[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][5]~q\);

-- Location: LABCELL_X46_Y18_N48
\reg_file|registers[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[0][5]~feeder_combout\);

-- Location: FF_X46_Y18_N50
\reg_file|registers[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][5]~q\);

-- Location: LABCELL_X57_Y17_N0
\reg_file|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux26~6_combout\ = ( \reg_file|registers[3][5]~q\ & ( \reg_file|registers[0][5]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[1][5]~q\)))) # (sinstruction_IFID(22) & (((\reg_file|registers[2][5]~q\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|registers[3][5]~q\ & ( \reg_file|registers[0][5]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[1][5]~q\)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- ((\reg_file|registers[2][5]~q\)))) ) ) ) # ( \reg_file|registers[3][5]~q\ & ( !\reg_file|registers[0][5]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|registers[1][5]~q\))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[2][5]~q\)) # (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|registers[3][5]~q\ & ( !\reg_file|registers[0][5]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|registers[1][5]~q\))) # (sinstruction_IFID(22) & 
-- (!sinstruction_IFID(21) & ((\reg_file|registers[2][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[1][5]~q\,
	datad => \reg_file|ALT_INV_registers[2][5]~q\,
	datae => \reg_file|ALT_INV_registers[3][5]~q\,
	dataf => \reg_file|ALT_INV_registers[0][5]~q\,
	combout => \reg_file|Mux26~6_combout\);

-- Location: LABCELL_X40_Y16_N12
\reg_file|registers[15][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[15][5]~feeder_combout\);

-- Location: FF_X40_Y16_N14
\reg_file|registers[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][5]~q\);

-- Location: LABCELL_X40_Y18_N57
\reg_file|registers[12][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][5]~feeder_combout\ = \mux_jal|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[12][5]~feeder_combout\);

-- Location: FF_X40_Y18_N58
\reg_file|registers[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][5]~q\);

-- Location: LABCELL_X40_Y16_N57
\reg_file|registers[14][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[14][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[14][5]~feeder_combout\);

-- Location: FF_X40_Y16_N59
\reg_file|registers[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[14][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][5]~q\);

-- Location: MLABCELL_X52_Y14_N57
\reg_file|registers[13][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[13][5]~feeder_combout\);

-- Location: FF_X52_Y14_N58
\reg_file|registers[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][5]~q\);

-- Location: LABCELL_X40_Y16_N9
\reg_file|Mux26~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux26~7_combout\ = ( \reg_file|registers[14][5]~q\ & ( \reg_file|registers[13][5]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[12][5]~q\)) # (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # 
-- ((\reg_file|registers[15][5]~q\)))) ) ) ) # ( !\reg_file|registers[14][5]~q\ & ( \reg_file|registers[13][5]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[12][5]~q\)) # (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (sinstruction_IFID(21) & 
-- (\reg_file|registers[15][5]~q\))) ) ) ) # ( \reg_file|registers[14][5]~q\ & ( !\reg_file|registers[13][5]~q\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21) & ((\reg_file|registers[12][5]~q\)))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # 
-- ((\reg_file|registers[15][5]~q\)))) ) ) ) # ( !\reg_file|registers[14][5]~q\ & ( !\reg_file|registers[13][5]~q\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21) & ((\reg_file|registers[12][5]~q\)))) # (sinstruction_IFID(22) & (sinstruction_IFID(21) & 
-- (\reg_file|registers[15][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[15][5]~q\,
	datad => \reg_file|ALT_INV_registers[12][5]~q\,
	datae => \reg_file|ALT_INV_registers[14][5]~q\,
	dataf => \reg_file|ALT_INV_registers[13][5]~q\,
	combout => \reg_file|Mux26~7_combout\);

-- Location: LABCELL_X56_Y17_N54
\reg_file|Mux26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux26~9_combout\ = ( \reg_file|Mux26~6_combout\ & ( \reg_file|Mux26~7_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|Mux26~8_combout\))) # (sinstruction_IFID(24) & (((\reg_file|Mux26~5_combout\) # 
-- (sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|Mux26~6_combout\ & ( \reg_file|Mux26~7_combout\ & ( (!sinstruction_IFID(24) & (\reg_file|Mux26~8_combout\ & (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (((\reg_file|Mux26~5_combout\) # 
-- (sinstruction_IFID(23))))) ) ) ) # ( \reg_file|Mux26~6_combout\ & ( !\reg_file|Mux26~7_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|Mux26~8_combout\))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23) & 
-- \reg_file|Mux26~5_combout\)))) ) ) ) # ( !\reg_file|Mux26~6_combout\ & ( !\reg_file|Mux26~7_combout\ & ( (!sinstruction_IFID(24) & (\reg_file|Mux26~8_combout\ & (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23) & 
-- \reg_file|Mux26~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux26~8_combout\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_Mux26~5_combout\,
	datae => \reg_file|ALT_INV_Mux26~6_combout\,
	dataf => \reg_file|ALT_INV_Mux26~7_combout\,
	combout => \reg_file|Mux26~9_combout\);

-- Location: FF_X55_Y13_N50
\reg_file|registers[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][5]~q\);

-- Location: MLABCELL_X47_Y13_N18
\reg_file|registers[20][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[20][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[20][5]~feeder_combout\);

-- Location: FF_X47_Y13_N20
\reg_file|registers[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[20][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][5]~q\);

-- Location: LABCELL_X45_Y12_N24
\reg_file|registers[24][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[24][5]~feeder_combout\);

-- Location: FF_X45_Y12_N25
\reg_file|registers[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][5]~q\);

-- Location: LABCELL_X45_Y12_N30
\reg_file|registers[28][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[28][5]~feeder_combout\);

-- Location: FF_X45_Y12_N31
\reg_file|registers[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][5]~q\);

-- Location: LABCELL_X55_Y13_N9
\reg_file|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux26~0_combout\ = ( \reg_file|registers[24][5]~q\ & ( \reg_file|registers[28][5]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][5]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][5]~q\)))) # (sinstruction_IFID(24)) ) ) ) # 
-- ( !\reg_file|registers[24][5]~q\ & ( \reg_file|registers[28][5]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][5]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][5]~q\))))) # (sinstruction_IFID(24) & 
-- (((sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[24][5]~q\ & ( !\reg_file|registers[28][5]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][5]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[20][5]~q\))))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[24][5]~q\ & ( !\reg_file|registers[28][5]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[16][5]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][5]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[20][5]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[24][5]~q\,
	dataf => \reg_file|ALT_INV_registers[28][5]~q\,
	combout => \reg_file|Mux26~0_combout\);

-- Location: FF_X56_Y13_N56
\reg_file|registers[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][5]~q\);

-- Location: MLABCELL_X52_Y13_N18
\reg_file|registers[25][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[25][5]~feeder_combout\);

-- Location: FF_X52_Y13_N19
\reg_file|registers[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][5]~q\);

-- Location: FF_X55_Y13_N14
\reg_file|registers[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][5]~q\);

-- Location: LABCELL_X55_Y13_N33
\reg_file|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux26~1_combout\ = ( \reg_file|registers[25][5]~q\ & ( \reg_file|registers[17][5]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\reg_file|registers[21][5]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[29][5]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[25][5]~q\ & ( \reg_file|registers[17][5]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[21][5]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[29][5]~q\))))) ) ) ) # ( \reg_file|registers[25][5]~q\ & ( !\reg_file|registers[17][5]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[21][5]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[29][5]~q\))))) ) ) ) # ( !\reg_file|registers[25][5]~q\ & ( !\reg_file|registers[17][5]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[21][5]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[29][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[21][5]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[29][5]~q\,
	datae => \reg_file|ALT_INV_registers[25][5]~q\,
	dataf => \reg_file|ALT_INV_registers[17][5]~q\,
	combout => \reg_file|Mux26~1_combout\);

-- Location: FF_X56_Y12_N50
\reg_file|registers[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][5]~q\);

-- Location: LABCELL_X57_Y12_N30
\reg_file|registers[27][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[27][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[27][5]~feeder_combout\);

-- Location: FF_X57_Y12_N32
\reg_file|registers[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[27][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][5]~q\);

-- Location: LABCELL_X57_Y12_N3
\reg_file|registers[31][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[31][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[31][5]~feeder_combout\);

-- Location: FF_X57_Y12_N5
\reg_file|registers[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[31][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][5]~q\);

-- Location: MLABCELL_X59_Y12_N48
\reg_file|registers[19][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][5]~feeder_combout\ = \mux_jal|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[19][5]~feeder_combout\);

-- Location: FF_X59_Y12_N50
\reg_file|registers[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][5]~q\);

-- Location: LABCELL_X57_Y12_N54
\reg_file|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux26~3_combout\ = ( \reg_file|registers[31][5]~q\ & ( \reg_file|registers[19][5]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # ((\reg_file|registers[23][5]~q\)))) # (sinstruction_IFID(24) & (((\reg_file|registers[27][5]~q\)) # 
-- (sinstruction_IFID(23)))) ) ) ) # ( !\reg_file|registers[31][5]~q\ & ( \reg_file|registers[19][5]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # ((\reg_file|registers[23][5]~q\)))) # (sinstruction_IFID(24) & (!sinstruction_IFID(23) & 
-- ((\reg_file|registers[27][5]~q\)))) ) ) ) # ( \reg_file|registers[31][5]~q\ & ( !\reg_file|registers[19][5]~q\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23) & (\reg_file|registers[23][5]~q\))) # (sinstruction_IFID(24) & 
-- (((\reg_file|registers[27][5]~q\)) # (sinstruction_IFID(23)))) ) ) ) # ( !\reg_file|registers[31][5]~q\ & ( !\reg_file|registers[19][5]~q\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23) & (\reg_file|registers[23][5]~q\))) # (sinstruction_IFID(24) & 
-- (!sinstruction_IFID(23) & ((\reg_file|registers[27][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[23][5]~q\,
	datad => \reg_file|ALT_INV_registers[27][5]~q\,
	datae => \reg_file|ALT_INV_registers[31][5]~q\,
	dataf => \reg_file|ALT_INV_registers[19][5]~q\,
	combout => \reg_file|Mux26~3_combout\);

-- Location: LABCELL_X53_Y9_N3
\reg_file|registers[18][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[18][5]~feeder_combout\);

-- Location: FF_X53_Y9_N5
\reg_file|registers[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][5]~q\);

-- Location: FF_X53_Y9_N8
\reg_file|registers[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][5]~q\);

-- Location: LABCELL_X55_Y12_N27
\reg_file|registers[30][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][5]~feeder_combout\ = ( \mux_jal|output[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[5]~5_combout\,
	combout => \reg_file|registers[30][5]~feeder_combout\);

-- Location: FF_X55_Y12_N29
\reg_file|registers[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][5]~q\);

-- Location: FF_X53_Y11_N13
\reg_file|registers[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][5]~q\);

-- Location: LABCELL_X53_Y9_N9
\reg_file|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux26~2_combout\ = ( \reg_file|registers[22][5]~q\ & ( sinstruction_IFID(23) & ( (!sinstruction_IFID(24)) # (\reg_file|registers[30][5]~q\) ) ) ) # ( !\reg_file|registers[22][5]~q\ & ( sinstruction_IFID(23) & ( (sinstruction_IFID(24) & 
-- \reg_file|registers[30][5]~q\) ) ) ) # ( \reg_file|registers[22][5]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[18][5]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[26][5]~q\))) ) ) ) # ( 
-- !\reg_file|registers[22][5]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[18][5]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[26][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][5]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[26][5]~q\,
	datad => \reg_file|ALT_INV_registers[30][5]~q\,
	datae => \reg_file|ALT_INV_registers[22][5]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \reg_file|Mux26~2_combout\);

-- Location: LABCELL_X55_Y13_N51
\reg_file|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux26~4_combout\ = ( \reg_file|Mux26~3_combout\ & ( \reg_file|Mux26~2_combout\ & ( ((!sinstruction_IFID(21) & (\reg_file|Mux26~0_combout\)) # (sinstruction_IFID(21) & ((\reg_file|Mux26~1_combout\)))) # (sinstruction_IFID(22)) ) ) ) # ( 
-- !\reg_file|Mux26~3_combout\ & ( \reg_file|Mux26~2_combout\ & ( (!sinstruction_IFID(21) & (((\reg_file|Mux26~0_combout\)) # (sinstruction_IFID(22)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & ((\reg_file|Mux26~1_combout\)))) ) ) ) # ( 
-- \reg_file|Mux26~3_combout\ & ( !\reg_file|Mux26~2_combout\ & ( (!sinstruction_IFID(21) & (!sinstruction_IFID(22) & (\reg_file|Mux26~0_combout\))) # (sinstruction_IFID(21) & (((\reg_file|Mux26~1_combout\)) # (sinstruction_IFID(22)))) ) ) ) # ( 
-- !\reg_file|Mux26~3_combout\ & ( !\reg_file|Mux26~2_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|Mux26~0_combout\)) # (sinstruction_IFID(21) & ((\reg_file|Mux26~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux26~0_combout\,
	datad => \reg_file|ALT_INV_Mux26~1_combout\,
	datae => \reg_file|ALT_INV_Mux26~3_combout\,
	dataf => \reg_file|ALT_INV_Mux26~2_combout\,
	combout => \reg_file|Mux26~4_combout\);

-- Location: LABCELL_X56_Y17_N6
\reg_file|Mux26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux26~10_combout\ = ( \reg_file|Mux26~9_combout\ & ( \reg_file|Mux26~4_combout\ ) ) # ( !\reg_file|Mux26~9_combout\ & ( \reg_file|Mux26~4_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux26~9_combout\ & ( !\reg_file|Mux26~4_combout\ & ( 
-- !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux26~9_combout\,
	dataf => \reg_file|ALT_INV_Mux26~4_combout\,
	combout => \reg_file|Mux26~10_combout\);

-- Location: FF_X56_Y17_N11
\sreaddata1_IDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux26~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(5));

-- Location: FF_X60_Y16_N56
\salumainresult_EXMEM[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(5),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(5));

-- Location: MLABCELL_X59_Y17_N12
\forward|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux26~0_combout\ = ( \forward|Mux31~4_combout\ & ( \alu_main|Result\(5) & ( sreaddata1_IDEX(5) ) ) ) # ( !\forward|Mux31~4_combout\ & ( \alu_main|Result\(5) & ( (salumainresult_EXMEM(5)) # (\forward|Mux31~5_combout\) ) ) ) # ( 
-- \forward|Mux31~4_combout\ & ( !\alu_main|Result\(5) & ( sreaddata1_IDEX(5) ) ) ) # ( !\forward|Mux31~4_combout\ & ( !\alu_main|Result\(5) & ( (!\forward|Mux31~5_combout\ & salumainresult_EXMEM(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010101010101010100001111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(5),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => ALT_INV_salumainresult_EXMEM(5),
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Result\(5),
	combout => \forward|Mux26~0_combout\);

-- Location: LABCELL_X60_Y16_N12
\forward|Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux58~1_combout\ = ( \alu_main|Result\(5) & ( (salumainresult_EXMEM(5)) # (\forward|Mux49~6_combout\) ) ) # ( !\alu_main|Result\(5) & ( (!\forward|Mux49~6_combout\ & salumainresult_EXMEM(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datac => ALT_INV_salumainresult_EXMEM(5),
	dataf => \alu_main|ALT_INV_Result\(5),
	combout => \forward|Mux58~1_combout\);

-- Location: MLABCELL_X59_Y16_N48
\alu_main|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~21_sumout\ = SUM(( \forward|Mux26~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux58~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(5))))) ) + ( \alu_main|Add0~18\ ))
-- \alu_main|Add0~22\ = CARRY(( \forward|Mux26~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux58~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(5))))) ) + ( \alu_main|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata2_IDEX(5),
	datad => \forward|ALT_INV_Mux26~0_combout\,
	dataf => \forward|ALT_INV_Mux58~1_combout\,
	cin => \alu_main|Add0~18\,
	sumout => \alu_main|Add0~21_sumout\,
	cout => \alu_main|Add0~22\);

-- Location: LABCELL_X63_Y17_N45
\alu_main|Result~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~1_combout\ = (\forward|Mux58~0_combout\ & \forward|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux58~0_combout\,
	datad => \forward|ALT_INV_Mux26~0_combout\,
	combout => \alu_main|Result~1_combout\);

-- Location: LABCELL_X67_Y17_N18
\alu_main|ShiftLeft0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~9_combout\ = ( \forward|Mux59~0_combout\ & ( \forward|Mux58~0_combout\ & ( (!sinstruction_IFID(7)) # ((!sinstruction_IFID(6) & (\forward|Mux60~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux61~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux59~0_combout\ & ( \forward|Mux58~0_combout\ & ( (!sinstruction_IFID(7) & (!sinstruction_IFID(6))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux60~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux61~0_combout\))))) ) ) 
-- ) # ( \forward|Mux59~0_combout\ & ( !\forward|Mux58~0_combout\ & ( (!sinstruction_IFID(7) & (sinstruction_IFID(6))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux60~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux61~0_combout\))))) 
-- ) ) ) # ( !\forward|Mux59~0_combout\ & ( !\forward|Mux58~0_combout\ & ( (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux60~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux61~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux60~0_combout\,
	datad => \forward|ALT_INV_Mux61~0_combout\,
	datae => \forward|ALT_INV_Mux59~0_combout\,
	dataf => \forward|ALT_INV_Mux58~0_combout\,
	combout => \alu_main|ShiftLeft0~9_combout\);

-- Location: LABCELL_X67_Y17_N39
\alu_main|ShiftLeft0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~10_combout\ = ( !sinstruction_IFID(9) & ( \alu_main|ShiftLeft0~9_combout\ & ( (!sinstruction_IFID(8)) # (\alu_main|ShiftLeft0~5_combout\) ) ) ) # ( !sinstruction_IFID(9) & ( !\alu_main|ShiftLeft0~9_combout\ & ( (sinstruction_IFID(8) & 
-- \alu_main|ShiftLeft0~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000010101111101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datac => \alu_main|ALT_INV_ShiftLeft0~5_combout\,
	datae => ALT_INV_sinstruction_IFID(9),
	dataf => \alu_main|ALT_INV_ShiftLeft0~9_combout\,
	combout => \alu_main|ShiftLeft0~10_combout\);

-- Location: LABCELL_X57_Y18_N0
\alu_main|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~10_combout\ = ( \alu_main|Result\(3) & ( \forward|Mux31~4_combout\ & ( !sreaddata1_IDEX(3) ) ) ) # ( !\alu_main|Result\(3) & ( \forward|Mux31~4_combout\ & ( !sreaddata1_IDEX(3) ) ) ) # ( \alu_main|Result\(3) & ( !\forward|Mux31~4_combout\ & 
-- ( (!\forward|Mux31~5_combout\ & !salumainresult_EXMEM(3)) ) ) ) # ( !\alu_main|Result\(3) & ( !\forward|Mux31~4_combout\ & ( (!salumainresult_EXMEM(3)) # (\forward|Mux31~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111100000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sreaddata1_IDEX(3),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => ALT_INV_salumainresult_EXMEM(3),
	datae => \alu_main|ALT_INV_Result\(3),
	dataf => \forward|ALT_INV_Mux31~4_combout\,
	combout => \alu_main|Mux5~10_combout\);

-- Location: MLABCELL_X65_Y15_N39
\alu_main|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~3_combout\ = ( !\forward|Mux26~0_combout\ & ( !\forward|Mux58~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux26~0_combout\,
	dataf => \forward|ALT_INV_Mux58~0_combout\,
	combout => \alu_main|Mux5~3_combout\);

-- Location: LABCELL_X66_Y18_N12
\alu_main|ShiftLeft1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~14_combout\ = ( \forward|Mux58~0_combout\ & ( \forward|Mux59~0_combout\ & ( (!\forward|Mux30~0_combout\) # ((!\forward|Mux31~6_combout\ & (\forward|Mux60~0_combout\)) # (\forward|Mux31~6_combout\ & ((\forward|Mux61~0_combout\)))) ) ) 
-- ) # ( !\forward|Mux58~0_combout\ & ( \forward|Mux59~0_combout\ & ( (!\forward|Mux30~0_combout\ & (((\forward|Mux31~6_combout\)))) # (\forward|Mux30~0_combout\ & ((!\forward|Mux31~6_combout\ & (\forward|Mux60~0_combout\)) # (\forward|Mux31~6_combout\ & 
-- ((\forward|Mux61~0_combout\))))) ) ) ) # ( \forward|Mux58~0_combout\ & ( !\forward|Mux59~0_combout\ & ( (!\forward|Mux30~0_combout\ & (((!\forward|Mux31~6_combout\)))) # (\forward|Mux30~0_combout\ & ((!\forward|Mux31~6_combout\ & 
-- (\forward|Mux60~0_combout\)) # (\forward|Mux31~6_combout\ & ((\forward|Mux61~0_combout\))))) ) ) ) # ( !\forward|Mux58~0_combout\ & ( !\forward|Mux59~0_combout\ & ( (\forward|Mux30~0_combout\ & ((!\forward|Mux31~6_combout\ & (\forward|Mux60~0_combout\)) # 
-- (\forward|Mux31~6_combout\ & ((\forward|Mux61~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux60~0_combout\,
	datab => \forward|ALT_INV_Mux30~0_combout\,
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux61~0_combout\,
	datae => \forward|ALT_INV_Mux58~0_combout\,
	dataf => \forward|ALT_INV_Mux59~0_combout\,
	combout => \alu_main|ShiftLeft1~14_combout\);

-- Location: LABCELL_X66_Y18_N42
\alu_main|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~6_combout\ = ( \alu_main|ShiftLeft1~10_combout\ & ( \alu_main|ShiftLeft1~14_combout\ & ( (!\alu_main|Mux1~1_combout\ & ((\alu_main|Mux5~3_combout\))) # (\alu_main|Mux1~1_combout\ & (\alu_main|Mux5~10_combout\)) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~10_combout\ & ( \alu_main|ShiftLeft1~14_combout\ & ( (!\alu_main|Mux1~1_combout\ & (((\alu_main|Mux5~3_combout\)))) # (\alu_main|Mux1~1_combout\ & (\alu_main|Mux5~10_combout\ & (!\forward|Mux29~0_combout\))) ) ) ) # ( 
-- \alu_main|ShiftLeft1~10_combout\ & ( !\alu_main|ShiftLeft1~14_combout\ & ( (!\alu_main|Mux1~1_combout\ & (((\alu_main|Mux5~3_combout\)))) # (\alu_main|Mux1~1_combout\ & (\alu_main|Mux5~10_combout\ & (\forward|Mux29~0_combout\))) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~10_combout\ & ( !\alu_main|ShiftLeft1~14_combout\ & ( (!\alu_main|Mux1~1_combout\ & \alu_main|Mux5~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000011100110100010000110111000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux5~10_combout\,
	datab => \alu_main|ALT_INV_Mux1~1_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_Mux5~3_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~14_combout\,
	combout => \alu_main|Mux5~6_combout\);

-- Location: LABCELL_X67_Y17_N9
\alu_main|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~7_combout\ = ( \alu_main|ShiftLeft1~7_combout\ & ( \alu_main|Mux5~6_combout\ & ( (((!sinstruction_IFID(10) & \alu_main|ShiftLeft0~10_combout\)) # (salucontrol_IDEX(1))) # (salucontrol_IDEX(2)) ) ) ) # ( !\alu_main|ShiftLeft1~7_combout\ & ( 
-- \alu_main|Mux5~6_combout\ & ( ((!sinstruction_IFID(10) & (\alu_main|ShiftLeft0~10_combout\ & !salucontrol_IDEX(1)))) # (salucontrol_IDEX(2)) ) ) ) # ( \alu_main|ShiftLeft1~7_combout\ & ( !\alu_main|Mux5~6_combout\ & ( (!salucontrol_IDEX(2) & 
-- (!sinstruction_IFID(10) & (\alu_main|ShiftLeft0~10_combout\ & !salucontrol_IDEX(1)))) ) ) ) # ( !\alu_main|ShiftLeft1~7_combout\ & ( !\alu_main|Mux5~6_combout\ & ( (!salucontrol_IDEX(2) & (!sinstruction_IFID(10) & (\alu_main|ShiftLeft0~10_combout\ & 
-- !salucontrol_IDEX(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001011101010101010101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => ALT_INV_sinstruction_IFID(10),
	datac => \alu_main|ALT_INV_ShiftLeft0~10_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	dataf => \alu_main|ALT_INV_Mux5~6_combout\,
	combout => \alu_main|Mux5~7_combout\);

-- Location: MLABCELL_X65_Y16_N39
\alu_main|ShiftRight0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~16_combout\ = ( \forward|Mux55~0_combout\ & ( \forward|Mux56~0_combout\ & ( ((!sinstruction_IFID(6) & (\forward|Mux58~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux57~0_combout\)))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux55~0_combout\ & ( \forward|Mux56~0_combout\ & ( (!sinstruction_IFID(6) & (((sinstruction_IFID(7))) # (\forward|Mux58~0_combout\))) # (sinstruction_IFID(6) & (((!sinstruction_IFID(7) & \forward|Mux57~0_combout\)))) ) ) ) # ( 
-- \forward|Mux55~0_combout\ & ( !\forward|Mux56~0_combout\ & ( (!sinstruction_IFID(6) & (\forward|Mux58~0_combout\ & (!sinstruction_IFID(7)))) # (sinstruction_IFID(6) & (((\forward|Mux57~0_combout\) # (sinstruction_IFID(7))))) ) ) ) # ( 
-- !\forward|Mux55~0_combout\ & ( !\forward|Mux56~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux58~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux57~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => \forward|ALT_INV_Mux58~0_combout\,
	datac => ALT_INV_sinstruction_IFID(7),
	datad => \forward|ALT_INV_Mux57~0_combout\,
	datae => \forward|ALT_INV_Mux55~0_combout\,
	dataf => \forward|ALT_INV_Mux56~0_combout\,
	combout => \alu_main|ShiftRight0~16_combout\);

-- Location: MLABCELL_X65_Y19_N6
\alu_main|ShiftRight0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~15_combout\ = ( \forward|Mux52~0_combout\ & ( \forward|Mux53~0_combout\ & ( (!sinstruction_IFID(7) & (((\forward|Mux54~0_combout\)) # (sinstruction_IFID(6)))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # 
-- ((\forward|Mux51~0_combout\)))) ) ) ) # ( !\forward|Mux52~0_combout\ & ( \forward|Mux53~0_combout\ & ( (!sinstruction_IFID(7) & (((\forward|Mux54~0_combout\)) # (sinstruction_IFID(6)))) # (sinstruction_IFID(7) & (sinstruction_IFID(6) & 
-- (\forward|Mux51~0_combout\))) ) ) ) # ( \forward|Mux52~0_combout\ & ( !\forward|Mux53~0_combout\ & ( (!sinstruction_IFID(7) & (!sinstruction_IFID(6) & ((\forward|Mux54~0_combout\)))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # 
-- ((\forward|Mux51~0_combout\)))) ) ) ) # ( !\forward|Mux52~0_combout\ & ( !\forward|Mux53~0_combout\ & ( (!sinstruction_IFID(7) & (!sinstruction_IFID(6) & ((\forward|Mux54~0_combout\)))) # (sinstruction_IFID(7) & (sinstruction_IFID(6) & 
-- (\forward|Mux51~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux51~0_combout\,
	datad => \forward|ALT_INV_Mux54~0_combout\,
	datae => \forward|ALT_INV_Mux52~0_combout\,
	dataf => \forward|ALT_INV_Mux53~0_combout\,
	combout => \alu_main|ShiftRight0~15_combout\);

-- Location: FF_X62_Y15_N35
\spc_EXMEM[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(20),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(20));

-- Location: FF_X57_Y15_N11
\spc_MEMWB[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(20),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(20));

-- Location: FF_X55_Y15_N23
\reg_file|registers[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][20]~q\);

-- Location: FF_X56_Y15_N10
\reg_file|registers[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][20]~q\);

-- Location: LABCELL_X50_Y12_N45
\reg_file|registers[18][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][20]~feeder_combout\ = ( \mux_jal|output[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[18][20]~feeder_combout\);

-- Location: FF_X50_Y12_N46
\reg_file|registers[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][20]~q\);

-- Location: LABCELL_X50_Y20_N24
\reg_file|registers[30][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][20]~feeder_combout\ = ( \mux_jal|output[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[30][20]~feeder_combout\);

-- Location: FF_X50_Y20_N26
\reg_file|registers[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][20]~q\);

-- Location: LABCELL_X53_Y15_N24
\reg_file|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux11~2_combout\ = ( \reg_file|registers[18][20]~q\ & ( \reg_file|registers[30][20]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|registers[22][20]~q\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\reg_file|registers[26][20]~q\))) ) ) ) # ( !\reg_file|registers[18][20]~q\ & ( \reg_file|registers[30][20]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23) & \reg_file|registers[22][20]~q\)))) # (sinstruction_IFID(24) & 
-- (((sinstruction_IFID(23))) # (\reg_file|registers[26][20]~q\))) ) ) ) # ( \reg_file|registers[18][20]~q\ & ( !\reg_file|registers[30][20]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|registers[22][20]~q\)))) # 
-- (sinstruction_IFID(24) & (\reg_file|registers[26][20]~q\ & (!sinstruction_IFID(23)))) ) ) ) # ( !\reg_file|registers[18][20]~q\ & ( !\reg_file|registers[30][20]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23) & \reg_file|registers[22][20]~q\)))) 
-- # (sinstruction_IFID(24) & (\reg_file|registers[26][20]~q\ & (!sinstruction_IFID(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[26][20]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[22][20]~q\,
	datae => \reg_file|ALT_INV_registers[18][20]~q\,
	dataf => \reg_file|ALT_INV_registers[30][20]~q\,
	combout => \reg_file|Mux11~2_combout\);

-- Location: LABCELL_X51_Y15_N42
\reg_file|registers[23][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][20]~feeder_combout\ = ( \mux_jal|output[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[23][20]~feeder_combout\);

-- Location: FF_X51_Y15_N44
\reg_file|registers[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][20]~q\);

-- Location: FF_X53_Y17_N44
\reg_file|registers[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][20]~q\);

-- Location: FF_X53_Y17_N26
\reg_file|registers[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][20]~q\);

-- Location: LABCELL_X46_Y13_N54
\reg_file|registers[19][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][20]~feeder_combout\ = ( \mux_jal|output[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[19][20]~feeder_combout\);

-- Location: FF_X46_Y13_N56
\reg_file|registers[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][20]~q\);

-- Location: LABCELL_X53_Y17_N3
\reg_file|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux11~3_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[19][20]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[23][20]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[31][20]~q\))) ) ) ) # ( !sinstruction_IFID(23) & ( 
-- \reg_file|registers[19][20]~q\ & ( (!sinstruction_IFID(24)) # (\reg_file|registers[27][20]~q\) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[19][20]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[23][20]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[31][20]~q\))) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[19][20]~q\ & ( (sinstruction_IFID(24) & \reg_file|registers[27][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][20]~q\,
	datab => \reg_file|ALT_INV_registers[31][20]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[27][20]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[19][20]~q\,
	combout => \reg_file|Mux11~3_combout\);

-- Location: FF_X52_Y13_N26
\reg_file|registers[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][20]~q\);

-- Location: FF_X51_Y13_N14
\reg_file|registers[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][20]~q\);

-- Location: FF_X50_Y13_N26
\reg_file|registers[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][20]~q\);

-- Location: FF_X52_Y13_N50
\reg_file|registers[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][20]~q\);

-- Location: MLABCELL_X52_Y13_N45
\reg_file|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux11~1_combout\ = ( \reg_file|registers[29][20]~q\ & ( \reg_file|registers[17][20]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|registers[21][20]~q\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\reg_file|registers[25][20]~q\))) ) ) ) # ( !\reg_file|registers[29][20]~q\ & ( \reg_file|registers[17][20]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|registers[21][20]~q\)))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[25][20]~q\ & ((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[29][20]~q\ & ( !\reg_file|registers[17][20]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[21][20]~q\ & sinstruction_IFID(23))))) # 
-- (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[25][20]~q\))) ) ) ) # ( !\reg_file|registers[29][20]~q\ & ( !\reg_file|registers[17][20]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[21][20]~q\ & 
-- sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (\reg_file|registers[25][20]~q\ & ((!sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][20]~q\,
	datab => \reg_file|ALT_INV_registers[21][20]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[29][20]~q\,
	dataf => \reg_file|ALT_INV_registers[17][20]~q\,
	combout => \reg_file|Mux11~1_combout\);

-- Location: FF_X56_Y12_N8
\reg_file|registers[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][20]~q\);

-- Location: FF_X56_Y12_N32
\reg_file|registers[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][20]~q\);

-- Location: LABCELL_X48_Y12_N39
\reg_file|registers[28][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][20]~feeder_combout\ = ( \mux_jal|output[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[28][20]~feeder_combout\);

-- Location: FF_X48_Y12_N41
\reg_file|registers[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][20]~q\);

-- Location: LABCELL_X46_Y11_N33
\reg_file|registers[24][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][20]~feeder_combout\ = ( \mux_jal|output[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[24][20]~feeder_combout\);

-- Location: FF_X46_Y11_N35
\reg_file|registers[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][20]~q\);

-- Location: LABCELL_X56_Y12_N51
\reg_file|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux11~0_combout\ = ( \reg_file|registers[28][20]~q\ & ( \reg_file|registers[24][20]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[16][20]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][20]~q\))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[28][20]~q\ & ( \reg_file|registers[24][20]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][20]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][20]~q\)))) # (sinstruction_IFID(24) & 
-- (((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[28][20]~q\ & ( !\reg_file|registers[24][20]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][20]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[20][20]~q\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[28][20]~q\ & ( !\reg_file|registers[24][20]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[16][20]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[20][20]~q\,
	datac => \reg_file|ALT_INV_registers[16][20]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[28][20]~q\,
	dataf => \reg_file|ALT_INV_registers[24][20]~q\,
	combout => \reg_file|Mux11~0_combout\);

-- Location: LABCELL_X55_Y17_N48
\reg_file|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux11~4_combout\ = ( \reg_file|Mux11~1_combout\ & ( \reg_file|Mux11~0_combout\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & (\reg_file|Mux11~2_combout\)) # (sinstruction_IFID(21) & ((\reg_file|Mux11~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux11~1_combout\ & ( \reg_file|Mux11~0_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux11~2_combout\)))) # (sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|Mux11~3_combout\)))) ) ) ) # ( 
-- \reg_file|Mux11~1_combout\ & ( !\reg_file|Mux11~0_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|Mux11~2_combout\))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux11~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux11~1_combout\ & ( !\reg_file|Mux11~0_combout\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|Mux11~2_combout\)) # (sinstruction_IFID(21) & ((\reg_file|Mux11~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux11~2_combout\,
	datad => \reg_file|ALT_INV_Mux11~3_combout\,
	datae => \reg_file|ALT_INV_Mux11~1_combout\,
	dataf => \reg_file|ALT_INV_Mux11~0_combout\,
	combout => \reg_file|Mux11~4_combout\);

-- Location: LABCELL_X50_Y18_N51
\reg_file|registers[9][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][20]~feeder_combout\ = ( \mux_jal|output[20]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[9][20]~feeder_combout\);

-- Location: FF_X50_Y18_N52
\reg_file|registers[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][20]~q\);

-- Location: FF_X50_Y18_N26
\reg_file|registers[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][20]~q\);

-- Location: FF_X55_Y17_N2
\reg_file|registers[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][20]~q\);

-- Location: MLABCELL_X52_Y17_N24
\reg_file|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux11~5_combout\ = ( \reg_file|registers[10][20]~q\ & ( sinstruction_IFID(22) & ( (!sinstruction_IFID(21)) # (\reg_file|registers[11][20]~q\) ) ) ) # ( !\reg_file|registers[10][20]~q\ & ( sinstruction_IFID(22) & ( (sinstruction_IFID(21) & 
-- \reg_file|registers[11][20]~q\) ) ) ) # ( \reg_file|registers[10][20]~q\ & ( !sinstruction_IFID(22) & ( (!sinstruction_IFID(21) & ((\reg_file|registers[8][20]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[9][20]~q\)) ) ) ) # ( 
-- !\reg_file|registers[10][20]~q\ & ( !sinstruction_IFID(22) & ( (!sinstruction_IFID(21) & ((\reg_file|registers[8][20]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[9][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][20]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[8][20]~q\,
	datad => \reg_file|ALT_INV_registers[11][20]~q\,
	datae => \reg_file|ALT_INV_registers[10][20]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \reg_file|Mux11~5_combout\);

-- Location: FF_X46_Y17_N29
\reg_file|registers[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][20]~q\);

-- Location: FF_X55_Y17_N32
\reg_file|registers[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][20]~q\);

-- Location: FF_X46_Y17_N43
\reg_file|registers[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][20]~q\);

-- Location: FF_X52_Y14_N40
\reg_file|registers[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][20]~q\);

-- Location: LABCELL_X46_Y17_N42
\reg_file|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux11~7_combout\ = ( \reg_file|registers[14][20]~q\ & ( \reg_file|registers[13][20]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))) # (\reg_file|registers[12][20]~q\))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # 
-- (\reg_file|registers[15][20]~q\)))) ) ) ) # ( !\reg_file|registers[14][20]~q\ & ( \reg_file|registers[13][20]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[12][20]~q\ & (!sinstruction_IFID(22)))) # (sinstruction_IFID(21) & 
-- (((!sinstruction_IFID(22)) # (\reg_file|registers[15][20]~q\)))) ) ) ) # ( \reg_file|registers[14][20]~q\ & ( !\reg_file|registers[13][20]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))) # (\reg_file|registers[12][20]~q\))) # 
-- (sinstruction_IFID(21) & (((sinstruction_IFID(22) & \reg_file|registers[15][20]~q\)))) ) ) ) # ( !\reg_file|registers[14][20]~q\ & ( !\reg_file|registers[13][20]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[12][20]~q\ & (!sinstruction_IFID(22)))) 
-- # (sinstruction_IFID(21) & (((sinstruction_IFID(22) & \reg_file|registers[15][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[12][20]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[15][20]~q\,
	datae => \reg_file|ALT_INV_registers[14][20]~q\,
	dataf => \reg_file|ALT_INV_registers[13][20]~q\,
	combout => \reg_file|Mux11~7_combout\);

-- Location: FF_X52_Y17_N50
\reg_file|registers[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][20]~q\);

-- Location: FF_X57_Y17_N5
\reg_file|registers[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][20]~q\);

-- Location: FF_X52_Y17_N55
\reg_file|registers[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][20]~q\);

-- Location: FF_X51_Y19_N38
\reg_file|registers[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][20]~q\);

-- Location: MLABCELL_X52_Y17_N54
\reg_file|Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux11~8_combout\ = ( \reg_file|registers[5][20]~q\ & ( \reg_file|registers[4][20]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & (\reg_file|registers[6][20]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[7][20]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[5][20]~q\ & ( \reg_file|registers[4][20]~q\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[6][20]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[7][20]~q\))))) ) ) ) # ( \reg_file|registers[5][20]~q\ & ( !\reg_file|registers[4][20]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[6][20]~q\)) # 
-- (sinstruction_IFID(21) & ((\reg_file|registers[7][20]~q\))))) ) ) ) # ( !\reg_file|registers[5][20]~q\ & ( !\reg_file|registers[4][20]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[6][20]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[7][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[6][20]~q\,
	datad => \reg_file|ALT_INV_registers[7][20]~q\,
	datae => \reg_file|ALT_INV_registers[5][20]~q\,
	dataf => \reg_file|ALT_INV_registers[4][20]~q\,
	combout => \reg_file|Mux11~8_combout\);

-- Location: LABCELL_X53_Y13_N24
\reg_file|registers[1][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][20]~feeder_combout\ = \mux_jal|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[20]~20_combout\,
	combout => \reg_file|registers[1][20]~feeder_combout\);

-- Location: FF_X53_Y13_N26
\reg_file|registers[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][20]~q\);

-- Location: FF_X53_Y13_N44
\reg_file|registers[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][20]~q\);

-- Location: FF_X53_Y13_N50
\reg_file|registers[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][20]~q\);

-- Location: FF_X46_Y18_N1
\reg_file|registers[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][20]~q\);

-- Location: LABCELL_X53_Y13_N45
\reg_file|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux11~6_combout\ = ( sinstruction_IFID(21) & ( \reg_file|registers[0][20]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][20]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[3][20]~q\))) ) ) ) # ( !sinstruction_IFID(21) & ( 
-- \reg_file|registers[0][20]~q\ & ( (!sinstruction_IFID(22)) # (\reg_file|registers[2][20]~q\) ) ) ) # ( sinstruction_IFID(21) & ( !\reg_file|registers[0][20]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][20]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[3][20]~q\))) ) ) ) # ( !sinstruction_IFID(21) & ( !\reg_file|registers[0][20]~q\ & ( (sinstruction_IFID(22) & \reg_file|registers[2][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][20]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[2][20]~q\,
	datad => \reg_file|ALT_INV_registers[3][20]~q\,
	datae => ALT_INV_sinstruction_IFID(21),
	dataf => \reg_file|ALT_INV_registers[0][20]~q\,
	combout => \reg_file|Mux11~6_combout\);

-- Location: MLABCELL_X52_Y17_N18
\reg_file|Mux11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux11~9_combout\ = ( \reg_file|Mux11~8_combout\ & ( \reg_file|Mux11~6_combout\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|Mux11~5_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux11~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux11~8_combout\ & ( \reg_file|Mux11~6_combout\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux11~5_combout\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|Mux11~7_combout\))))) ) ) ) # ( \reg_file|Mux11~8_combout\ & ( !\reg_file|Mux11~6_combout\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux11~5_combout\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|Mux11~7_combout\))))) ) ) ) # ( !\reg_file|Mux11~8_combout\ & ( !\reg_file|Mux11~6_combout\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux11~5_combout\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|Mux11~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_Mux11~5_combout\,
	datad => \reg_file|ALT_INV_Mux11~7_combout\,
	datae => \reg_file|ALT_INV_Mux11~8_combout\,
	dataf => \reg_file|ALT_INV_Mux11~6_combout\,
	combout => \reg_file|Mux11~9_combout\);

-- Location: LABCELL_X56_Y17_N36
\reg_file|Mux11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux11~10_combout\ = ( \reg_file|Mux11~4_combout\ & ( \reg_file|Mux11~9_combout\ ) ) # ( !\reg_file|Mux11~4_combout\ & ( \reg_file|Mux11~9_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux11~4_combout\ & ( !\reg_file|Mux11~9_combout\ & 
-- ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux11~4_combout\,
	dataf => \reg_file|ALT_INV_Mux11~9_combout\,
	combout => \reg_file|Mux11~10_combout\);

-- Location: FF_X56_Y17_N41
\sreaddata1_IDEX[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux11~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(20));

-- Location: FF_X61_Y17_N35
\salumainresult_EXMEM[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(20),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(20));

-- Location: LABCELL_X61_Y17_N21
\forward|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux11~0_combout\ = ( \alu_main|Result\(20) & ( \forward|Mux31~4_combout\ & ( sreaddata1_IDEX(20) ) ) ) # ( !\alu_main|Result\(20) & ( \forward|Mux31~4_combout\ & ( sreaddata1_IDEX(20) ) ) ) # ( \alu_main|Result\(20) & ( !\forward|Mux31~4_combout\ 
-- & ( (salumainresult_EXMEM(20)) # (\forward|Mux31~5_combout\) ) ) ) # ( !\alu_main|Result\(20) & ( !\forward|Mux31~4_combout\ & ( (!\forward|Mux31~5_combout\ & salumainresult_EXMEM(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sreaddata1_IDEX(20),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => ALT_INV_salumainresult_EXMEM(20),
	datae => \alu_main|ALT_INV_Result\(20),
	dataf => \forward|ALT_INV_Mux31~4_combout\,
	combout => \forward|Mux11~0_combout\);

-- Location: LABCELL_X60_Y17_N12
\forward|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux43~1_combout\ = ( \alu_main|Result\(20) & ( (\forward|Mux49~6_combout\) # (salumainresult_EXMEM(20)) ) ) # ( !\alu_main|Result\(20) & ( (salumainresult_EXMEM(20) & !\forward|Mux49~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(20),
	datad => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(20),
	combout => \forward|Mux43~1_combout\);

-- Location: FF_X60_Y16_N25
\spc_EXMEM[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(19));

-- Location: FF_X60_Y16_N50
\spc_MEMWB[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(19));

-- Location: FF_X57_Y15_N32
\salumainresult_EXMEM[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(19),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(19));

-- Location: LABCELL_X46_Y19_N51
\reg_file|registers[4][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[4][19]~feeder_combout\);

-- Location: FF_X46_Y19_N53
\reg_file|registers[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][19]~q\);

-- Location: FF_X48_Y19_N2
\reg_file|registers[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][19]~q\);

-- Location: LABCELL_X46_Y19_N3
\reg_file|registers[6][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[6][19]~feeder_combout\);

-- Location: FF_X46_Y19_N5
\reg_file|registers[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[6][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][19]~q\);

-- Location: MLABCELL_X47_Y15_N15
\reg_file|registers[7][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][19]~feeder_combout\ = \mux_jal|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[7][19]~feeder_combout\);

-- Location: FF_X47_Y15_N17
\reg_file|registers[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][19]~q\);

-- Location: LABCELL_X51_Y19_N18
\reg_file|Mux12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux12~8_combout\ = ( sinstruction_IFID(21) & ( \reg_file|registers[7][19]~q\ & ( (sinstruction_IFID(22)) # (\reg_file|registers[5][19]~q\) ) ) ) # ( !sinstruction_IFID(21) & ( \reg_file|registers[7][19]~q\ & ( (!sinstruction_IFID(22) & 
-- (\reg_file|registers[4][19]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][19]~q\))) ) ) ) # ( sinstruction_IFID(21) & ( !\reg_file|registers[7][19]~q\ & ( (\reg_file|registers[5][19]~q\ & !sinstruction_IFID(22)) ) ) ) # ( !sinstruction_IFID(21) 
-- & ( !\reg_file|registers[7][19]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[4][19]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][19]~q\,
	datab => \reg_file|ALT_INV_registers[5][19]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[6][19]~q\,
	datae => ALT_INV_sinstruction_IFID(21),
	dataf => \reg_file|ALT_INV_registers[7][19]~q\,
	combout => \reg_file|Mux12~8_combout\);

-- Location: FF_X48_Y19_N26
\reg_file|registers[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][19]~q\);

-- Location: FF_X46_Y19_N8
\reg_file|registers[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][19]~q\);

-- Location: MLABCELL_X47_Y20_N12
\reg_file|registers[11][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[11][19]~feeder_combout\);

-- Location: FF_X47_Y20_N14
\reg_file|registers[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][19]~q\);

-- Location: LABCELL_X48_Y19_N45
\reg_file|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux12~5_combout\ = ( \reg_file|registers[9][19]~q\ & ( \reg_file|registers[11][19]~q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[8][19]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][19]~q\))) # (sinstruction_IFID(21)) ) ) ) 
-- # ( !\reg_file|registers[9][19]~q\ & ( \reg_file|registers[11][19]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[8][19]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][19]~q\)))) # (sinstruction_IFID(21) & 
-- (((sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[9][19]~q\ & ( !\reg_file|registers[11][19]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[8][19]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[10][19]~q\)))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[9][19]~q\ & ( !\reg_file|registers[11][19]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- ((\reg_file|registers[8][19]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][19]~q\,
	datab => \reg_file|ALT_INV_registers[8][19]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[9][19]~q\,
	dataf => \reg_file|ALT_INV_registers[11][19]~q\,
	combout => \reg_file|Mux12~5_combout\);

-- Location: LABCELL_X51_Y21_N45
\reg_file|registers[1][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[1][19]~feeder_combout\);

-- Location: FF_X51_Y21_N47
\reg_file|registers[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][19]~q\);

-- Location: LABCELL_X50_Y21_N39
\reg_file|registers[2][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[2][19]~feeder_combout\);

-- Location: FF_X50_Y21_N41
\reg_file|registers[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[2][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][19]~q\);

-- Location: LABCELL_X50_Y21_N54
\reg_file|registers[3][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[3][19]~feeder_combout\);

-- Location: FF_X50_Y21_N56
\reg_file|registers[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][19]~q\);

-- Location: LABCELL_X46_Y18_N12
\reg_file|registers[0][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[0][19]~feeder_combout\);

-- Location: FF_X46_Y18_N14
\reg_file|registers[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][19]~q\);

-- Location: LABCELL_X50_Y21_N12
\reg_file|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux12~6_combout\ = ( \reg_file|registers[3][19]~q\ & ( \reg_file|registers[0][19]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[2][19]~q\)))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))) # 
-- (\reg_file|registers[1][19]~q\))) ) ) ) # ( !\reg_file|registers[3][19]~q\ & ( \reg_file|registers[0][19]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[2][19]~q\)))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[1][19]~q\ & ((!sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[3][19]~q\ & ( !\reg_file|registers[0][19]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[2][19]~q\ & sinstruction_IFID(22))))) # (sinstruction_IFID(21) & 
-- (((sinstruction_IFID(22))) # (\reg_file|registers[1][19]~q\))) ) ) ) # ( !\reg_file|registers[3][19]~q\ & ( !\reg_file|registers[0][19]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[2][19]~q\ & sinstruction_IFID(22))))) # (sinstruction_IFID(21) 
-- & (\reg_file|registers[1][19]~q\ & ((!sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][19]~q\,
	datab => \reg_file|ALT_INV_registers[2][19]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[3][19]~q\,
	dataf => \reg_file|ALT_INV_registers[0][19]~q\,
	combout => \reg_file|Mux12~6_combout\);

-- Location: FF_X46_Y16_N50
\reg_file|registers[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][19]~q\);

-- Location: FF_X46_Y16_N56
\reg_file|registers[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][19]~q\);

-- Location: FF_X46_Y16_N29
\reg_file|registers[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][19]~q\);

-- Location: FF_X52_Y14_N56
\reg_file|registers[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][19]~q\);

-- Location: LABCELL_X46_Y16_N33
\reg_file|Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux12~7_combout\ = ( \reg_file|registers[15][19]~q\ & ( \reg_file|registers[13][19]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[12][19]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][19]~q\)))) # (sinstruction_IFID(21)) ) ) 
-- ) # ( !\reg_file|registers[15][19]~q\ & ( \reg_file|registers[13][19]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][19]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][19]~q\))))) # (sinstruction_IFID(21) & 
-- (((!sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[15][19]~q\ & ( !\reg_file|registers[13][19]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][19]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[14][19]~q\))))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[15][19]~q\ & ( !\reg_file|registers[13][19]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[12][19]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][19]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[14][19]~q\,
	datae => \reg_file|ALT_INV_registers[15][19]~q\,
	dataf => \reg_file|ALT_INV_registers[13][19]~q\,
	combout => \reg_file|Mux12~7_combout\);

-- Location: LABCELL_X51_Y19_N48
\reg_file|Mux12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux12~9_combout\ = ( \reg_file|Mux12~6_combout\ & ( \reg_file|Mux12~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|Mux12~5_combout\)))) # (sinstruction_IFID(23) & (((\reg_file|Mux12~8_combout\)) # 
-- (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|Mux12~6_combout\ & ( \reg_file|Mux12~7_combout\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24) & ((\reg_file|Mux12~5_combout\)))) # (sinstruction_IFID(23) & (((\reg_file|Mux12~8_combout\)) # 
-- (sinstruction_IFID(24)))) ) ) ) # ( \reg_file|Mux12~6_combout\ & ( !\reg_file|Mux12~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|Mux12~5_combout\)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & 
-- (\reg_file|Mux12~8_combout\))) ) ) ) # ( !\reg_file|Mux12~6_combout\ & ( !\reg_file|Mux12~7_combout\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24) & ((\reg_file|Mux12~5_combout\)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & 
-- (\reg_file|Mux12~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_Mux12~8_combout\,
	datad => \reg_file|ALT_INV_Mux12~5_combout\,
	datae => \reg_file|ALT_INV_Mux12~6_combout\,
	dataf => \reg_file|ALT_INV_Mux12~7_combout\,
	combout => \reg_file|Mux12~9_combout\);

-- Location: FF_X57_Y13_N26
\reg_file|registers[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][19]~q\);

-- Location: FF_X57_Y13_N2
\reg_file|registers[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][19]~q\);

-- Location: FF_X50_Y14_N32
\reg_file|registers[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][19]~q\);

-- Location: FF_X51_Y15_N35
\reg_file|registers[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][19]~q\);

-- Location: LABCELL_X57_Y13_N36
\reg_file|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux12~3_combout\ = ( \reg_file|registers[19][19]~q\ & ( \reg_file|registers[23][19]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[27][19]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][19]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[19][19]~q\ & ( \reg_file|registers[23][19]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[27][19]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[31][19]~q\))))) ) ) ) # ( \reg_file|registers[19][19]~q\ & ( !\reg_file|registers[23][19]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[27][19]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][19]~q\))))) ) ) ) # ( !\reg_file|registers[19][19]~q\ & ( !\reg_file|registers[23][19]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[27][19]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[27][19]~q\,
	datac => \reg_file|ALT_INV_registers[31][19]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[19][19]~q\,
	dataf => \reg_file|ALT_INV_registers[23][19]~q\,
	combout => \reg_file|Mux12~3_combout\);

-- Location: FF_X50_Y13_N59
\reg_file|registers[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][19]~q\);

-- Location: FF_X50_Y13_N53
\reg_file|registers[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][19]~q\);

-- Location: FF_X50_Y13_N5
\reg_file|registers[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][19]~q\);

-- Location: FF_X50_Y10_N44
\reg_file|registers[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][19]~q\);

-- Location: LABCELL_X50_Y13_N3
\reg_file|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux12~1_combout\ = ( \reg_file|registers[17][19]~q\ & ( \reg_file|registers[25][19]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\reg_file|registers[21][19]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[29][19]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[17][19]~q\ & ( \reg_file|registers[25][19]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[21][19]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[29][19]~q\))))) ) ) ) # ( \reg_file|registers[17][19]~q\ & ( !\reg_file|registers[25][19]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[21][19]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[29][19]~q\))))) ) ) ) # ( !\reg_file|registers[17][19]~q\ & ( !\reg_file|registers[25][19]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[21][19]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[29][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[21][19]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[29][19]~q\,
	datae => \reg_file|ALT_INV_registers[17][19]~q\,
	dataf => \reg_file|ALT_INV_registers[25][19]~q\,
	combout => \reg_file|Mux12~1_combout\);

-- Location: MLABCELL_X52_Y10_N36
\reg_file|registers[30][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][19]~feeder_combout\ = \mux_jal|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[30][19]~feeder_combout\);

-- Location: FF_X52_Y10_N38
\reg_file|registers[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][19]~q\);

-- Location: FF_X52_Y10_N8
\reg_file|registers[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][19]~q\);

-- Location: FF_X52_Y12_N1
\reg_file|registers[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][19]~q\);

-- Location: LABCELL_X50_Y12_N39
\reg_file|registers[18][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[18][19]~feeder_combout\);

-- Location: FF_X50_Y12_N41
\reg_file|registers[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][19]~q\);

-- Location: MLABCELL_X52_Y10_N9
\reg_file|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux12~2_combout\ = ( \reg_file|registers[22][19]~q\ & ( \reg_file|registers[18][19]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[26][19]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][19]~q\))) ) 
-- ) ) # ( !\reg_file|registers[22][19]~q\ & ( \reg_file|registers[18][19]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[26][19]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[30][19]~q\)))) ) ) ) # ( \reg_file|registers[22][19]~q\ & ( !\reg_file|registers[18][19]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[26][19]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][19]~q\)))) ) ) ) # ( !\reg_file|registers[22][19]~q\ & ( !\reg_file|registers[18][19]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[26][19]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][19]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[26][19]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[22][19]~q\,
	dataf => \reg_file|ALT_INV_registers[18][19]~q\,
	combout => \reg_file|Mux12~2_combout\);

-- Location: FF_X56_Y11_N20
\reg_file|registers[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][19]~q\);

-- Location: LABCELL_X57_Y11_N54
\reg_file|registers[20][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[20][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[20][19]~feeder_combout\);

-- Location: FF_X57_Y11_N56
\reg_file|registers[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[20][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][19]~q\);

-- Location: LABCELL_X48_Y12_N12
\reg_file|registers[28][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[28][19]~feeder_combout\);

-- Location: FF_X48_Y12_N14
\reg_file|registers[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][19]~q\);

-- Location: LABCELL_X46_Y11_N15
\reg_file|registers[24][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[24][19]~feeder_combout\);

-- Location: FF_X46_Y11_N17
\reg_file|registers[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][19]~q\);

-- Location: LABCELL_X56_Y11_N24
\reg_file|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux12~0_combout\ = ( \reg_file|registers[28][19]~q\ & ( \reg_file|registers[24][19]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][19]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][19]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[28][19]~q\ & ( \reg_file|registers[24][19]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][19]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][19]~q\)))) ) ) ) # ( \reg_file|registers[28][19]~q\ & ( !\reg_file|registers[24][19]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[16][19]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[20][19]~q\)) # (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[28][19]~q\ & ( !\reg_file|registers[24][19]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][19]~q\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|registers[20][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[16][19]~q\,
	datad => \reg_file|ALT_INV_registers[20][19]~q\,
	datae => \reg_file|ALT_INV_registers[28][19]~q\,
	dataf => \reg_file|ALT_INV_registers[24][19]~q\,
	combout => \reg_file|Mux12~0_combout\);

-- Location: LABCELL_X56_Y13_N24
\reg_file|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux12~4_combout\ = ( \reg_file|Mux12~2_combout\ & ( \reg_file|Mux12~0_combout\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|Mux12~1_combout\))) # (sinstruction_IFID(22) & (\reg_file|Mux12~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux12~2_combout\ & ( \reg_file|Mux12~0_combout\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|Mux12~1_combout\)))) # (sinstruction_IFID(22) & (\reg_file|Mux12~3_combout\ & ((sinstruction_IFID(21))))) ) ) ) # ( 
-- \reg_file|Mux12~2_combout\ & ( !\reg_file|Mux12~0_combout\ & ( (!sinstruction_IFID(22) & (((\reg_file|Mux12~1_combout\ & sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|Mux12~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux12~2_combout\ & ( !\reg_file|Mux12~0_combout\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|Mux12~1_combout\))) # (sinstruction_IFID(22) & (\reg_file|Mux12~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_Mux12~3_combout\,
	datac => \reg_file|ALT_INV_Mux12~1_combout\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_Mux12~2_combout\,
	dataf => \reg_file|ALT_INV_Mux12~0_combout\,
	combout => \reg_file|Mux12~4_combout\);

-- Location: LABCELL_X56_Y17_N21
\reg_file|Mux12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux12~10_combout\ = ( \reg_file|Mux12~9_combout\ & ( \reg_file|Mux12~4_combout\ ) ) # ( !\reg_file|Mux12~9_combout\ & ( \reg_file|Mux12~4_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux12~9_combout\ & ( !\reg_file|Mux12~4_combout\ & ( 
-- !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux12~9_combout\,
	dataf => \reg_file|ALT_INV_Mux12~4_combout\,
	combout => \reg_file|Mux12~10_combout\);

-- Location: FF_X56_Y17_N20
\sreaddata1_IDEX[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux12~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(19));

-- Location: LABCELL_X57_Y15_N36
\forward|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux12~0_combout\ = ( \forward|Mux31~4_combout\ & ( \alu_main|Result\(19) & ( sreaddata1_IDEX(19) ) ) ) # ( !\forward|Mux31~4_combout\ & ( \alu_main|Result\(19) & ( (\forward|Mux31~5_combout\) # (salumainresult_EXMEM(19)) ) ) ) # ( 
-- \forward|Mux31~4_combout\ & ( !\alu_main|Result\(19) & ( sreaddata1_IDEX(19) ) ) ) # ( !\forward|Mux31~4_combout\ & ( !\alu_main|Result\(19) & ( (salumainresult_EXMEM(19) & !\forward|Mux31~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000001111111100111111001111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(19),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => ALT_INV_sreaddata1_IDEX(19),
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Result\(19),
	combout => \forward|Mux12~0_combout\);

-- Location: LABCELL_X60_Y18_N21
\forward|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux44~0_combout\ = ( \alu_main|Result\(19) & ( (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(19))) # (\forward|Mux49~6_combout\))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(19))))) ) ) # ( !\alu_main|Result\(19) & ( 
-- (!\forward|Mux49~5_combout\ & (!\forward|Mux49~6_combout\ & ((salumainresult_EXMEM(19))))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(19),
	datad => ALT_INV_salumainresult_EXMEM(19),
	dataf => \alu_main|ALT_INV_Result\(19),
	combout => \forward|Mux44~0_combout\);

-- Location: LABCELL_X57_Y15_N0
\forward|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux44~1_combout\ = ( \alu_main|Result\(19) & ( (\forward|Mux49~6_combout\) # (salumainresult_EXMEM(19)) ) ) # ( !\alu_main|Result\(19) & ( (salumainresult_EXMEM(19) & !\forward|Mux49~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(19),
	datad => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(19),
	combout => \forward|Mux44~1_combout\);

-- Location: FF_X61_Y13_N23
\spc_IDEX[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(18));

-- Location: FF_X63_Y15_N38
\spc_EXMEM[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(18));

-- Location: FF_X63_Y15_N53
\spc_MEMWB[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(18));

-- Location: FF_X60_Y13_N56
\salumainresult_EXMEM[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(18),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(18));

-- Location: LABCELL_X60_Y18_N18
\forward|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux45~0_combout\ = ( \alu_main|Result\(18) & ( (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(18))) # (\forward|Mux49~6_combout\))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(18))))) ) ) # ( !\alu_main|Result\(18) & ( 
-- (!\forward|Mux49~5_combout\ & (!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(18)))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_salumainresult_EXMEM(18),
	datad => ALT_INV_sreaddata2_IDEX(18),
	dataf => \alu_main|ALT_INV_Result\(18),
	combout => \forward|Mux45~0_combout\);

-- Location: FF_X43_Y15_N26
\reg_file|registers[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][18]~q\);

-- Location: FF_X43_Y15_N20
\reg_file|registers[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][18]~q\);

-- Location: FF_X43_Y15_N2
\reg_file|registers[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][18]~q\);

-- Location: FF_X51_Y15_N26
\reg_file|registers[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][18]~q\);

-- Location: LABCELL_X43_Y15_N45
\reg_file|Mux13~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux13~8_combout\ = ( \reg_file|registers[4][18]~q\ & ( \reg_file|registers[7][18]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[6][18]~q\))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22)) # 
-- (\reg_file|registers[5][18]~q\)))) ) ) ) # ( !\reg_file|registers[4][18]~q\ & ( \reg_file|registers[7][18]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[6][18]~q\ & ((sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22)) # 
-- (\reg_file|registers[5][18]~q\)))) ) ) ) # ( \reg_file|registers[4][18]~q\ & ( !\reg_file|registers[7][18]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[6][18]~q\))) # (sinstruction_IFID(21) & 
-- (((\reg_file|registers[5][18]~q\ & !sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[4][18]~q\ & ( !\reg_file|registers[7][18]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[6][18]~q\ & ((sinstruction_IFID(22))))) # (sinstruction_IFID(21) & 
-- (((\reg_file|registers[5][18]~q\ & !sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][18]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[5][18]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[4][18]~q\,
	dataf => \reg_file|ALT_INV_registers[7][18]~q\,
	combout => \reg_file|Mux13~8_combout\);

-- Location: FF_X42_Y15_N50
\reg_file|registers[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][18]~q\);

-- Location: MLABCELL_X47_Y15_N54
\reg_file|registers[15][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[15][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[15][18]~feeder_combout\);

-- Location: FF_X47_Y15_N56
\reg_file|registers[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[15][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][18]~q\);

-- Location: FF_X46_Y15_N32
\reg_file|registers[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][18]~q\);

-- Location: FF_X52_Y14_N59
\reg_file|registers[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][18]~q\);

-- Location: LABCELL_X42_Y15_N9
\reg_file|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux13~7_combout\ = ( \reg_file|registers[12][18]~q\ & ( \reg_file|registers[13][18]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & (\reg_file|registers[14][18]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[15][18]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[12][18]~q\ & ( \reg_file|registers[13][18]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[14][18]~q\ & (sinstruction_IFID(22)))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # 
-- (\reg_file|registers[15][18]~q\)))) ) ) ) # ( \reg_file|registers[12][18]~q\ & ( !\reg_file|registers[13][18]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[14][18]~q\))) # (sinstruction_IFID(21) & 
-- (((sinstruction_IFID(22) & \reg_file|registers[15][18]~q\)))) ) ) ) # ( !\reg_file|registers[12][18]~q\ & ( !\reg_file|registers[13][18]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[14][18]~q\)) # (sinstruction_IFID(21) 
-- & ((\reg_file|registers[15][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[14][18]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[15][18]~q\,
	datae => \reg_file|ALT_INV_registers[12][18]~q\,
	dataf => \reg_file|ALT_INV_registers[13][18]~q\,
	combout => \reg_file|Mux13~7_combout\);

-- Location: LABCELL_X42_Y19_N3
\reg_file|registers[8][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[8][18]~feeder_combout\);

-- Location: FF_X42_Y19_N5
\reg_file|registers[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][18]~q\);

-- Location: FF_X42_Y15_N38
\reg_file|registers[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][18]~q\);

-- Location: LABCELL_X42_Y19_N6
\reg_file|registers[9][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[9][18]~feeder_combout\);

-- Location: FF_X42_Y19_N7
\reg_file|registers[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][18]~q\);

-- Location: LABCELL_X42_Y15_N57
\reg_file|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux13~5_combout\ = ( \reg_file|registers[9][18]~q\ & ( \reg_file|registers[11][18]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[8][18]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][18]~q\)))) # (sinstruction_IFID(21)) ) ) ) 
-- # ( !\reg_file|registers[9][18]~q\ & ( \reg_file|registers[11][18]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[8][18]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][18]~q\))))) # (sinstruction_IFID(21) & 
-- (sinstruction_IFID(22))) ) ) ) # ( \reg_file|registers[9][18]~q\ & ( !\reg_file|registers[11][18]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[8][18]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][18]~q\))))) 
-- # (sinstruction_IFID(21) & (!sinstruction_IFID(22))) ) ) ) # ( !\reg_file|registers[9][18]~q\ & ( !\reg_file|registers[11][18]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[8][18]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[10][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[8][18]~q\,
	datad => \reg_file|ALT_INV_registers[10][18]~q\,
	datae => \reg_file|ALT_INV_registers[9][18]~q\,
	dataf => \reg_file|ALT_INV_registers[11][18]~q\,
	combout => \reg_file|Mux13~5_combout\);

-- Location: FF_X43_Y16_N38
\reg_file|registers[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][18]~q\);

-- Location: FF_X45_Y17_N47
\reg_file|registers[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][18]~q\);

-- Location: LABCELL_X46_Y18_N9
\reg_file|registers[0][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[0][18]~feeder_combout\);

-- Location: FF_X46_Y18_N11
\reg_file|registers[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][18]~q\);

-- Location: FF_X45_Y17_N14
\reg_file|registers[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][18]~q\);

-- Location: LABCELL_X43_Y16_N33
\reg_file|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux13~6_combout\ = ( \reg_file|registers[0][18]~q\ & ( \reg_file|registers[1][18]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[2][18]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][18]~q\))) ) ) ) 
-- # ( !\reg_file|registers[0][18]~q\ & ( \reg_file|registers[1][18]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[2][18]~q\)))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[3][18]~q\)))) ) ) 
-- ) # ( \reg_file|registers[0][18]~q\ & ( !\reg_file|registers[1][18]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[2][18]~q\)))) # (sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|registers[3][18]~q\))) ) ) 
-- ) # ( !\reg_file|registers[0][18]~q\ & ( !\reg_file|registers[1][18]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][18]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[3][18]~q\,
	datad => \reg_file|ALT_INV_registers[2][18]~q\,
	datae => \reg_file|ALT_INV_registers[0][18]~q\,
	dataf => \reg_file|ALT_INV_registers[1][18]~q\,
	combout => \reg_file|Mux13~6_combout\);

-- Location: LABCELL_X42_Y15_N24
\reg_file|Mux13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux13~9_combout\ = ( \reg_file|Mux13~5_combout\ & ( \reg_file|Mux13~6_combout\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\reg_file|Mux13~8_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux13~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux13~5_combout\ & ( \reg_file|Mux13~6_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|Mux13~8_combout\))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23) & \reg_file|Mux13~7_combout\)))) ) ) ) # ( 
-- \reg_file|Mux13~5_combout\ & ( !\reg_file|Mux13~6_combout\ & ( (!sinstruction_IFID(24) & (\reg_file|Mux13~8_combout\ & (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|Mux13~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux13~5_combout\ & ( !\reg_file|Mux13~6_combout\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|Mux13~8_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux13~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux13~8_combout\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_Mux13~7_combout\,
	datae => \reg_file|ALT_INV_Mux13~5_combout\,
	dataf => \reg_file|ALT_INV_Mux13~6_combout\,
	combout => \reg_file|Mux13~9_combout\);

-- Location: FF_X57_Y13_N38
\reg_file|registers[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][18]~q\);

-- Location: FF_X51_Y15_N53
\reg_file|registers[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][18]~q\);

-- Location: FF_X57_Y13_N55
\reg_file|registers[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][18]~q\);

-- Location: FF_X51_Y15_N14
\reg_file|registers[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][18]~q\);

-- Location: LABCELL_X57_Y13_N54
\reg_file|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux13~3_combout\ = ( \reg_file|registers[27][18]~q\ & ( \reg_file|registers[19][18]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|registers[23][18]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[31][18]~q\))) ) 
-- ) ) # ( !\reg_file|registers[27][18]~q\ & ( \reg_file|registers[19][18]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|registers[23][18]~q\)))) # (sinstruction_IFID(24) & (\reg_file|registers[31][18]~q\ & 
-- ((sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[27][18]~q\ & ( !\reg_file|registers[19][18]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[23][18]~q\ & sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # 
-- (\reg_file|registers[31][18]~q\))) ) ) ) # ( !\reg_file|registers[27][18]~q\ & ( !\reg_file|registers[19][18]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[23][18]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[31][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][18]~q\,
	datab => \reg_file|ALT_INV_registers[23][18]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[27][18]~q\,
	dataf => \reg_file|ALT_INV_registers[19][18]~q\,
	combout => \reg_file|Mux13~3_combout\);

-- Location: FF_X55_Y13_N56
\reg_file|registers[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][18]~q\);

-- Location: FF_X52_Y13_N58
\reg_file|registers[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][18]~q\);

-- Location: LABCELL_X50_Y13_N51
\reg_file|registers[29][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[29][18]~feeder_combout\);

-- Location: FF_X50_Y13_N52
\reg_file|registers[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][18]~q\);

-- Location: FF_X52_Y10_N14
\reg_file|registers[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][18]~q\);

-- Location: LABCELL_X55_Y13_N3
\reg_file|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux13~1_combout\ = ( \reg_file|registers[29][18]~q\ & ( \reg_file|registers[21][18]~q\ & ( ((!sinstruction_IFID(24) & (\reg_file|registers[17][18]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][18]~q\)))) # (sinstruction_IFID(23)) ) ) 
-- ) # ( !\reg_file|registers[29][18]~q\ & ( \reg_file|registers[21][18]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[17][18]~q\))) # (sinstruction_IFID(24) & (((\reg_file|registers[25][18]~q\ & 
-- !sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[29][18]~q\ & ( !\reg_file|registers[21][18]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[17][18]~q\ & ((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23)) # 
-- (\reg_file|registers[25][18]~q\)))) ) ) ) # ( !\reg_file|registers[29][18]~q\ & ( !\reg_file|registers[21][18]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[17][18]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[25][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][18]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[25][18]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[29][18]~q\,
	dataf => \reg_file|ALT_INV_registers[21][18]~q\,
	combout => \reg_file|Mux13~1_combout\);

-- Location: FF_X51_Y10_N53
\reg_file|registers[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][18]~q\);

-- Location: FF_X51_Y10_N47
\reg_file|registers[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][18]~q\);

-- Location: LABCELL_X50_Y12_N3
\reg_file|registers[18][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[18][18]~feeder_combout\);

-- Location: FF_X50_Y12_N5
\reg_file|registers[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][18]~q\);

-- Location: FF_X50_Y17_N26
\reg_file|registers[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][18]~q\);

-- Location: LABCELL_X51_Y10_N42
\reg_file|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux13~2_combout\ = ( \reg_file|registers[18][18]~q\ & ( \reg_file|registers[22][18]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[26][18]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][18]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[18][18]~q\ & ( \reg_file|registers[22][18]~q\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[26][18]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[30][18]~q\))))) ) ) ) # ( \reg_file|registers[18][18]~q\ & ( !\reg_file|registers[22][18]~q\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[26][18]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][18]~q\))))) ) ) ) # ( !\reg_file|registers[18][18]~q\ & ( !\reg_file|registers[22][18]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[26][18]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[26][18]~q\,
	datad => \reg_file|ALT_INV_registers[30][18]~q\,
	datae => \reg_file|ALT_INV_registers[18][18]~q\,
	dataf => \reg_file|ALT_INV_registers[22][18]~q\,
	combout => \reg_file|Mux13~2_combout\);

-- Location: FF_X42_Y16_N56
\reg_file|registers[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][18]~q\);

-- Location: FF_X42_Y16_N38
\reg_file|registers[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][18]~q\);

-- Location: LABCELL_X45_Y12_N12
\reg_file|registers[28][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[28][18]~feeder_combout\);

-- Location: FF_X45_Y12_N14
\reg_file|registers[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][18]~q\);

-- Location: FF_X46_Y11_N34
\reg_file|registers[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][18]~q\);

-- Location: LABCELL_X42_Y16_N39
\reg_file|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux13~0_combout\ = ( \reg_file|registers[28][18]~q\ & ( \reg_file|registers[24][18]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[16][18]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][18]~q\))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[28][18]~q\ & ( \reg_file|registers[24][18]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][18]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][18]~q\)))) # (sinstruction_IFID(24) & 
-- (((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[28][18]~q\ & ( !\reg_file|registers[24][18]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][18]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[20][18]~q\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[28][18]~q\ & ( !\reg_file|registers[24][18]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[16][18]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][18]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[16][18]~q\,
	datae => \reg_file|ALT_INV_registers[28][18]~q\,
	dataf => \reg_file|ALT_INV_registers[24][18]~q\,
	combout => \reg_file|Mux13~0_combout\);

-- Location: LABCELL_X57_Y13_N6
\reg_file|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux13~4_combout\ = ( \reg_file|Mux13~2_combout\ & ( \reg_file|Mux13~0_combout\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|Mux13~1_combout\))) # (sinstruction_IFID(22) & (\reg_file|Mux13~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux13~2_combout\ & ( \reg_file|Mux13~0_combout\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|Mux13~1_combout\))) # (sinstruction_IFID(22) & 
-- (\reg_file|Mux13~3_combout\)))) ) ) ) # ( \reg_file|Mux13~2_combout\ & ( !\reg_file|Mux13~0_combout\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|Mux13~1_combout\))) # 
-- (sinstruction_IFID(22) & (\reg_file|Mux13~3_combout\)))) ) ) ) # ( !\reg_file|Mux13~2_combout\ & ( !\reg_file|Mux13~0_combout\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|Mux13~1_combout\))) # (sinstruction_IFID(22) & 
-- (\reg_file|Mux13~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux13~3_combout\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_Mux13~1_combout\,
	datae => \reg_file|ALT_INV_Mux13~2_combout\,
	dataf => \reg_file|ALT_INV_Mux13~0_combout\,
	combout => \reg_file|Mux13~4_combout\);

-- Location: LABCELL_X56_Y15_N51
\reg_file|Mux13~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux13~10_combout\ = ( \reg_file|Mux13~9_combout\ & ( \reg_file|Mux13~4_combout\ ) ) # ( !\reg_file|Mux13~9_combout\ & ( \reg_file|Mux13~4_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux13~9_combout\ & ( !\reg_file|Mux13~4_combout\ & ( 
-- !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux13~9_combout\,
	dataf => \reg_file|ALT_INV_Mux13~4_combout\,
	combout => \reg_file|Mux13~10_combout\);

-- Location: FF_X56_Y15_N50
\sreaddata1_IDEX[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux13~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(18));

-- Location: LABCELL_X60_Y13_N3
\forward|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux13~0_combout\ = ( \alu_main|Result\(18) & ( (!\forward|Mux31~4_combout\ & (((\forward|Mux31~5_combout\)) # (salumainresult_EXMEM(18)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(18))))) ) ) # ( !\alu_main|Result\(18) & ( 
-- (!\forward|Mux31~4_combout\ & (salumainresult_EXMEM(18) & ((!\forward|Mux31~5_combout\)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000011010100110000001101010011111100110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(18),
	datab => ALT_INV_sreaddata1_IDEX(18),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_Result\(18),
	combout => \forward|Mux13~0_combout\);

-- Location: LABCELL_X55_Y15_N15
\forward|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux45~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(18) ) ) # ( !\forward|Mux49~6_combout\ & ( salumainresult_EXMEM(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(18),
	datad => ALT_INV_salumainresult_EXMEM(18),
	dataf => \forward|ALT_INV_Mux49~6_combout\,
	combout => \forward|Mux45~1_combout\);

-- Location: FF_X60_Y15_N35
\salumainresult_EXMEM[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(17));

-- Location: LABCELL_X60_Y18_N39
\forward|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux46~0_combout\ = ( \alu_main|Result\(17) & ( (!\forward|Mux49~5_combout\ & (((\forward|Mux49~6_combout\)) # (salumainresult_EXMEM(17)))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(17))))) ) ) # ( !\alu_main|Result\(17) & ( 
-- (!\forward|Mux49~5_combout\ & (salumainresult_EXMEM(17) & ((!\forward|Mux49~6_combout\)))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000011010100110000001101010011111100110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(17),
	datab => ALT_INV_sreaddata2_IDEX(17),
	datac => \forward|ALT_INV_Mux49~5_combout\,
	datad => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(17),
	combout => \forward|Mux46~0_combout\);

-- Location: LABCELL_X50_Y19_N51
\reg_file|registers[8][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[8][17]~feeder_combout\);

-- Location: FF_X50_Y19_N52
\reg_file|registers[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][17]~q\);

-- Location: FF_X50_Y19_N44
\reg_file|registers[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][17]~q\);

-- Location: FF_X50_Y18_N23
\reg_file|registers[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][17]~q\);

-- Location: FF_X50_Y19_N35
\reg_file|registers[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][17]~q\);

-- Location: LABCELL_X50_Y19_N45
\reg_file|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux14~5_combout\ = ( \reg_file|registers[9][17]~q\ & ( \reg_file|registers[11][17]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[8][17]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][17]~q\)))) # (sinstruction_IFID(21)) ) ) ) 
-- # ( !\reg_file|registers[9][17]~q\ & ( \reg_file|registers[11][17]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[8][17]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][17]~q\))))) # (sinstruction_IFID(21) & 
-- (((sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[9][17]~q\ & ( !\reg_file|registers[11][17]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[8][17]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[10][17]~q\))))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[9][17]~q\ & ( !\reg_file|registers[11][17]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[8][17]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[8][17]~q\,
	datac => \reg_file|ALT_INV_registers[10][17]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[9][17]~q\,
	dataf => \reg_file|ALT_INV_registers[11][17]~q\,
	combout => \reg_file|Mux14~5_combout\);

-- Location: FF_X55_Y20_N35
\reg_file|registers[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][17]~q\);

-- Location: FF_X55_Y19_N32
\reg_file|registers[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][17]~q\);

-- Location: FF_X55_Y19_N5
\reg_file|registers[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][17]~q\);

-- Location: FF_X55_Y16_N59
\reg_file|registers[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][17]~q\);

-- Location: LABCELL_X55_Y19_N3
\reg_file|Mux14~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux14~8_combout\ = ( \reg_file|registers[5][17]~q\ & ( \reg_file|registers[7][17]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[4][17]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][17]~q\)))) # (sinstruction_IFID(21)) ) ) ) # 
-- ( !\reg_file|registers[5][17]~q\ & ( \reg_file|registers[7][17]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[4][17]~q\ & ((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21)) # (\reg_file|registers[6][17]~q\)))) ) ) ) 
-- # ( \reg_file|registers[5][17]~q\ & ( !\reg_file|registers[7][17]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))) # (\reg_file|registers[4][17]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[6][17]~q\ & !sinstruction_IFID(21))))) ) ) 
-- ) # ( !\reg_file|registers[5][17]~q\ & ( !\reg_file|registers[7][17]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[4][17]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][17]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[6][17]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[5][17]~q\,
	dataf => \reg_file|ALT_INV_registers[7][17]~q\,
	combout => \reg_file|Mux14~8_combout\);

-- Location: LABCELL_X55_Y18_N21
\reg_file|registers[1][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[1][17]~feeder_combout\);

-- Location: FF_X55_Y18_N23
\reg_file|registers[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][17]~q\);

-- Location: LABCELL_X46_Y18_N18
\reg_file|registers[0][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[0][17]~feeder_combout\);

-- Location: FF_X46_Y18_N20
\reg_file|registers[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][17]~q\);

-- Location: FF_X56_Y18_N38
\reg_file|registers[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][17]~q\);

-- Location: FF_X53_Y18_N2
\reg_file|registers[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][17]~q\);

-- Location: LABCELL_X56_Y18_N27
\reg_file|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux14~6_combout\ = ( \reg_file|registers[3][17]~q\ & ( sinstruction_IFID(22) & ( (\reg_file|registers[2][17]~q\) # (sinstruction_IFID(21)) ) ) ) # ( !\reg_file|registers[3][17]~q\ & ( sinstruction_IFID(22) & ( (!sinstruction_IFID(21) & 
-- \reg_file|registers[2][17]~q\) ) ) ) # ( \reg_file|registers[3][17]~q\ & ( !sinstruction_IFID(22) & ( (!sinstruction_IFID(21) & ((\reg_file|registers[0][17]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[1][17]~q\)) ) ) ) # ( 
-- !\reg_file|registers[3][17]~q\ & ( !sinstruction_IFID(22) & ( (!sinstruction_IFID(21) & ((\reg_file|registers[0][17]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[1][17]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][17]~q\,
	datab => \reg_file|ALT_INV_registers[0][17]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[2][17]~q\,
	datae => \reg_file|ALT_INV_registers[3][17]~q\,
	dataf => ALT_INV_sinstruction_IFID(22),
	combout => \reg_file|Mux14~6_combout\);

-- Location: FF_X45_Y18_N41
\reg_file|registers[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][17]~q\);

-- Location: LABCELL_X46_Y17_N15
\reg_file|registers[12][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[12][17]~feeder_combout\);

-- Location: FF_X46_Y17_N17
\reg_file|registers[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][17]~q\);

-- Location: LABCELL_X45_Y18_N42
\reg_file|registers[13][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[13][17]~feeder_combout\);

-- Location: FF_X45_Y18_N44
\reg_file|registers[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][17]~q\);

-- Location: FF_X45_Y18_N20
\reg_file|registers[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][17]~q\);

-- Location: LABCELL_X45_Y18_N36
\reg_file|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux14~7_combout\ = ( sinstruction_IFID(21) & ( \reg_file|registers[15][17]~q\ & ( (\reg_file|registers[13][17]~q\) # (sinstruction_IFID(22)) ) ) ) # ( !sinstruction_IFID(21) & ( \reg_file|registers[15][17]~q\ & ( (!sinstruction_IFID(22) & 
-- ((\reg_file|registers[12][17]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][17]~q\)) ) ) ) # ( sinstruction_IFID(21) & ( !\reg_file|registers[15][17]~q\ & ( (!sinstruction_IFID(22) & \reg_file|registers[13][17]~q\) ) ) ) # ( 
-- !sinstruction_IFID(21) & ( !\reg_file|registers[15][17]~q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[12][17]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][17]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[14][17]~q\,
	datac => \reg_file|ALT_INV_registers[12][17]~q\,
	datad => \reg_file|ALT_INV_registers[13][17]~q\,
	datae => ALT_INV_sinstruction_IFID(21),
	dataf => \reg_file|ALT_INV_registers[15][17]~q\,
	combout => \reg_file|Mux14~7_combout\);

-- Location: LABCELL_X56_Y18_N3
\reg_file|Mux14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux14~9_combout\ = ( \reg_file|Mux14~6_combout\ & ( \reg_file|Mux14~7_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|Mux14~5_combout\))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24)) # 
-- (\reg_file|Mux14~8_combout\)))) ) ) ) # ( !\reg_file|Mux14~6_combout\ & ( \reg_file|Mux14~7_combout\ & ( (!sinstruction_IFID(23) & (\reg_file|Mux14~5_combout\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24)) # 
-- (\reg_file|Mux14~8_combout\)))) ) ) ) # ( \reg_file|Mux14~6_combout\ & ( !\reg_file|Mux14~7_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|Mux14~5_combout\))) # (sinstruction_IFID(23) & (((\reg_file|Mux14~8_combout\ & 
-- !sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|Mux14~6_combout\ & ( !\reg_file|Mux14~7_combout\ & ( (!sinstruction_IFID(23) & (\reg_file|Mux14~5_combout\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((\reg_file|Mux14~8_combout\ & 
-- !sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_Mux14~5_combout\,
	datac => \reg_file|ALT_INV_Mux14~8_combout\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_Mux14~6_combout\,
	dataf => \reg_file|ALT_INV_Mux14~7_combout\,
	combout => \reg_file|Mux14~9_combout\);

-- Location: FF_X53_Y11_N32
\reg_file|registers[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][17]~q\);

-- Location: FF_X53_Y11_N23
\reg_file|registers[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][17]~q\);

-- Location: LABCELL_X50_Y12_N6
\reg_file|registers[18][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[18][17]~feeder_combout\);

-- Location: FF_X50_Y12_N8
\reg_file|registers[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][17]~q\);

-- Location: LABCELL_X53_Y11_N3
\reg_file|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux14~2_combout\ = ( \reg_file|registers[26][17]~q\ & ( \reg_file|registers[18][17]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|registers[22][17]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[30][17]~q\))) ) 
-- ) ) # ( !\reg_file|registers[26][17]~q\ & ( \reg_file|registers[18][17]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|registers[22][17]~q\)))) # (sinstruction_IFID(24) & (\reg_file|registers[30][17]~q\ & 
-- (sinstruction_IFID(23)))) ) ) ) # ( \reg_file|registers[26][17]~q\ & ( !\reg_file|registers[18][17]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23) & \reg_file|registers[22][17]~q\)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # 
-- (\reg_file|registers[30][17]~q\))) ) ) ) # ( !\reg_file|registers[26][17]~q\ & ( !\reg_file|registers[18][17]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[22][17]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[30][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[30][17]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[22][17]~q\,
	datae => \reg_file|ALT_INV_registers[26][17]~q\,
	dataf => \reg_file|ALT_INV_registers[18][17]~q\,
	combout => \reg_file|Mux14~2_combout\);

-- Location: FF_X55_Y13_N8
\reg_file|registers[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][17]~q\);

-- Location: FF_X50_Y13_N23
\reg_file|registers[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][17]~q\);

-- Location: FF_X55_Y11_N2
\reg_file|registers[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][17]~q\);

-- Location: FF_X55_Y11_N8
\reg_file|registers[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][17]~q\);

-- Location: LABCELL_X55_Y11_N3
\reg_file|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux14~1_combout\ = ( \reg_file|registers[17][17]~q\ & ( \reg_file|registers[21][17]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[25][17]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[29][17]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[17][17]~q\ & ( \reg_file|registers[21][17]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[25][17]~q\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # 
-- (\reg_file|registers[29][17]~q\)))) ) ) ) # ( \reg_file|registers[17][17]~q\ & ( !\reg_file|registers[21][17]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[25][17]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[29][17]~q\ & sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[17][17]~q\ & ( !\reg_file|registers[21][17]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[25][17]~q\)) # (sinstruction_IFID(23) 
-- & ((\reg_file|registers[29][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][17]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[29][17]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[17][17]~q\,
	dataf => \reg_file|ALT_INV_registers[21][17]~q\,
	combout => \reg_file|Mux14~1_combout\);

-- Location: LABCELL_X51_Y11_N12
\reg_file|registers[27][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[27][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[27][17]~feeder_combout\);

-- Location: FF_X51_Y11_N14
\reg_file|registers[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[27][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][17]~q\);

-- Location: LABCELL_X51_Y11_N42
\reg_file|registers[19][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[19][17]~feeder_combout\);

-- Location: FF_X51_Y11_N43
\reg_file|registers[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][17]~q\);

-- Location: FF_X52_Y15_N26
\reg_file|registers[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][17]~q\);

-- Location: FF_X52_Y15_N35
\reg_file|registers[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][17]~q\);

-- Location: LABCELL_X51_Y11_N21
\reg_file|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux14~3_combout\ = ( \reg_file|registers[23][17]~q\ & ( \reg_file|registers[31][17]~q\ & ( ((!sinstruction_IFID(24) & ((\reg_file|registers[19][17]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[27][17]~q\))) # (sinstruction_IFID(23)) ) ) 
-- ) # ( !\reg_file|registers[23][17]~q\ & ( \reg_file|registers[31][17]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[19][17]~q\ & !sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\reg_file|registers[27][17]~q\))) ) ) ) # ( \reg_file|registers[23][17]~q\ & ( !\reg_file|registers[31][17]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23)) # (\reg_file|registers[19][17]~q\)))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[27][17]~q\ & ((!sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[23][17]~q\ & ( !\reg_file|registers[31][17]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[19][17]~q\))) # 
-- (sinstruction_IFID(24) & (\reg_file|registers[27][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[27][17]~q\,
	datac => \reg_file|ALT_INV_registers[19][17]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[23][17]~q\,
	dataf => \reg_file|ALT_INV_registers[31][17]~q\,
	combout => \reg_file|Mux14~3_combout\);

-- Location: LABCELL_X48_Y12_N57
\reg_file|registers[28][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[28][17]~feeder_combout\);

-- Location: FF_X48_Y12_N59
\reg_file|registers[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][17]~q\);

-- Location: FF_X53_Y12_N56
\reg_file|registers[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][17]~q\);

-- Location: LABCELL_X46_Y11_N36
\reg_file|registers[24][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[24][17]~feeder_combout\);

-- Location: FF_X46_Y11_N38
\reg_file|registers[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][17]~q\);

-- Location: LABCELL_X53_Y12_N24
\reg_file|registers[20][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[20][17]~feeder_combout\ = ( \mux_jal|output[17]~17_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[17]~17_combout\,
	combout => \reg_file|registers[20][17]~feeder_combout\);

-- Location: FF_X53_Y12_N26
\reg_file|registers[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[20][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][17]~q\);

-- Location: LABCELL_X53_Y12_N57
\reg_file|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux14~0_combout\ = ( \reg_file|registers[24][17]~q\ & ( \reg_file|registers[20][17]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][17]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # 
-- ((\reg_file|registers[28][17]~q\)))) ) ) ) # ( !\reg_file|registers[24][17]~q\ & ( \reg_file|registers[20][17]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & ((\reg_file|registers[16][17]~q\)))) # (sinstruction_IFID(23) & 
-- ((!sinstruction_IFID(24)) # ((\reg_file|registers[28][17]~q\)))) ) ) ) # ( \reg_file|registers[24][17]~q\ & ( !\reg_file|registers[20][17]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][17]~q\)) # (sinstruction_IFID(24)))) # 
-- (sinstruction_IFID(23) & (sinstruction_IFID(24) & (\reg_file|registers[28][17]~q\))) ) ) ) # ( !\reg_file|registers[24][17]~q\ & ( !\reg_file|registers[20][17]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & ((\reg_file|registers[16][17]~q\)))) 
-- # (sinstruction_IFID(23) & (sinstruction_IFID(24) & (\reg_file|registers[28][17]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[28][17]~q\,
	datad => \reg_file|ALT_INV_registers[16][17]~q\,
	datae => \reg_file|ALT_INV_registers[24][17]~q\,
	dataf => \reg_file|ALT_INV_registers[20][17]~q\,
	combout => \reg_file|Mux14~0_combout\);

-- Location: LABCELL_X55_Y11_N51
\reg_file|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux14~4_combout\ = ( \reg_file|Mux14~3_combout\ & ( \reg_file|Mux14~0_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux14~2_combout\)))) # (sinstruction_IFID(21) & (((\reg_file|Mux14~1_combout\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|Mux14~3_combout\ & ( \reg_file|Mux14~0_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux14~2_combout\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- ((\reg_file|Mux14~1_combout\)))) ) ) ) # ( \reg_file|Mux14~3_combout\ & ( !\reg_file|Mux14~0_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|Mux14~2_combout\))) # (sinstruction_IFID(21) & (((\reg_file|Mux14~1_combout\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|Mux14~3_combout\ & ( !\reg_file|Mux14~0_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|Mux14~2_combout\))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- ((\reg_file|Mux14~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux14~2_combout\,
	datad => \reg_file|ALT_INV_Mux14~1_combout\,
	datae => \reg_file|ALT_INV_Mux14~3_combout\,
	dataf => \reg_file|ALT_INV_Mux14~0_combout\,
	combout => \reg_file|Mux14~4_combout\);

-- Location: LABCELL_X56_Y18_N48
\reg_file|Mux14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux14~10_combout\ = ( \reg_file|Mux14~9_combout\ & ( \reg_file|Mux14~4_combout\ ) ) # ( !\reg_file|Mux14~9_combout\ & ( \reg_file|Mux14~4_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux14~9_combout\ & ( !\reg_file|Mux14~4_combout\ & ( 
-- !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux14~9_combout\,
	dataf => \reg_file|ALT_INV_Mux14~4_combout\,
	combout => \reg_file|Mux14~10_combout\);

-- Location: FF_X56_Y18_N53
\sreaddata1_IDEX[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux14~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(17));

-- Location: LABCELL_X57_Y15_N48
\forward|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux14~0_combout\ = ( \alu_main|Result\(17) & ( (!\forward|Mux31~4_combout\ & (((\forward|Mux31~5_combout\)) # (salumainresult_EXMEM(17)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(17))))) ) ) # ( !\alu_main|Result\(17) & ( 
-- (!\forward|Mux31~4_combout\ & (salumainresult_EXMEM(17) & ((!\forward|Mux31~5_combout\)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101011111001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(17),
	datab => ALT_INV_sreaddata1_IDEX(17),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Result\(17),
	combout => \forward|Mux14~0_combout\);

-- Location: LABCELL_X57_Y15_N24
\forward|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux46~1_combout\ = ( \alu_main|Result\(17) & ( (\forward|Mux49~6_combout\) # (salumainresult_EXMEM(17)) ) ) # ( !\alu_main|Result\(17) & ( (salumainresult_EXMEM(17) & !\forward|Mux49~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(17),
	datad => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(17),
	combout => \forward|Mux46~1_combout\);

-- Location: FF_X57_Y19_N50
\spc_EXMEM[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(16));

-- Location: FF_X57_Y19_N52
\spc_MEMWB[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(16));

-- Location: FF_X59_Y17_N11
\salumainresult_EXMEM[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(16),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(16));

-- Location: LABCELL_X60_Y18_N30
\forward|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux47~0_combout\ = ( \alu_main|Result\(16) & ( (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(16))) # (\forward|Mux49~6_combout\))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(16))))) ) ) # ( !\alu_main|Result\(16) & ( 
-- (!\forward|Mux49~5_combout\ & (!\forward|Mux49~6_combout\ & ((salumainresult_EXMEM(16))))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(16),
	datad => ALT_INV_salumainresult_EXMEM(16),
	dataf => \alu_main|ALT_INV_Result\(16),
	combout => \forward|Mux47~0_combout\);

-- Location: FF_X45_Y17_N56
\reg_file|registers[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][16]~q\);

-- Location: FF_X45_Y17_N20
\reg_file|registers[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][16]~q\);

-- Location: LABCELL_X48_Y20_N51
\reg_file|registers[0][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[0][16]~feeder_combout\);

-- Location: FF_X48_Y20_N53
\reg_file|registers[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][16]~q\);

-- Location: FF_X45_Y17_N53
\reg_file|registers[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][16]~q\);

-- Location: LABCELL_X45_Y17_N3
\reg_file|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux15~6_combout\ = ( \reg_file|registers[0][16]~q\ & ( \reg_file|registers[2][16]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|registers[1][16]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][16]~q\))) ) ) ) 
-- # ( !\reg_file|registers[0][16]~q\ & ( \reg_file|registers[2][16]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[1][16]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[3][16]~q\)))) ) ) ) # ( \reg_file|registers[0][16]~q\ & ( !\reg_file|registers[2][16]~q\ & ( (!sinstruction_IFID(21) & (!sinstruction_IFID(22))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[1][16]~q\))) 
-- # (sinstruction_IFID(22) & (\reg_file|registers[3][16]~q\)))) ) ) ) # ( !\reg_file|registers[0][16]~q\ & ( !\reg_file|registers[2][16]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[1][16]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[3][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[3][16]~q\,
	datad => \reg_file|ALT_INV_registers[1][16]~q\,
	datae => \reg_file|ALT_INV_registers[0][16]~q\,
	dataf => \reg_file|ALT_INV_registers[2][16]~q\,
	combout => \reg_file|Mux15~6_combout\);

-- Location: FF_X46_Y17_N10
\reg_file|registers[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][16]~q\);

-- Location: FF_X47_Y19_N50
\reg_file|registers[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][16]~q\);

-- Location: FF_X47_Y19_N56
\reg_file|registers[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][16]~q\);

-- Location: FF_X45_Y18_N56
\reg_file|registers[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][16]~q\);

-- Location: MLABCELL_X47_Y19_N51
\reg_file|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux15~7_combout\ = ( \reg_file|registers[15][16]~q\ & ( \reg_file|registers[13][16]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[12][16]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][16]~q\)))) # (sinstruction_IFID(21)) ) ) 
-- ) # ( !\reg_file|registers[15][16]~q\ & ( \reg_file|registers[13][16]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][16]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][16]~q\))))) # (sinstruction_IFID(21) & 
-- (!sinstruction_IFID(22))) ) ) ) # ( \reg_file|registers[15][16]~q\ & ( !\reg_file|registers[13][16]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][16]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[14][16]~q\))))) # (sinstruction_IFID(21) & (sinstruction_IFID(22))) ) ) ) # ( !\reg_file|registers[15][16]~q\ & ( !\reg_file|registers[13][16]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[12][16]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[12][16]~q\,
	datad => \reg_file|ALT_INV_registers[14][16]~q\,
	datae => \reg_file|ALT_INV_registers[15][16]~q\,
	dataf => \reg_file|ALT_INV_registers[13][16]~q\,
	combout => \reg_file|Mux15~7_combout\);

-- Location: FF_X45_Y19_N26
\reg_file|registers[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][16]~q\);

-- Location: LABCELL_X46_Y19_N42
\reg_file|registers[8][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[8][16]~feeder_combout\);

-- Location: FF_X46_Y19_N43
\reg_file|registers[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][16]~q\);

-- Location: LABCELL_X43_Y19_N0
\reg_file|registers[9][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[9][16]~feeder_combout\);

-- Location: FF_X43_Y19_N1
\reg_file|registers[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][16]~q\);

-- Location: FF_X47_Y19_N20
\reg_file|registers[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][16]~q\);

-- Location: LABCELL_X45_Y19_N42
\reg_file|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux15~5_combout\ = ( \reg_file|registers[9][16]~q\ & ( \reg_file|registers[11][16]~q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[8][16]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][16]~q\))) # (sinstruction_IFID(21)) ) ) ) 
-- # ( !\reg_file|registers[9][16]~q\ & ( \reg_file|registers[11][16]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[8][16]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][16]~q\)))) # (sinstruction_IFID(21) & 
-- (sinstruction_IFID(22))) ) ) ) # ( \reg_file|registers[9][16]~q\ & ( !\reg_file|registers[11][16]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[8][16]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][16]~q\)))) 
-- # (sinstruction_IFID(21) & (!sinstruction_IFID(22))) ) ) ) # ( !\reg_file|registers[9][16]~q\ & ( !\reg_file|registers[11][16]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[8][16]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[10][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[10][16]~q\,
	datad => \reg_file|ALT_INV_registers[8][16]~q\,
	datae => \reg_file|ALT_INV_registers[9][16]~q\,
	dataf => \reg_file|ALT_INV_registers[11][16]~q\,
	combout => \reg_file|Mux15~5_combout\);

-- Location: FF_X46_Y15_N17
\reg_file|registers[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][16]~q\);

-- Location: FF_X45_Y15_N44
\reg_file|registers[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][16]~q\);

-- Location: LABCELL_X43_Y15_N33
\reg_file|registers[4][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[4][16]~feeder_combout\);

-- Location: FF_X43_Y15_N35
\reg_file|registers[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][16]~q\);

-- Location: LABCELL_X45_Y15_N0
\reg_file|Mux15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux15~8_combout\ = ( \reg_file|registers[6][16]~q\ & ( \reg_file|registers[4][16]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|registers[5][16]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[7][16]~q\))) ) ) ) 
-- # ( !\reg_file|registers[6][16]~q\ & ( \reg_file|registers[4][16]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[5][16]~q\)))) # (sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|registers[7][16]~q\))) ) ) ) 
-- # ( \reg_file|registers[6][16]~q\ & ( !\reg_file|registers[4][16]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|registers[5][16]~q\)))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[7][16]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[6][16]~q\ & ( !\reg_file|registers[4][16]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[5][16]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[7][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[7][16]~q\,
	datad => \reg_file|ALT_INV_registers[5][16]~q\,
	datae => \reg_file|ALT_INV_registers[6][16]~q\,
	dataf => \reg_file|ALT_INV_registers[4][16]~q\,
	combout => \reg_file|Mux15~8_combout\);

-- Location: LABCELL_X46_Y17_N24
\reg_file|Mux15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux15~9_combout\ = ( \reg_file|Mux15~5_combout\ & ( \reg_file|Mux15~8_combout\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|Mux15~6_combout\))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # 
-- (\reg_file|Mux15~7_combout\)))) ) ) ) # ( !\reg_file|Mux15~5_combout\ & ( \reg_file|Mux15~8_combout\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|Mux15~6_combout\))) # (sinstruction_IFID(24) & (((\reg_file|Mux15~7_combout\ & 
-- sinstruction_IFID(23))))) ) ) ) # ( \reg_file|Mux15~5_combout\ & ( !\reg_file|Mux15~8_combout\ & ( (!sinstruction_IFID(24) & (\reg_file|Mux15~6_combout\ & ((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # 
-- (\reg_file|Mux15~7_combout\)))) ) ) ) # ( !\reg_file|Mux15~5_combout\ & ( !\reg_file|Mux15~8_combout\ & ( (!sinstruction_IFID(24) & (\reg_file|Mux15~6_combout\ & ((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((\reg_file|Mux15~7_combout\ & 
-- sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_Mux15~6_combout\,
	datac => \reg_file|ALT_INV_Mux15~7_combout\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_Mux15~5_combout\,
	dataf => \reg_file|ALT_INV_Mux15~8_combout\,
	combout => \reg_file|Mux15~9_combout\);

-- Location: FF_X46_Y12_N47
\reg_file|registers[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][16]~q\);

-- Location: FF_X46_Y12_N8
\reg_file|registers[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][16]~q\);

-- Location: FF_X50_Y12_N2
\reg_file|registers[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][16]~q\);

-- Location: FF_X46_Y12_N50
\reg_file|registers[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][16]~q\);

-- Location: LABCELL_X46_Y12_N51
\reg_file|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux15~2_combout\ = ( \reg_file|registers[18][16]~q\ & ( \reg_file|registers[26][16]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|registers[22][16]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[30][16]~q\))) ) 
-- ) ) # ( !\reg_file|registers[18][16]~q\ & ( \reg_file|registers[26][16]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[22][16]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[30][16]~q\)))) ) ) ) # ( \reg_file|registers[18][16]~q\ & ( !\reg_file|registers[26][16]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[22][16]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[30][16]~q\)))) ) ) ) # ( !\reg_file|registers[18][16]~q\ & ( !\reg_file|registers[26][16]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[22][16]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[30][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[30][16]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[22][16]~q\,
	datae => \reg_file|ALT_INV_registers[18][16]~q\,
	dataf => \reg_file|ALT_INV_registers[26][16]~q\,
	combout => \reg_file|Mux15~2_combout\);

-- Location: LABCELL_X53_Y17_N57
\reg_file|registers[31][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[31][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[31][16]~feeder_combout\);

-- Location: FF_X53_Y17_N59
\reg_file|registers[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[31][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][16]~q\);

-- Location: FF_X50_Y14_N17
\reg_file|registers[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][16]~q\);

-- Location: LABCELL_X50_Y14_N3
\reg_file|registers[19][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[19][16]~feeder_combout\);

-- Location: FF_X50_Y14_N5
\reg_file|registers[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][16]~q\);

-- Location: LABCELL_X42_Y15_N18
\reg_file|registers[23][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[23][16]~feeder_combout\);

-- Location: FF_X42_Y15_N20
\reg_file|registers[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][16]~q\);

-- Location: LABCELL_X50_Y14_N6
\reg_file|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux15~3_combout\ = ( \reg_file|registers[19][16]~q\ & ( \reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[27][16]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][16]~q\))) ) 
-- ) ) # ( !\reg_file|registers[19][16]~q\ & ( \reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[27][16]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][16]~q\)))) ) ) ) # ( \reg_file|registers[19][16]~q\ & ( !\reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[27][16]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][16]~q\)))) ) ) ) # ( !\reg_file|registers[19][16]~q\ & ( !\reg_file|registers[23][16]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[27][16]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[31][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[31][16]~q\,
	datad => \reg_file|ALT_INV_registers[27][16]~q\,
	datae => \reg_file|ALT_INV_registers[19][16]~q\,
	dataf => \reg_file|ALT_INV_registers[23][16]~q\,
	combout => \reg_file|Mux15~3_combout\);

-- Location: FF_X48_Y13_N50
\reg_file|registers[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][16]~q\);

-- Location: FF_X48_Y13_N10
\reg_file|registers[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][16]~q\);

-- Location: MLABCELL_X52_Y13_N15
\reg_file|registers[25][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[25][16]~feeder_combout\);

-- Location: FF_X52_Y13_N17
\reg_file|registers[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][16]~q\);

-- Location: MLABCELL_X47_Y13_N6
\reg_file|registers[21][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[21][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[21][16]~feeder_combout\);

-- Location: FF_X47_Y13_N8
\reg_file|registers[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[21][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][16]~q\);

-- Location: LABCELL_X48_Y13_N54
\reg_file|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux15~1_combout\ = ( \reg_file|registers[25][16]~q\ & ( \reg_file|registers[21][16]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[17][16]~q\))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # 
-- (\reg_file|registers[29][16]~q\)))) ) ) ) # ( !\reg_file|registers[25][16]~q\ & ( \reg_file|registers[21][16]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[17][16]~q\ & ((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & 
-- (((!sinstruction_IFID(24)) # (\reg_file|registers[29][16]~q\)))) ) ) ) # ( \reg_file|registers[25][16]~q\ & ( !\reg_file|registers[21][16]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[17][16]~q\))) # 
-- (sinstruction_IFID(23) & (((\reg_file|registers[29][16]~q\ & sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[25][16]~q\ & ( !\reg_file|registers[21][16]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[17][16]~q\ & 
-- ((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((\reg_file|registers[29][16]~q\ & sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][16]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[29][16]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[25][16]~q\,
	dataf => \reg_file|ALT_INV_registers[21][16]~q\,
	combout => \reg_file|Mux15~1_combout\);

-- Location: LABCELL_X42_Y14_N0
\reg_file|registers[16][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[16][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[16][16]~feeder_combout\);

-- Location: FF_X42_Y14_N2
\reg_file|registers[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[16][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][16]~q\);

-- Location: LABCELL_X42_Y14_N6
\reg_file|registers[20][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[20][16]~feeder_combout\ = ( \mux_jal|output[16]~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[20][16]~feeder_combout\);

-- Location: FF_X42_Y14_N8
\reg_file|registers[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[20][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][16]~q\);

-- Location: LABCELL_X48_Y12_N45
\reg_file|registers[28][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][16]~feeder_combout\ = \mux_jal|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[16]~16_combout\,
	combout => \reg_file|registers[28][16]~feeder_combout\);

-- Location: FF_X48_Y12_N47
\reg_file|registers[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][16]~q\);

-- Location: FF_X46_Y11_N2
\reg_file|registers[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][16]~q\);

-- Location: LABCELL_X42_Y14_N48
\reg_file|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux15~0_combout\ = ( \reg_file|registers[28][16]~q\ & ( \reg_file|registers[24][16]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][16]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][16]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[28][16]~q\ & ( \reg_file|registers[24][16]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][16]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][16]~q\)))) ) ) ) # ( \reg_file|registers[28][16]~q\ & ( !\reg_file|registers[24][16]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[16][16]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[20][16]~q\)) # (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[28][16]~q\ & ( !\reg_file|registers[24][16]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][16]~q\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|registers[20][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[16][16]~q\,
	datad => \reg_file|ALT_INV_registers[20][16]~q\,
	datae => \reg_file|ALT_INV_registers[28][16]~q\,
	dataf => \reg_file|ALT_INV_registers[24][16]~q\,
	combout => \reg_file|Mux15~0_combout\);

-- Location: LABCELL_X50_Y14_N39
\reg_file|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux15~4_combout\ = ( sinstruction_IFID(22) & ( \reg_file|Mux15~0_combout\ & ( (!sinstruction_IFID(21) & (\reg_file|Mux15~2_combout\)) # (sinstruction_IFID(21) & ((\reg_file|Mux15~3_combout\))) ) ) ) # ( !sinstruction_IFID(22) & ( 
-- \reg_file|Mux15~0_combout\ & ( (!sinstruction_IFID(21)) # (\reg_file|Mux15~1_combout\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|Mux15~0_combout\ & ( (!sinstruction_IFID(21) & (\reg_file|Mux15~2_combout\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|Mux15~3_combout\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|Mux15~0_combout\ & ( (sinstruction_IFID(21) & \reg_file|Mux15~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux15~2_combout\,
	datab => \reg_file|ALT_INV_Mux15~3_combout\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_Mux15~1_combout\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_Mux15~0_combout\,
	combout => \reg_file|Mux15~4_combout\);

-- Location: MLABCELL_X59_Y17_N54
\reg_file|Mux15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux15~10_combout\ = ( \reg_file|Mux15~4_combout\ & ( (sinstruction_IFID(25)) # (\reg_file|Mux15~9_combout\) ) ) # ( !\reg_file|Mux15~4_combout\ & ( (\reg_file|Mux15~9_combout\ & !sinstruction_IFID(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Mux15~9_combout\,
	datad => ALT_INV_sinstruction_IFID(25),
	dataf => \reg_file|ALT_INV_Mux15~4_combout\,
	combout => \reg_file|Mux15~10_combout\);

-- Location: FF_X59_Y17_N44
\sreaddata1_IDEX[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux15~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(16));

-- Location: MLABCELL_X59_Y17_N0
\forward|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux15~0_combout\ = ( \forward|Mux31~4_combout\ & ( \alu_main|Result\(16) & ( sreaddata1_IDEX(16) ) ) ) # ( !\forward|Mux31~4_combout\ & ( \alu_main|Result\(16) & ( (\forward|Mux31~5_combout\) # (salumainresult_EXMEM(16)) ) ) ) # ( 
-- \forward|Mux31~4_combout\ & ( !\alu_main|Result\(16) & ( sreaddata1_IDEX(16) ) ) ) # ( !\forward|Mux31~4_combout\ & ( !\alu_main|Result\(16) & ( (salumainresult_EXMEM(16) & !\forward|Mux31~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000001111111100111111001111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(16),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => ALT_INV_sreaddata1_IDEX(16),
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Result\(16),
	combout => \forward|Mux15~0_combout\);

-- Location: MLABCELL_X59_Y17_N27
\forward|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux47~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(16) ) ) # ( !\forward|Mux49~6_combout\ & ( \alu_main|Result\(16) & ( salumainresult_EXMEM(16) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\alu_main|Result\(16) & ( 
-- salumainresult_EXMEM(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(16),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(16),
	combout => \forward|Mux47~1_combout\);

-- Location: FF_X61_Y13_N40
\spc_EXMEM[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(15));

-- Location: FF_X60_Y15_N14
\spc_MEMWB[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(15));

-- Location: FF_X61_Y18_N23
\salumainresult_EXMEM[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(15),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(15));

-- Location: LABCELL_X45_Y16_N21
\reg_file|registers[12][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][15]~feeder_combout\ = \mux_jal|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[12][15]~feeder_combout\);

-- Location: FF_X45_Y16_N22
\reg_file|registers[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][15]~q\);

-- Location: MLABCELL_X52_Y14_N30
\reg_file|registers[13][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][15]~feeder_combout\ = \mux_jal|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[13][15]~feeder_combout\);

-- Location: FF_X52_Y14_N32
\reg_file|registers[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][15]~q\);

-- Location: FF_X48_Y18_N20
\reg_file|registers[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][15]~q\);

-- Location: FF_X47_Y19_N5
\reg_file|registers[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][15]~q\);

-- Location: LABCELL_X48_Y18_N18
\reg_file|Mux16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux16~7_combout\ = ( \reg_file|registers[14][15]~q\ & ( \reg_file|registers[15][15]~q\ & ( ((!sinstruction_IFID(21) & (\reg_file|registers[12][15]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[13][15]~q\)))) # (sinstruction_IFID(22)) ) ) 
-- ) # ( !\reg_file|registers[14][15]~q\ & ( \reg_file|registers[15][15]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[12][15]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[13][15]~q\))))) # (sinstruction_IFID(22) & 
-- (sinstruction_IFID(21))) ) ) ) # ( \reg_file|registers[14][15]~q\ & ( !\reg_file|registers[15][15]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[12][15]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[13][15]~q\))))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21))) ) ) ) # ( !\reg_file|registers[14][15]~q\ & ( !\reg_file|registers[15][15]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- (\reg_file|registers[12][15]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[13][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[12][15]~q\,
	datad => \reg_file|ALT_INV_registers[13][15]~q\,
	datae => \reg_file|ALT_INV_registers[14][15]~q\,
	dataf => \reg_file|ALT_INV_registers[15][15]~q\,
	combout => \reg_file|Mux16~7_combout\);

-- Location: FF_X51_Y19_N14
\reg_file|registers[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][15]~q\);

-- Location: FF_X51_Y19_N11
\reg_file|registers[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][15]~q\);

-- Location: FF_X51_Y19_N59
\reg_file|registers[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][15]~q\);

-- Location: LABCELL_X51_Y15_N21
\reg_file|registers[7][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[7][15]~feeder_combout\);

-- Location: FF_X51_Y15_N23
\reg_file|registers[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][15]~q\);

-- Location: LABCELL_X51_Y19_N39
\reg_file|Mux16~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux16~8_combout\ = ( \reg_file|registers[4][15]~q\ & ( \reg_file|registers[7][15]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[5][15]~q\))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21)) # 
-- (\reg_file|registers[6][15]~q\)))) ) ) ) # ( !\reg_file|registers[4][15]~q\ & ( \reg_file|registers[7][15]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][15]~q\ & ((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21)) # 
-- (\reg_file|registers[6][15]~q\)))) ) ) ) # ( \reg_file|registers[4][15]~q\ & ( !\reg_file|registers[7][15]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[5][15]~q\))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[6][15]~q\ & !sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[4][15]~q\ & ( !\reg_file|registers[7][15]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][15]~q\ & ((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[6][15]~q\ & !sinstruction_IFID(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[5][15]~q\,
	datac => \reg_file|ALT_INV_registers[6][15]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[4][15]~q\,
	dataf => \reg_file|ALT_INV_registers[7][15]~q\,
	combout => \reg_file|Mux16~8_combout\);

-- Location: LABCELL_X45_Y16_N12
\reg_file|registers[10][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[10][15]~feeder_combout\);

-- Location: FF_X45_Y16_N14
\reg_file|registers[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][15]~q\);

-- Location: MLABCELL_X47_Y20_N6
\reg_file|registers[9][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[9][15]~feeder_combout\);

-- Location: FF_X47_Y20_N8
\reg_file|registers[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][15]~q\);

-- Location: FF_X47_Y20_N26
\reg_file|registers[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][15]~q\);

-- Location: LABCELL_X42_Y14_N54
\reg_file|registers[8][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[8][15]~feeder_combout\);

-- Location: FF_X42_Y14_N56
\reg_file|registers[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][15]~q\);

-- Location: LABCELL_X45_Y16_N9
\reg_file|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux16~5_combout\ = ( \reg_file|registers[11][15]~q\ & ( \reg_file|registers[8][15]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[9][15]~q\)))) # (sinstruction_IFID(22) & (((\reg_file|registers[10][15]~q\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|registers[11][15]~q\ & ( \reg_file|registers[8][15]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[9][15]~q\)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- (\reg_file|registers[10][15]~q\))) ) ) ) # ( \reg_file|registers[11][15]~q\ & ( !\reg_file|registers[8][15]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|registers[9][15]~q\)))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[10][15]~q\)) # (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|registers[11][15]~q\ & ( !\reg_file|registers[8][15]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|registers[9][15]~q\)))) # 
-- (sinstruction_IFID(22) & (!sinstruction_IFID(21) & (\reg_file|registers[10][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[10][15]~q\,
	datad => \reg_file|ALT_INV_registers[9][15]~q\,
	datae => \reg_file|ALT_INV_registers[11][15]~q\,
	dataf => \reg_file|ALT_INV_registers[8][15]~q\,
	combout => \reg_file|Mux16~5_combout\);

-- Location: FF_X43_Y17_N14
\reg_file|registers[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][15]~q\);

-- Location: FF_X43_Y17_N8
\reg_file|registers[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][15]~q\);

-- Location: FF_X43_Y17_N56
\reg_file|registers[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][15]~q\);

-- Location: LABCELL_X46_Y18_N30
\reg_file|registers[0][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[0][15]~feeder_combout\);

-- Location: FF_X46_Y18_N31
\reg_file|registers[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][15]~q\);

-- Location: LABCELL_X43_Y17_N21
\reg_file|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux16~6_combout\ = ( \reg_file|registers[2][15]~q\ & ( \reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|registers[1][15]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][15]~q\))) ) ) ) 
-- # ( !\reg_file|registers[2][15]~q\ & ( \reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[1][15]~q\)))) # (sinstruction_IFID(22) & (\reg_file|registers[3][15]~q\ & ((sinstruction_IFID(21))))) ) ) 
-- ) # ( \reg_file|registers[2][15]~q\ & ( !\reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[1][15]~q\ & sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[3][15]~q\))) ) 
-- ) ) # ( !\reg_file|registers[2][15]~q\ & ( !\reg_file|registers[0][15]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[1][15]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[3][15]~q\,
	datac => \reg_file|ALT_INV_registers[1][15]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[2][15]~q\,
	dataf => \reg_file|ALT_INV_registers[0][15]~q\,
	combout => \reg_file|Mux16~6_combout\);

-- Location: LABCELL_X56_Y18_N30
\reg_file|Mux16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux16~9_combout\ = ( \reg_file|Mux16~5_combout\ & ( \reg_file|Mux16~6_combout\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|Mux16~8_combout\))) # (sinstruction_IFID(24) & (\reg_file|Mux16~7_combout\))) ) ) ) # ( 
-- !\reg_file|Mux16~5_combout\ & ( \reg_file|Mux16~6_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux16~8_combout\))) # (sinstruction_IFID(24) & 
-- (\reg_file|Mux16~7_combout\)))) ) ) ) # ( \reg_file|Mux16~5_combout\ & ( !\reg_file|Mux16~6_combout\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux16~8_combout\))) # 
-- (sinstruction_IFID(24) & (\reg_file|Mux16~7_combout\)))) ) ) ) # ( !\reg_file|Mux16~5_combout\ & ( !\reg_file|Mux16~6_combout\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux16~8_combout\))) # (sinstruction_IFID(24) & 
-- (\reg_file|Mux16~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_Mux16~7_combout\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_Mux16~8_combout\,
	datae => \reg_file|ALT_INV_Mux16~5_combout\,
	dataf => \reg_file|ALT_INV_Mux16~6_combout\,
	combout => \reg_file|Mux16~9_combout\);

-- Location: FF_X56_Y18_N44
\reg_file|registers[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][15]~q\);

-- Location: FF_X52_Y15_N17
\reg_file|registers[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][15]~q\);

-- Location: FF_X50_Y16_N29
\reg_file|registers[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][15]~q\);

-- Location: FF_X51_Y16_N41
\reg_file|registers[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][15]~q\);

-- Location: LABCELL_X56_Y18_N6
\reg_file|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux16~3_combout\ = ( \reg_file|registers[31][15]~q\ & ( \reg_file|registers[19][15]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|registers[23][15]~q\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\reg_file|registers[27][15]~q\))) ) ) ) # ( !\reg_file|registers[31][15]~q\ & ( \reg_file|registers[19][15]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|registers[23][15]~q\)))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[27][15]~q\ & ((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[31][15]~q\ & ( !\reg_file|registers[19][15]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[23][15]~q\ & sinstruction_IFID(23))))) # 
-- (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[27][15]~q\))) ) ) ) # ( !\reg_file|registers[31][15]~q\ & ( !\reg_file|registers[19][15]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[23][15]~q\ & 
-- sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (\reg_file|registers[27][15]~q\ & ((!sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][15]~q\,
	datab => \reg_file|ALT_INV_registers[23][15]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[31][15]~q\,
	dataf => \reg_file|ALT_INV_registers[19][15]~q\,
	combout => \reg_file|Mux16~3_combout\);

-- Location: MLABCELL_X47_Y14_N57
\reg_file|registers[28][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][15]~feeder_combout\ = \mux_jal|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[28][15]~feeder_combout\);

-- Location: FF_X47_Y14_N59
\reg_file|registers[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][15]~q\);

-- Location: FF_X53_Y16_N55
\reg_file|registers[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][15]~q\);

-- Location: LABCELL_X46_Y11_N0
\reg_file|registers[24][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[24][15]~feeder_combout\);

-- Location: FF_X46_Y11_N1
\reg_file|registers[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][15]~q\);

-- Location: LABCELL_X53_Y16_N42
\reg_file|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux16~0_combout\ = ( \reg_file|registers[16][15]~q\ & ( \reg_file|registers[24][15]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|registers[20][15]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[28][15]~q\))) ) 
-- ) ) # ( !\reg_file|registers[16][15]~q\ & ( \reg_file|registers[24][15]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[20][15]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[28][15]~q\)))) ) ) ) # ( \reg_file|registers[16][15]~q\ & ( !\reg_file|registers[24][15]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][15]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[28][15]~q\)))) ) ) ) # ( !\reg_file|registers[16][15]~q\ & ( !\reg_file|registers[24][15]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][15]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[28][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[28][15]~q\,
	datac => \reg_file|ALT_INV_registers[20][15]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[16][15]~q\,
	dataf => \reg_file|ALT_INV_registers[24][15]~q\,
	combout => \reg_file|Mux16~0_combout\);

-- Location: FF_X51_Y10_N35
\reg_file|registers[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][15]~q\);

-- Location: MLABCELL_X52_Y12_N54
\reg_file|registers[22][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][15]~feeder_combout\ = \mux_jal|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[22][15]~feeder_combout\);

-- Location: FF_X52_Y12_N55
\reg_file|registers[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][15]~q\);

-- Location: FF_X51_Y10_N56
\reg_file|registers[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][15]~q\);

-- Location: FF_X51_Y10_N17
\reg_file|registers[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][15]~q\);

-- Location: LABCELL_X51_Y10_N36
\reg_file|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux16~2_combout\ = ( \reg_file|registers[30][15]~q\ & ( \reg_file|registers[18][15]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[26][15]~q\))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24)) # 
-- (\reg_file|registers[22][15]~q\)))) ) ) ) # ( !\reg_file|registers[30][15]~q\ & ( \reg_file|registers[18][15]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[26][15]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[22][15]~q\ & !sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[30][15]~q\ & ( !\reg_file|registers[18][15]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[26][15]~q\ & ((sinstruction_IFID(24))))) # 
-- (sinstruction_IFID(23) & (((sinstruction_IFID(24)) # (\reg_file|registers[22][15]~q\)))) ) ) ) # ( !\reg_file|registers[30][15]~q\ & ( !\reg_file|registers[18][15]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[26][15]~q\ & 
-- ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((\reg_file|registers[22][15]~q\ & !sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][15]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[22][15]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[30][15]~q\,
	dataf => \reg_file|ALT_INV_registers[18][15]~q\,
	combout => \reg_file|Mux16~2_combout\);

-- Location: FF_X48_Y13_N14
\reg_file|registers[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][15]~q\);

-- Location: FF_X43_Y13_N20
\reg_file|registers[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][15]~q\);

-- Location: FF_X48_Y13_N59
\reg_file|registers[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][15]~q\);

-- Location: LABCELL_X50_Y10_N3
\reg_file|registers[25][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][15]~feeder_combout\ = ( \mux_jal|output[15]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[15]~15_combout\,
	combout => \reg_file|registers[25][15]~feeder_combout\);

-- Location: FF_X50_Y10_N5
\reg_file|registers[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][15]~q\);

-- Location: LABCELL_X43_Y13_N24
\reg_file|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux16~1_combout\ = ( \reg_file|registers[29][15]~q\ & ( \reg_file|registers[25][15]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[17][15]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][15]~q\))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[29][15]~q\ & ( \reg_file|registers[25][15]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[17][15]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][15]~q\)))) # (sinstruction_IFID(24) & 
-- (((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[29][15]~q\ & ( !\reg_file|registers[25][15]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[17][15]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[21][15]~q\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[29][15]~q\ & ( !\reg_file|registers[25][15]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[17][15]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[21][15]~q\,
	datac => \reg_file|ALT_INV_registers[17][15]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[29][15]~q\,
	dataf => \reg_file|ALT_INV_registers[25][15]~q\,
	combout => \reg_file|Mux16~1_combout\);

-- Location: LABCELL_X56_Y18_N15
\reg_file|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux16~4_combout\ = ( \reg_file|Mux16~2_combout\ & ( \reg_file|Mux16~1_combout\ & ( (!sinstruction_IFID(21) & (((\reg_file|Mux16~0_combout\) # (sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # 
-- (\reg_file|Mux16~3_combout\))) ) ) ) # ( !\reg_file|Mux16~2_combout\ & ( \reg_file|Mux16~1_combout\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22) & \reg_file|Mux16~0_combout\)))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # 
-- (\reg_file|Mux16~3_combout\))) ) ) ) # ( \reg_file|Mux16~2_combout\ & ( !\reg_file|Mux16~1_combout\ & ( (!sinstruction_IFID(21) & (((\reg_file|Mux16~0_combout\) # (sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (\reg_file|Mux16~3_combout\ & 
-- (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|Mux16~2_combout\ & ( !\reg_file|Mux16~1_combout\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22) & \reg_file|Mux16~0_combout\)))) # (sinstruction_IFID(21) & (\reg_file|Mux16~3_combout\ & 
-- (sinstruction_IFID(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_Mux16~3_combout\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_Mux16~0_combout\,
	datae => \reg_file|ALT_INV_Mux16~2_combout\,
	dataf => \reg_file|ALT_INV_Mux16~1_combout\,
	combout => \reg_file|Mux16~4_combout\);

-- Location: LABCELL_X56_Y18_N54
\reg_file|Mux16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux16~10_combout\ = ( \reg_file|Mux16~4_combout\ & ( (\reg_file|Mux16~9_combout\) # (sinstruction_IFID(25)) ) ) # ( !\reg_file|Mux16~4_combout\ & ( (!sinstruction_IFID(25) & \reg_file|Mux16~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datad => \reg_file|ALT_INV_Mux16~9_combout\,
	dataf => \reg_file|ALT_INV_Mux16~4_combout\,
	combout => \reg_file|Mux16~10_combout\);

-- Location: FF_X56_Y18_N59
\sreaddata1_IDEX[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux16~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(15));

-- Location: MLABCELL_X59_Y18_N36
\forward|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux16~0_combout\ = ( \forward|Mux31~4_combout\ & ( \alu_main|Result\(15) & ( sreaddata1_IDEX(15) ) ) ) # ( !\forward|Mux31~4_combout\ & ( \alu_main|Result\(15) & ( (\forward|Mux31~5_combout\) # (salumainresult_EXMEM(15)) ) ) ) # ( 
-- \forward|Mux31~4_combout\ & ( !\alu_main|Result\(15) & ( sreaddata1_IDEX(15) ) ) ) # ( !\forward|Mux31~4_combout\ & ( !\alu_main|Result\(15) & ( (salumainresult_EXMEM(15) & !\forward|Mux31~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000001111111101011111010111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(15),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => ALT_INV_sreaddata1_IDEX(15),
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Result\(15),
	combout => \forward|Mux16~0_combout\);

-- Location: LABCELL_X60_Y18_N33
\forward|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux48~0_combout\ = ( \alu_main|Result\(15) & ( (!\forward|Mux49~5_combout\ & (((salumainresult_EXMEM(15))) # (\forward|Mux49~6_combout\))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(15))))) ) ) # ( !\alu_main|Result\(15) & ( 
-- (!\forward|Mux49~5_combout\ & (!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(15)))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_salumainresult_EXMEM(15),
	datad => ALT_INV_sreaddata2_IDEX(15),
	dataf => \alu_main|ALT_INV_Result\(15),
	combout => \forward|Mux48~0_combout\);

-- Location: LABCELL_X64_Y14_N15
\alu_main|Result~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~11_combout\ = ( \forward|Mux48~0_combout\ & ( \forward|Mux16~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux16~0_combout\,
	dataf => \forward|ALT_INV_Mux48~0_combout\,
	combout => \alu_main|Result~11_combout\);

-- Location: LABCELL_X55_Y15_N18
\forward|Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux48~1_combout\ = ( salumainresult_EXMEM(15) & ( \alu_main|Result\(15) ) ) # ( !salumainresult_EXMEM(15) & ( \alu_main|Result\(15) & ( \forward|Mux49~6_combout\ ) ) ) # ( salumainresult_EXMEM(15) & ( !\alu_main|Result\(15) & ( 
-- !\forward|Mux49~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux49~6_combout\,
	datae => ALT_INV_salumainresult_EXMEM(15),
	dataf => \alu_main|ALT_INV_Result\(15),
	combout => \forward|Mux48~1_combout\);

-- Location: FF_X60_Y12_N19
\spc_EXMEM[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(14),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(14));

-- Location: FF_X60_Y13_N38
\spc_MEMWB[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(14),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(14));

-- Location: FF_X61_Y18_N5
\salumainresult_EXMEM[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(14),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(14));

-- Location: LABCELL_X61_Y18_N36
\forward|Mux49~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux49~7_combout\ = ( \alu_main|Result\(14) & ( (!\forward|Mux49~5_combout\ & (((\forward|Mux49~6_combout\)) # (salumainresult_EXMEM(14)))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(14))))) ) ) # ( !\alu_main|Result\(14) & ( 
-- (!\forward|Mux49~5_combout\ & (salumainresult_EXMEM(14) & ((!\forward|Mux49~6_combout\)))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101011111001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(14),
	datab => ALT_INV_sreaddata2_IDEX(14),
	datac => \forward|ALT_INV_Mux49~6_combout\,
	datad => \forward|ALT_INV_Mux49~5_combout\,
	dataf => \alu_main|ALT_INV_Result\(14),
	combout => \forward|Mux49~7_combout\);

-- Location: FF_X48_Y11_N26
\reg_file|registers[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][14]~q\);

-- Location: FF_X48_Y11_N11
\reg_file|registers[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][14]~q\);

-- Location: FF_X50_Y11_N2
\reg_file|registers[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][14]~q\);

-- Location: LABCELL_X51_Y11_N51
\reg_file|registers[23][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[23][14]~feeder_combout\);

-- Location: FF_X51_Y11_N53
\reg_file|registers[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][14]~q\);

-- Location: LABCELL_X48_Y11_N30
\reg_file|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux17~3_combout\ = ( \reg_file|registers[31][14]~q\ & ( \reg_file|registers[23][14]~q\ & ( ((!sinstruction_IFID(24) & ((\reg_file|registers[19][14]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[27][14]~q\))) # (sinstruction_IFID(23)) ) ) 
-- ) # ( !\reg_file|registers[31][14]~q\ & ( \reg_file|registers[23][14]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[19][14]~q\) # (sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (\reg_file|registers[27][14]~q\ & (!sinstruction_IFID(23)))) 
-- ) ) ) # ( \reg_file|registers[31][14]~q\ & ( !\reg_file|registers[23][14]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23) & \reg_file|registers[19][14]~q\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\reg_file|registers[27][14]~q\))) ) ) ) # ( !\reg_file|registers[31][14]~q\ & ( !\reg_file|registers[23][14]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[19][14]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[27][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][14]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[19][14]~q\,
	datae => \reg_file|ALT_INV_registers[31][14]~q\,
	dataf => \reg_file|ALT_INV_registers[23][14]~q\,
	combout => \reg_file|Mux17~3_combout\);

-- Location: FF_X55_Y11_N26
\reg_file|registers[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][14]~q\);

-- Location: FF_X52_Y13_N22
\reg_file|registers[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][14]~q\);

-- Location: FF_X55_Y11_N56
\reg_file|registers[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][14]~q\);

-- Location: MLABCELL_X47_Y11_N51
\reg_file|registers[29][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[29][14]~feeder_combout\);

-- Location: FF_X47_Y11_N53
\reg_file|registers[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][14]~q\);

-- Location: LABCELL_X55_Y11_N57
\reg_file|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux17~1_combout\ = ( \reg_file|registers[17][14]~q\ & ( \reg_file|registers[29][14]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[25][14]~q\)))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))) # 
-- (\reg_file|registers[21][14]~q\))) ) ) ) # ( !\reg_file|registers[17][14]~q\ & ( \reg_file|registers[29][14]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[25][14]~q\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & 
-- (((sinstruction_IFID(24))) # (\reg_file|registers[21][14]~q\))) ) ) ) # ( \reg_file|registers[17][14]~q\ & ( !\reg_file|registers[29][14]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[25][14]~q\)))) # 
-- (sinstruction_IFID(23) & (\reg_file|registers[21][14]~q\ & ((!sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[17][14]~q\ & ( !\reg_file|registers[29][14]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[25][14]~q\ & 
-- sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (\reg_file|registers[21][14]~q\ & ((!sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][14]~q\,
	datab => \reg_file|ALT_INV_registers[25][14]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[17][14]~q\,
	dataf => \reg_file|ALT_INV_registers[29][14]~q\,
	combout => \reg_file|Mux17~1_combout\);

-- Location: FF_X53_Y12_N2
\reg_file|registers[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][14]~q\);

-- Location: FF_X46_Y11_N40
\reg_file|registers[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][14]~q\);

-- Location: FF_X48_Y12_N35
\reg_file|registers[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][14]~q\);

-- Location: FF_X53_Y12_N20
\reg_file|registers[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][14]~q\);

-- Location: MLABCELL_X52_Y12_N39
\reg_file|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux17~0_combout\ = ( \reg_file|registers[28][14]~q\ & ( \reg_file|registers[16][14]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[20][14]~q\))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23)) # 
-- (\reg_file|registers[24][14]~q\)))) ) ) ) # ( !\reg_file|registers[28][14]~q\ & ( \reg_file|registers[16][14]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[20][14]~q\))) # (sinstruction_IFID(24) & 
-- (((\reg_file|registers[24][14]~q\ & !sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[28][14]~q\ & ( !\reg_file|registers[16][14]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[20][14]~q\ & ((sinstruction_IFID(23))))) # 
-- (sinstruction_IFID(24) & (((sinstruction_IFID(23)) # (\reg_file|registers[24][14]~q\)))) ) ) ) # ( !\reg_file|registers[28][14]~q\ & ( !\reg_file|registers[16][14]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[20][14]~q\ & 
-- ((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((\reg_file|registers[24][14]~q\ & !sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][14]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[24][14]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[28][14]~q\,
	dataf => \reg_file|ALT_INV_registers[16][14]~q\,
	combout => \reg_file|Mux17~0_combout\);

-- Location: FF_X46_Y12_N35
\reg_file|registers[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][14]~q\);

-- Location: FF_X52_Y11_N1
\reg_file|registers[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][14]~q\);

-- Location: LABCELL_X46_Y12_N21
\reg_file|registers[22][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][14]~feeder_combout\ = \mux_jal|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[22][14]~feeder_combout\);

-- Location: FF_X46_Y12_N23
\reg_file|registers[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][14]~q\);

-- Location: LABCELL_X55_Y11_N18
\reg_file|registers[30][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][14]~feeder_combout\ = \mux_jal|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[30][14]~feeder_combout\);

-- Location: FF_X55_Y11_N20
\reg_file|registers[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][14]~q\);

-- Location: LABCELL_X46_Y12_N30
\reg_file|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux17~2_combout\ = ( \reg_file|registers[22][14]~q\ & ( \reg_file|registers[30][14]~q\ & ( ((!sinstruction_IFID(24) & ((\reg_file|registers[18][14]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][14]~q\))) # (sinstruction_IFID(23)) ) ) 
-- ) # ( !\reg_file|registers[22][14]~q\ & ( \reg_file|registers[30][14]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[18][14]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][14]~q\)))) # (sinstruction_IFID(23) & 
-- (sinstruction_IFID(24))) ) ) ) # ( \reg_file|registers[22][14]~q\ & ( !\reg_file|registers[30][14]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[18][14]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[26][14]~q\)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24))) ) ) ) # ( !\reg_file|registers[22][14]~q\ & ( !\reg_file|registers[30][14]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[18][14]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[26][14]~q\,
	datad => \reg_file|ALT_INV_registers[18][14]~q\,
	datae => \reg_file|ALT_INV_registers[22][14]~q\,
	dataf => \reg_file|ALT_INV_registers[30][14]~q\,
	combout => \reg_file|Mux17~2_combout\);

-- Location: LABCELL_X57_Y19_N3
\reg_file|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux17~4_combout\ = ( \reg_file|Mux17~0_combout\ & ( \reg_file|Mux17~2_combout\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|Mux17~1_combout\))) # (sinstruction_IFID(22) & (\reg_file|Mux17~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux17~0_combout\ & ( \reg_file|Mux17~2_combout\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|Mux17~1_combout\)))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|Mux17~3_combout\)))) ) ) ) # ( 
-- \reg_file|Mux17~0_combout\ & ( !\reg_file|Mux17~2_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|Mux17~1_combout\)))) # (sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|Mux17~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux17~0_combout\ & ( !\reg_file|Mux17~2_combout\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|Mux17~1_combout\))) # (sinstruction_IFID(22) & (\reg_file|Mux17~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_Mux17~3_combout\,
	datad => \reg_file|ALT_INV_Mux17~1_combout\,
	datae => \reg_file|ALT_INV_Mux17~0_combout\,
	dataf => \reg_file|ALT_INV_Mux17~2_combout\,
	combout => \reg_file|Mux17~4_combout\);

-- Location: FF_X50_Y19_N5
\reg_file|registers[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][14]~q\);

-- Location: FF_X50_Y19_N56
\reg_file|registers[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][14]~q\);

-- Location: LABCELL_X50_Y18_N18
\reg_file|registers[9][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[9][14]~feeder_combout\);

-- Location: FF_X50_Y18_N20
\reg_file|registers[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][14]~q\);

-- Location: LABCELL_X50_Y19_N57
\reg_file|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux17~5_combout\ = ( \reg_file|registers[10][14]~q\ & ( \reg_file|registers[9][14]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[8][14]~q\)) # (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # 
-- ((\reg_file|registers[11][14]~q\)))) ) ) ) # ( !\reg_file|registers[10][14]~q\ & ( \reg_file|registers[9][14]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[8][14]~q\)) # (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (sinstruction_IFID(21) 
-- & (\reg_file|registers[11][14]~q\))) ) ) ) # ( \reg_file|registers[10][14]~q\ & ( !\reg_file|registers[9][14]~q\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21) & ((\reg_file|registers[8][14]~q\)))) # (sinstruction_IFID(22) & 
-- ((!sinstruction_IFID(21)) # ((\reg_file|registers[11][14]~q\)))) ) ) ) # ( !\reg_file|registers[10][14]~q\ & ( !\reg_file|registers[9][14]~q\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21) & ((\reg_file|registers[8][14]~q\)))) # 
-- (sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|registers[11][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[11][14]~q\,
	datad => \reg_file|ALT_INV_registers[8][14]~q\,
	datae => \reg_file|ALT_INV_registers[10][14]~q\,
	dataf => \reg_file|ALT_INV_registers[9][14]~q\,
	combout => \reg_file|Mux17~5_combout\);

-- Location: FF_X45_Y18_N50
\reg_file|registers[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][14]~q\);

-- Location: FF_X45_Y18_N35
\reg_file|registers[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][14]~q\);

-- Location: FF_X45_Y18_N29
\reg_file|registers[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][14]~q\);

-- Location: LABCELL_X46_Y15_N36
\reg_file|registers[12][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][14]~feeder_combout\ = \mux_jal|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[12][14]~feeder_combout\);

-- Location: FF_X46_Y15_N38
\reg_file|registers[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][14]~q\);

-- Location: LABCELL_X45_Y18_N30
\reg_file|Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux17~7_combout\ = ( \reg_file|registers[13][14]~q\ & ( \reg_file|registers[12][14]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[14][14]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[15][14]~q\))) ) 
-- ) ) # ( !\reg_file|registers[13][14]~q\ & ( \reg_file|registers[12][14]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[14][14]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[15][14]~q\)))) ) ) ) # ( \reg_file|registers[13][14]~q\ & ( !\reg_file|registers[12][14]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[14][14]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[15][14]~q\)))) ) ) ) # ( !\reg_file|registers[13][14]~q\ & ( !\reg_file|registers[12][14]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[14][14]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[15][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][14]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[14][14]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[13][14]~q\,
	dataf => \reg_file|ALT_INV_registers[12][14]~q\,
	combout => \reg_file|Mux17~7_combout\);

-- Location: FF_X51_Y19_N2
\reg_file|registers[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][14]~q\);

-- Location: FF_X46_Y19_N26
\reg_file|registers[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][14]~q\);

-- Location: FF_X46_Y19_N17
\reg_file|registers[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][14]~q\);

-- Location: FF_X56_Y15_N20
\reg_file|registers[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][14]~q\);

-- Location: LABCELL_X46_Y19_N15
\reg_file|Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux17~8_combout\ = ( \reg_file|registers[4][14]~q\ & ( \reg_file|registers[7][14]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[5][14]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[6][14]~q\) # 
-- (sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[4][14]~q\ & ( \reg_file|registers[7][14]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][14]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((\reg_file|registers[6][14]~q\) # 
-- (sinstruction_IFID(21))))) ) ) ) # ( \reg_file|registers[4][14]~q\ & ( !\reg_file|registers[7][14]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[5][14]~q\))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21) & 
-- \reg_file|registers[6][14]~q\)))) ) ) ) # ( !\reg_file|registers[4][14]~q\ & ( !\reg_file|registers[7][14]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][14]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21) & 
-- \reg_file|registers[6][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][14]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[6][14]~q\,
	datae => \reg_file|ALT_INV_registers[4][14]~q\,
	dataf => \reg_file|ALT_INV_registers[7][14]~q\,
	combout => \reg_file|Mux17~8_combout\);

-- Location: LABCELL_X45_Y17_N27
\reg_file|registers[3][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][14]~feeder_combout\ = \mux_jal|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[3][14]~feeder_combout\);

-- Location: FF_X45_Y17_N29
\reg_file|registers[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][14]~q\);

-- Location: FF_X45_Y17_N32
\reg_file|registers[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][14]~q\);

-- Location: FF_X46_Y18_N32
\reg_file|registers[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][14]~q\);

-- Location: LABCELL_X43_Y17_N42
\reg_file|registers[1][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][14]~feeder_combout\ = ( \mux_jal|output[14]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[14]~14_combout\,
	combout => \reg_file|registers[1][14]~feeder_combout\);

-- Location: FF_X43_Y17_N44
\reg_file|registers[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][14]~q\);

-- Location: LABCELL_X45_Y17_N33
\reg_file|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux17~6_combout\ = ( \reg_file|registers[0][14]~q\ & ( \reg_file|registers[1][14]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[2][14]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][14]~q\))) ) ) ) 
-- # ( !\reg_file|registers[0][14]~q\ & ( \reg_file|registers[1][14]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][14]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[3][14]~q\)))) ) ) ) # ( \reg_file|registers[0][14]~q\ & ( !\reg_file|registers[1][14]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[2][14]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][14]~q\)))) ) ) ) # ( !\reg_file|registers[0][14]~q\ & ( !\reg_file|registers[1][14]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[2][14]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][14]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[2][14]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[0][14]~q\,
	dataf => \reg_file|ALT_INV_registers[1][14]~q\,
	combout => \reg_file|Mux17~6_combout\);

-- Location: LABCELL_X50_Y19_N30
\reg_file|Mux17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux17~9_combout\ = ( \reg_file|Mux17~8_combout\ & ( \reg_file|Mux17~6_combout\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|Mux17~5_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux17~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux17~8_combout\ & ( \reg_file|Mux17~6_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|Mux17~5_combout\))) # (sinstruction_IFID(23) & (((\reg_file|Mux17~7_combout\ & sinstruction_IFID(24))))) ) ) ) # ( 
-- \reg_file|Mux17~8_combout\ & ( !\reg_file|Mux17~6_combout\ & ( (!sinstruction_IFID(23) & (\reg_file|Mux17~5_combout\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|Mux17~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux17~8_combout\ & ( !\reg_file|Mux17~6_combout\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux17~5_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux17~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux17~5_combout\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_Mux17~7_combout\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_Mux17~8_combout\,
	dataf => \reg_file|ALT_INV_Mux17~6_combout\,
	combout => \reg_file|Mux17~9_combout\);

-- Location: LABCELL_X57_Y19_N6
\reg_file|Mux17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux17~10_combout\ = ( \reg_file|Mux17~4_combout\ & ( \reg_file|Mux17~9_combout\ ) ) # ( !\reg_file|Mux17~4_combout\ & ( \reg_file|Mux17~9_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux17~4_combout\ & ( !\reg_file|Mux17~9_combout\ & 
-- ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux17~4_combout\,
	dataf => \reg_file|ALT_INV_Mux17~9_combout\,
	combout => \reg_file|Mux17~10_combout\);

-- Location: LABCELL_X57_Y19_N27
\sreaddata1_IDEX[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX[14]~feeder_combout\ = ( \reg_file|Mux17~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux17~10_combout\,
	combout => \sreaddata1_IDEX[14]~feeder_combout\);

-- Location: FF_X57_Y19_N29
\sreaddata1_IDEX[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX[14]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(14));

-- Location: LABCELL_X60_Y15_N6
\forward|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux17~0_combout\ = ( \alu_main|Result\(14) & ( (!\forward|Mux31~4_combout\ & (((\forward|Mux31~5_combout\) # (salumainresult_EXMEM(14))))) # (\forward|Mux31~4_combout\ & (sreaddata1_IDEX(14))) ) ) # ( !\alu_main|Result\(14) & ( 
-- (!\forward|Mux31~4_combout\ & (((salumainresult_EXMEM(14) & !\forward|Mux31~5_combout\)))) # (\forward|Mux31~4_combout\ & (sreaddata1_IDEX(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(14),
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => ALT_INV_salumainresult_EXMEM(14),
	datad => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_Result\(14),
	combout => \forward|Mux17~0_combout\);

-- Location: LABCELL_X67_Y15_N6
\alu_main|Result~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~10_combout\ = ( \forward|Mux17~0_combout\ & ( \forward|Mux49~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux49~7_combout\,
	dataf => \forward|ALT_INV_Mux17~0_combout\,
	combout => \alu_main|Result~10_combout\);

-- Location: LABCELL_X60_Y15_N12
\forward|Mux49~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux49~8_combout\ = ( \alu_main|Result\(14) & ( (salumainresult_EXMEM(14)) # (\forward|Mux49~6_combout\) ) ) # ( !\alu_main|Result\(14) & ( (!\forward|Mux49~6_combout\ & salumainresult_EXMEM(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux49~6_combout\,
	datac => ALT_INV_salumainresult_EXMEM(14),
	dataf => \alu_main|ALT_INV_Result\(14),
	combout => \forward|Mux49~8_combout\);

-- Location: FF_X59_Y13_N38
\spc_IDEX[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(13),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(13));

-- Location: FF_X61_Y17_N23
\spc_EXMEM[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(13),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(13));

-- Location: FF_X61_Y17_N19
\spc_MEMWB[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(13),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(13));

-- Location: FF_X59_Y17_N17
\salumainresult_EXMEM[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(13),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(13));

-- Location: FF_X51_Y13_N8
\reg_file|registers[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][13]~q\);

-- Location: LABCELL_X50_Y13_N30
\reg_file|registers[29][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][13]~feeder_combout\ = \mux_jal|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[29][13]~feeder_combout\);

-- Location: FF_X50_Y13_N31
\reg_file|registers[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][13]~q\);

-- Location: FF_X51_Y13_N20
\reg_file|registers[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][13]~q\);

-- Location: LABCELL_X51_Y13_N9
\reg_file|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux18~1_combout\ = ( \reg_file|registers[21][13]~q\ & ( \reg_file|registers[17][13]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[25][13]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[29][13]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[21][13]~q\ & ( \reg_file|registers[17][13]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|registers[25][13]~q\)))) # (sinstruction_IFID(23) & (sinstruction_IFID(24) & 
-- ((\reg_file|registers[29][13]~q\)))) ) ) ) # ( \reg_file|registers[21][13]~q\ & ( !\reg_file|registers[17][13]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24) & (\reg_file|registers[25][13]~q\))) # (sinstruction_IFID(23) & 
-- ((!sinstruction_IFID(24)) # ((\reg_file|registers[29][13]~q\)))) ) ) ) # ( !\reg_file|registers[21][13]~q\ & ( !\reg_file|registers[17][13]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[25][13]~q\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|registers[29][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[25][13]~q\,
	datad => \reg_file|ALT_INV_registers[29][13]~q\,
	datae => \reg_file|ALT_INV_registers[21][13]~q\,
	dataf => \reg_file|ALT_INV_registers[17][13]~q\,
	combout => \reg_file|Mux18~1_combout\);

-- Location: FF_X50_Y11_N59
\reg_file|registers[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][13]~q\);

-- Location: FF_X51_Y11_N20
\reg_file|registers[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][13]~q\);

-- Location: FF_X51_Y11_N11
\reg_file|registers[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][13]~q\);

-- Location: FF_X50_Y11_N50
\reg_file|registers[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][13]~q\);

-- Location: LABCELL_X50_Y11_N51
\reg_file|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux18~3_combout\ = ( \reg_file|registers[23][13]~q\ & ( \reg_file|registers[27][13]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24)) # (\reg_file|registers[19][13]~q\)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # 
-- (\reg_file|registers[31][13]~q\))) ) ) ) # ( !\reg_file|registers[23][13]~q\ & ( \reg_file|registers[27][13]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24)) # (\reg_file|registers[19][13]~q\)))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][13]~q\ & ((sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[23][13]~q\ & ( !\reg_file|registers[27][13]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[19][13]~q\ & !sinstruction_IFID(24))))) # 
-- (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[31][13]~q\))) ) ) ) # ( !\reg_file|registers[23][13]~q\ & ( !\reg_file|registers[27][13]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[19][13]~q\ & 
-- !sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (\reg_file|registers[31][13]~q\ & ((sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[31][13]~q\,
	datac => \reg_file|ALT_INV_registers[19][13]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[23][13]~q\,
	dataf => \reg_file|ALT_INV_registers[27][13]~q\,
	combout => \reg_file|Mux18~3_combout\);

-- Location: LABCELL_X50_Y10_N57
\reg_file|registers[22][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[22][13]~feeder_combout\);

-- Location: FF_X50_Y10_N58
\reg_file|registers[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][13]~q\);

-- Location: FF_X52_Y10_N50
\reg_file|registers[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][13]~q\);

-- Location: FF_X51_Y10_N41
\reg_file|registers[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][13]~q\);

-- Location: LABCELL_X50_Y10_N15
\reg_file|registers[18][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[18][13]~feeder_combout\);

-- Location: FF_X50_Y10_N17
\reg_file|registers[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][13]~q\);

-- Location: MLABCELL_X52_Y10_N57
\reg_file|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux18~2_combout\ = ( \reg_file|registers[30][13]~q\ & ( \reg_file|registers[18][13]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|registers[26][13]~q\)))) # (sinstruction_IFID(23) & (((\reg_file|registers[22][13]~q\)) 
-- # (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[30][13]~q\ & ( \reg_file|registers[18][13]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|registers[26][13]~q\)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & 
-- (\reg_file|registers[22][13]~q\))) ) ) ) # ( \reg_file|registers[30][13]~q\ & ( !\reg_file|registers[18][13]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24) & ((\reg_file|registers[26][13]~q\)))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[22][13]~q\)) # (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[30][13]~q\ & ( !\reg_file|registers[18][13]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24) & ((\reg_file|registers[26][13]~q\)))) # 
-- (sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[22][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[22][13]~q\,
	datad => \reg_file|ALT_INV_registers[26][13]~q\,
	datae => \reg_file|ALT_INV_registers[30][13]~q\,
	dataf => \reg_file|ALT_INV_registers[18][13]~q\,
	combout => \reg_file|Mux18~2_combout\);

-- Location: FF_X47_Y14_N44
\reg_file|registers[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][13]~q\);

-- Location: MLABCELL_X47_Y14_N54
\reg_file|registers[28][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][13]~feeder_combout\ = \mux_jal|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[28][13]~feeder_combout\);

-- Location: FF_X47_Y14_N56
\reg_file|registers[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][13]~q\);

-- Location: FF_X47_Y14_N5
\reg_file|registers[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][13]~q\);

-- Location: FF_X46_Y11_N20
\reg_file|registers[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][13]~q\);

-- Location: MLABCELL_X47_Y14_N45
\reg_file|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux18~0_combout\ = ( \reg_file|registers[20][13]~q\ & ( \reg_file|registers[24][13]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][13]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # 
-- ((\reg_file|registers[28][13]~q\)))) ) ) ) # ( !\reg_file|registers[20][13]~q\ & ( \reg_file|registers[24][13]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][13]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & 
-- (sinstruction_IFID(24) & ((\reg_file|registers[28][13]~q\)))) ) ) ) # ( \reg_file|registers[20][13]~q\ & ( !\reg_file|registers[24][13]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[16][13]~q\))) # (sinstruction_IFID(23) 
-- & ((!sinstruction_IFID(24)) # ((\reg_file|registers[28][13]~q\)))) ) ) ) # ( !\reg_file|registers[20][13]~q\ & ( !\reg_file|registers[24][13]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[16][13]~q\))) # 
-- (sinstruction_IFID(23) & (sinstruction_IFID(24) & ((\reg_file|registers[28][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[16][13]~q\,
	datad => \reg_file|ALT_INV_registers[28][13]~q\,
	datae => \reg_file|ALT_INV_registers[20][13]~q\,
	dataf => \reg_file|ALT_INV_registers[24][13]~q\,
	combout => \reg_file|Mux18~0_combout\);

-- Location: LABCELL_X53_Y19_N6
\reg_file|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux18~4_combout\ = ( \reg_file|Mux18~2_combout\ & ( \reg_file|Mux18~0_combout\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & (\reg_file|Mux18~1_combout\)) # (sinstruction_IFID(22) & ((\reg_file|Mux18~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux18~2_combout\ & ( \reg_file|Mux18~0_combout\ & ( (!sinstruction_IFID(21) & (!sinstruction_IFID(22))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|Mux18~1_combout\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|Mux18~3_combout\))))) ) ) ) # ( \reg_file|Mux18~2_combout\ & ( !\reg_file|Mux18~0_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|Mux18~1_combout\)) # 
-- (sinstruction_IFID(22) & ((\reg_file|Mux18~3_combout\))))) ) ) ) # ( !\reg_file|Mux18~2_combout\ & ( !\reg_file|Mux18~0_combout\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|Mux18~1_combout\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|Mux18~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux18~1_combout\,
	datad => \reg_file|ALT_INV_Mux18~3_combout\,
	datae => \reg_file|ALT_INV_Mux18~2_combout\,
	dataf => \reg_file|ALT_INV_Mux18~0_combout\,
	combout => \reg_file|Mux18~4_combout\);

-- Location: FF_X48_Y16_N44
\reg_file|registers[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][13]~q\);

-- Location: FF_X50_Y18_N32
\reg_file|registers[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][13]~q\);

-- Location: FF_X45_Y19_N35
\reg_file|registers[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][13]~q\);

-- Location: MLABCELL_X52_Y19_N3
\reg_file|registers[8][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[8][13]~feeder_combout\);

-- Location: FF_X52_Y19_N5
\reg_file|registers[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][13]~q\);

-- Location: LABCELL_X48_Y16_N45
\reg_file|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux18~5_combout\ = ( \reg_file|registers[11][13]~q\ & ( \reg_file|registers[8][13]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[9][13]~q\)))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))) # 
-- (\reg_file|registers[10][13]~q\))) ) ) ) # ( !\reg_file|registers[11][13]~q\ & ( \reg_file|registers[8][13]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[9][13]~q\)))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[10][13]~q\ & (!sinstruction_IFID(21)))) ) ) ) # ( \reg_file|registers[11][13]~q\ & ( !\reg_file|registers[8][13]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21) & \reg_file|registers[9][13]~q\)))) # (sinstruction_IFID(22) & 
-- (((sinstruction_IFID(21))) # (\reg_file|registers[10][13]~q\))) ) ) ) # ( !\reg_file|registers[11][13]~q\ & ( !\reg_file|registers[8][13]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21) & \reg_file|registers[9][13]~q\)))) # 
-- (sinstruction_IFID(22) & (\reg_file|registers[10][13]~q\ & (!sinstruction_IFID(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[10][13]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[9][13]~q\,
	datae => \reg_file|ALT_INV_registers[11][13]~q\,
	dataf => \reg_file|ALT_INV_registers[8][13]~q\,
	combout => \reg_file|Mux18~5_combout\);

-- Location: LABCELL_X46_Y17_N33
\reg_file|registers[12][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[12][13]~feeder_combout\);

-- Location: FF_X46_Y17_N34
\reg_file|registers[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][13]~q\);

-- Location: FF_X47_Y16_N17
\reg_file|registers[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][13]~q\);

-- Location: MLABCELL_X52_Y14_N3
\reg_file|registers[13][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[13][13]~feeder_combout\);

-- Location: FF_X52_Y14_N5
\reg_file|registers[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][13]~q\);

-- Location: FF_X47_Y16_N11
\reg_file|registers[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][13]~q\);

-- Location: MLABCELL_X47_Y16_N0
\reg_file|Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux18~7_combout\ = ( \reg_file|registers[13][13]~q\ & ( \reg_file|registers[14][13]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[12][13]~q\)) # (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # 
-- ((\reg_file|registers[15][13]~q\)))) ) ) ) # ( !\reg_file|registers[13][13]~q\ & ( \reg_file|registers[14][13]~q\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21) & (\reg_file|registers[12][13]~q\))) # (sinstruction_IFID(22) & 
-- ((!sinstruction_IFID(21)) # ((\reg_file|registers[15][13]~q\)))) ) ) ) # ( \reg_file|registers[13][13]~q\ & ( !\reg_file|registers[14][13]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[12][13]~q\)) # (sinstruction_IFID(21)))) # 
-- (sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|registers[15][13]~q\)))) ) ) ) # ( !\reg_file|registers[13][13]~q\ & ( !\reg_file|registers[14][13]~q\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21) & (\reg_file|registers[12][13]~q\))) 
-- # (sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|registers[15][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[12][13]~q\,
	datad => \reg_file|ALT_INV_registers[15][13]~q\,
	datae => \reg_file|ALT_INV_registers[13][13]~q\,
	dataf => \reg_file|ALT_INV_registers[14][13]~q\,
	combout => \reg_file|Mux18~7_combout\);

-- Location: FF_X48_Y17_N53
\reg_file|registers[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][13]~q\);

-- Location: FF_X48_Y16_N20
\reg_file|registers[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][13]~q\);

-- Location: FF_X46_Y18_N29
\reg_file|registers[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][13]~q\);

-- Location: LABCELL_X45_Y15_N36
\reg_file|registers[3][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[3][13]~feeder_combout\);

-- Location: FF_X45_Y15_N38
\reg_file|registers[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][13]~q\);

-- Location: LABCELL_X48_Y16_N21
\reg_file|Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux18~6_combout\ = ( \reg_file|registers[0][13]~q\ & ( \reg_file|registers[3][13]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[1][13]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[2][13]~q\) # 
-- (sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[0][13]~q\ & ( \reg_file|registers[3][13]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][13]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((\reg_file|registers[2][13]~q\) # 
-- (sinstruction_IFID(21))))) ) ) ) # ( \reg_file|registers[0][13]~q\ & ( !\reg_file|registers[3][13]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[1][13]~q\))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21) & 
-- \reg_file|registers[2][13]~q\)))) ) ) ) # ( !\reg_file|registers[0][13]~q\ & ( !\reg_file|registers[3][13]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[1][13]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21) & 
-- \reg_file|registers[2][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[1][13]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[2][13]~q\,
	datae => \reg_file|ALT_INV_registers[0][13]~q\,
	dataf => \reg_file|ALT_INV_registers[3][13]~q\,
	combout => \reg_file|Mux18~6_combout\);

-- Location: LABCELL_X43_Y15_N6
\reg_file|registers[6][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[6][13]~feeder_combout\);

-- Location: FF_X43_Y15_N8
\reg_file|registers[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[6][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][13]~q\);

-- Location: LABCELL_X43_Y15_N54
\reg_file|registers[4][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[4][13]~feeder_combout\);

-- Location: FF_X43_Y15_N56
\reg_file|registers[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][13]~q\);

-- Location: LABCELL_X43_Y15_N12
\reg_file|registers[5][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[5][13]~feeder_combout\);

-- Location: FF_X43_Y15_N14
\reg_file|registers[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[5][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][13]~q\);

-- Location: LABCELL_X46_Y15_N6
\reg_file|registers[7][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][13]~feeder_combout\ = ( \mux_jal|output[13]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[13]~13_combout\,
	combout => \reg_file|registers[7][13]~feeder_combout\);

-- Location: FF_X46_Y15_N8
\reg_file|registers[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][13]~q\);

-- Location: LABCELL_X43_Y15_N36
\reg_file|Mux18~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux18~8_combout\ = ( sinstruction_IFID(21) & ( \reg_file|registers[7][13]~q\ & ( (\reg_file|registers[5][13]~q\) # (sinstruction_IFID(22)) ) ) ) # ( !sinstruction_IFID(21) & ( \reg_file|registers[7][13]~q\ & ( (!sinstruction_IFID(22) & 
-- ((\reg_file|registers[4][13]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][13]~q\)) ) ) ) # ( sinstruction_IFID(21) & ( !\reg_file|registers[7][13]~q\ & ( (!sinstruction_IFID(22) & \reg_file|registers[5][13]~q\) ) ) ) # ( !sinstruction_IFID(21) 
-- & ( !\reg_file|registers[7][13]~q\ & ( (!sinstruction_IFID(22) & ((\reg_file|registers[4][13]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[6][13]~q\,
	datac => \reg_file|ALT_INV_registers[4][13]~q\,
	datad => \reg_file|ALT_INV_registers[5][13]~q\,
	datae => ALT_INV_sinstruction_IFID(21),
	dataf => \reg_file|ALT_INV_registers[7][13]~q\,
	combout => \reg_file|Mux18~8_combout\);

-- Location: LABCELL_X48_Y16_N15
\reg_file|Mux18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux18~9_combout\ = ( \reg_file|Mux18~6_combout\ & ( \reg_file|Mux18~8_combout\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|Mux18~5_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux18~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux18~6_combout\ & ( \reg_file|Mux18~8_combout\ & ( (!sinstruction_IFID(23) & (\reg_file|Mux18~5_combout\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|Mux18~7_combout\)))) ) ) ) # ( 
-- \reg_file|Mux18~6_combout\ & ( !\reg_file|Mux18~8_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|Mux18~5_combout\))) # (sinstruction_IFID(23) & (((\reg_file|Mux18~7_combout\ & sinstruction_IFID(24))))) ) ) ) # ( 
-- !\reg_file|Mux18~6_combout\ & ( !\reg_file|Mux18~8_combout\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux18~5_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux18~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_Mux18~5_combout\,
	datac => \reg_file|ALT_INV_Mux18~7_combout\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_Mux18~6_combout\,
	dataf => \reg_file|ALT_INV_Mux18~8_combout\,
	combout => \reg_file|Mux18~9_combout\);

-- Location: MLABCELL_X59_Y17_N36
\reg_file|Mux18~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux18~10_combout\ = ( \reg_file|Mux18~9_combout\ & ( (!sinstruction_IFID(25)) # (\reg_file|Mux18~4_combout\) ) ) # ( !\reg_file|Mux18~9_combout\ & ( (\reg_file|Mux18~4_combout\ & sinstruction_IFID(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Mux18~4_combout\,
	datad => ALT_INV_sinstruction_IFID(25),
	dataf => \reg_file|ALT_INV_Mux18~9_combout\,
	combout => \reg_file|Mux18~10_combout\);

-- Location: FF_X59_Y17_N20
\sreaddata1_IDEX[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux18~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(13));

-- Location: MLABCELL_X59_Y17_N45
\forward|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux18~0_combout\ = ( \forward|Mux31~4_combout\ & ( \alu_main|Result\(13) & ( sreaddata1_IDEX(13) ) ) ) # ( !\forward|Mux31~4_combout\ & ( \alu_main|Result\(13) & ( (salumainresult_EXMEM(13)) # (\forward|Mux31~5_combout\) ) ) ) # ( 
-- \forward|Mux31~4_combout\ & ( !\alu_main|Result\(13) & ( sreaddata1_IDEX(13) ) ) ) # ( !\forward|Mux31~4_combout\ & ( !\alu_main|Result\(13) & ( (!\forward|Mux31~5_combout\ & salumainresult_EXMEM(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000000001111111101110111011101110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~5_combout\,
	datab => ALT_INV_salumainresult_EXMEM(13),
	datad => ALT_INV_sreaddata1_IDEX(13),
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Result\(13),
	combout => \forward|Mux18~0_combout\);

-- Location: MLABCELL_X59_Y17_N33
\forward|Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux50~1_combout\ = ( \alu_main|Result\(13) & ( (salumainresult_EXMEM(13)) # (\forward|Mux49~6_combout\) ) ) # ( !\alu_main|Result\(13) & ( (!\forward|Mux49~6_combout\ & salumainresult_EXMEM(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datac => ALT_INV_salumainresult_EXMEM(13),
	dataf => \alu_main|ALT_INV_Result\(13),
	combout => \forward|Mux50~1_combout\);

-- Location: MLABCELL_X59_Y15_N9
\alu_main|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~49_sumout\ = SUM(( \forward|Mux19~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux51~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(12))))) ) + ( \alu_main|Add0~46\ ))
-- \alu_main|Add0~50\ = CARRY(( \forward|Mux19~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux51~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(12))))) ) + ( \alu_main|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(12),
	datad => \forward|ALT_INV_Mux19~0_combout\,
	dataf => \forward|ALT_INV_Mux51~1_combout\,
	cin => \alu_main|Add0~46\,
	sumout => \alu_main|Add0~49_sumout\,
	cout => \alu_main|Add0~50\);

-- Location: MLABCELL_X59_Y15_N12
\alu_main|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~53_sumout\ = SUM(( \forward|Mux18~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux50~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(13))))) ) + ( \alu_main|Add0~50\ ))
-- \alu_main|Add0~54\ = CARRY(( \forward|Mux18~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux50~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(13))))) ) + ( \alu_main|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(13),
	datad => \forward|ALT_INV_Mux18~0_combout\,
	dataf => \forward|ALT_INV_Mux50~1_combout\,
	cin => \alu_main|Add0~50\,
	sumout => \alu_main|Add0~53_sumout\,
	cout => \alu_main|Add0~54\);

-- Location: MLABCELL_X59_Y17_N57
\forward|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux50~0_combout\ = ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(13) ) ) # ( !\forward|Mux49~5_combout\ & ( (!\forward|Mux49~6_combout\ & ((salumainresult_EXMEM(13)))) # (\forward|Mux49~6_combout\ & (\alu_main|Result\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(13),
	datab => ALT_INV_sreaddata2_IDEX(13),
	datac => ALT_INV_salumainresult_EXMEM(13),
	datad => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \forward|ALT_INV_Mux49~5_combout\,
	combout => \forward|Mux50~0_combout\);

-- Location: LABCELL_X67_Y15_N51
\alu_main|Result~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~9_combout\ = ( \forward|Mux50~0_combout\ & ( \forward|Mux18~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux18~0_combout\,
	dataf => \forward|ALT_INV_Mux50~0_combout\,
	combout => \alu_main|Result~9_combout\);

-- Location: MLABCELL_X59_Y18_N6
\alu_main|ShiftRight0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~13_combout\ = ( \forward|Mux34~0_combout\ & ( \forward|Mux33~0_combout\ & ( (!sinstruction_IFID(7)) # ((!sinstruction_IFID(6) & \forward|Mux32~0_combout\)) ) ) ) # ( !\forward|Mux34~0_combout\ & ( \forward|Mux33~0_combout\ & ( 
-- (!sinstruction_IFID(6) & (sinstruction_IFID(7) & \forward|Mux32~0_combout\)) # (sinstruction_IFID(6) & (!sinstruction_IFID(7))) ) ) ) # ( \forward|Mux34~0_combout\ & ( !\forward|Mux33~0_combout\ & ( (!sinstruction_IFID(6) & ((!sinstruction_IFID(7)) # 
-- (\forward|Mux32~0_combout\))) ) ) ) # ( !\forward|Mux34~0_combout\ & ( !\forward|Mux33~0_combout\ & ( (!sinstruction_IFID(6) & (sinstruction_IFID(7) & \forward|Mux32~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010100010101000101001000110010001101100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => ALT_INV_sinstruction_IFID(7),
	datac => \forward|ALT_INV_Mux32~0_combout\,
	datae => \forward|ALT_INV_Mux34~0_combout\,
	dataf => \forward|ALT_INV_Mux33~0_combout\,
	combout => \alu_main|ShiftRight0~13_combout\);

-- Location: MLABCELL_X59_Y17_N48
\alu_main|ShiftRight1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~11_combout\ = ( \forward|Mux33~0_combout\ & ( (!\alu_main|ShiftRight1~39_combout\ & (!\forward|Mux31~6_combout\ & (\forward|Mux32~0_combout\))) # (\alu_main|ShiftRight1~39_combout\ & (((\forward|Mux34~0_combout\)) # 
-- (\forward|Mux31~6_combout\))) ) ) # ( !\forward|Mux33~0_combout\ & ( (!\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux32~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux34~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000011001010111010001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datab => \forward|ALT_INV_Mux31~6_combout\,
	datac => \forward|ALT_INV_Mux32~0_combout\,
	datad => \forward|ALT_INV_Mux34~0_combout\,
	dataf => \forward|ALT_INV_Mux33~0_combout\,
	combout => \alu_main|ShiftRight1~11_combout\);

-- Location: LABCELL_X67_Y15_N42
\alu_main|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~1_combout\ = ( \alu_main|ShiftRight1~11_combout\ & ( \alu_main|ShiftLeft1~7_combout\ & ( (\alu_main|ShiftRight0~13_combout\ & \alu_main|ShiftLeft0~2_combout\) ) ) ) # ( !\alu_main|ShiftRight1~11_combout\ & ( \alu_main|ShiftLeft1~7_combout\ 
-- & ( (\alu_main|ShiftRight0~13_combout\ & \alu_main|ShiftLeft0~2_combout\) ) ) ) # ( \alu_main|ShiftRight1~11_combout\ & ( !\alu_main|ShiftLeft1~7_combout\ & ( (!salucontrol_IDEX(1) & (\alu_main|ShiftRight0~13_combout\ & 
-- ((\alu_main|ShiftLeft0~2_combout\)))) # (salucontrol_IDEX(1) & (((\alu_main|ShiftLeft1~1_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~11_combout\ & ( !\alu_main|ShiftLeft1~7_combout\ & ( (!salucontrol_IDEX(1) & (\alu_main|ShiftRight0~13_combout\ & 
-- \alu_main|ShiftLeft0~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000001010010011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \alu_main|ALT_INV_ShiftRight0~13_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~11_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	combout => \alu_main|Mux13~1_combout\);

-- Location: FF_X60_Y15_N2
\spc_EXMEM[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(21));

-- Location: FF_X57_Y15_N55
\spc_MEMWB[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(21));

-- Location: FF_X63_Y15_N14
\salumainresult_EXMEM[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(21),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(21));

-- Location: FF_X51_Y16_N47
\reg_file|registers[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][21]~q\);

-- Location: FF_X53_Y17_N8
\reg_file|registers[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][21]~q\);

-- Location: FF_X52_Y15_N53
\reg_file|registers[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][21]~q\);

-- Location: FF_X53_Y17_N2
\reg_file|registers[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][21]~q\);

-- Location: LABCELL_X53_Y17_N9
\reg_file|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux10~3_combout\ = ( \reg_file|registers[31][21]~q\ & ( sinstruction_IFID(24) & ( (\reg_file|registers[27][21]~q\) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[31][21]~q\ & ( sinstruction_IFID(24) & ( (!sinstruction_IFID(23) & 
-- \reg_file|registers[27][21]~q\) ) ) ) # ( \reg_file|registers[31][21]~q\ & ( !sinstruction_IFID(24) & ( (!sinstruction_IFID(23) & (\reg_file|registers[19][21]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[23][21]~q\))) ) ) ) # ( 
-- !\reg_file|registers[31][21]~q\ & ( !sinstruction_IFID(24) & ( (!sinstruction_IFID(23) & (\reg_file|registers[19][21]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[23][21]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[19][21]~q\,
	datac => \reg_file|ALT_INV_registers[27][21]~q\,
	datad => \reg_file|ALT_INV_registers[23][21]~q\,
	datae => \reg_file|ALT_INV_registers[31][21]~q\,
	dataf => ALT_INV_sinstruction_IFID(24),
	combout => \reg_file|Mux10~3_combout\);

-- Location: LABCELL_X53_Y11_N12
\reg_file|registers[22][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][21]~feeder_combout\ = \mux_jal|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[22][21]~feeder_combout\);

-- Location: FF_X53_Y11_N14
\reg_file|registers[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][21]~q\);

-- Location: MLABCELL_X52_Y11_N39
\reg_file|registers[18][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[18][21]~feeder_combout\);

-- Location: FF_X52_Y11_N41
\reg_file|registers[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][21]~q\);

-- Location: FF_X53_Y11_N50
\reg_file|registers[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][21]~q\);

-- Location: FF_X53_Y11_N44
\reg_file|registers[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][21]~q\);

-- Location: LABCELL_X53_Y11_N21
\reg_file|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux10~2_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[26][21]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[22][21]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[30][21]~q\))) ) ) ) # ( !sinstruction_IFID(23) & ( 
-- \reg_file|registers[26][21]~q\ & ( (\reg_file|registers[18][21]~q\) # (sinstruction_IFID(24)) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[26][21]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[22][21]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[30][21]~q\))) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[26][21]~q\ & ( (!sinstruction_IFID(24) & \reg_file|registers[18][21]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[22][21]~q\,
	datac => \reg_file|ALT_INV_registers[18][21]~q\,
	datad => \reg_file|ALT_INV_registers[30][21]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[26][21]~q\,
	combout => \reg_file|Mux10~2_combout\);

-- Location: FF_X50_Y13_N47
\reg_file|registers[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][21]~q\);

-- Location: FF_X60_Y15_N53
\reg_file|registers[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][21]~q\);

-- Location: FF_X55_Y14_N47
\reg_file|registers[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][21]~q\);

-- Location: LABCELL_X50_Y17_N48
\reg_file|registers[21][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[21][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[21][21]~feeder_combout\);

-- Location: FF_X50_Y17_N50
\reg_file|registers[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[21][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][21]~q\);

-- Location: LABCELL_X55_Y14_N42
\reg_file|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux10~1_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[21][21]~q\ & ( (!sinstruction_IFID(24)) # (\reg_file|registers[29][21]~q\) ) ) ) # ( !sinstruction_IFID(23) & ( \reg_file|registers[21][21]~q\ & ( (!sinstruction_IFID(24) & 
-- ((\reg_file|registers[17][21]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][21]~q\)) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[21][21]~q\ & ( (sinstruction_IFID(24) & \reg_file|registers[29][21]~q\) ) ) ) # ( 
-- !sinstruction_IFID(23) & ( !\reg_file|registers[21][21]~q\ & ( (!sinstruction_IFID(24) & ((\reg_file|registers[17][21]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][21]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[29][21]~q\,
	datac => \reg_file|ALT_INV_registers[25][21]~q\,
	datad => \reg_file|ALT_INV_registers[17][21]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[21][21]~q\,
	combout => \reg_file|Mux10~1_combout\);

-- Location: LABCELL_X56_Y12_N12
\reg_file|registers[16][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[16][21]~feeder_combout\ = \mux_jal|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[16][21]~feeder_combout\);

-- Location: FF_X56_Y12_N14
\reg_file|registers[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[16][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][21]~q\);

-- Location: FF_X56_Y12_N44
\reg_file|registers[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][21]~q\);

-- Location: LABCELL_X48_Y12_N0
\reg_file|registers[28][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[28][21]~feeder_combout\);

-- Location: FF_X48_Y12_N1
\reg_file|registers[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][21]~q\);

-- Location: LABCELL_X56_Y12_N30
\reg_file|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux10~0_combout\ = ( \reg_file|registers[28][21]~q\ & ( \reg_file|registers[24][21]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][21]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][21]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[28][21]~q\ & ( \reg_file|registers[24][21]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[16][21]~q\))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24) & 
-- \reg_file|registers[20][21]~q\)))) ) ) ) # ( \reg_file|registers[28][21]~q\ & ( !\reg_file|registers[24][21]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][21]~q\ & (!sinstruction_IFID(24)))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[20][21]~q\) # (sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[28][21]~q\ & ( !\reg_file|registers[24][21]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][21]~q\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|registers[20][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[16][21]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[20][21]~q\,
	datae => \reg_file|ALT_INV_registers[28][21]~q\,
	dataf => \reg_file|ALT_INV_registers[24][21]~q\,
	combout => \reg_file|Mux10~0_combout\);

-- Location: LABCELL_X55_Y20_N0
\reg_file|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux10~4_combout\ = ( \reg_file|Mux10~1_combout\ & ( \reg_file|Mux10~0_combout\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|Mux10~2_combout\))) # (sinstruction_IFID(21) & (\reg_file|Mux10~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux10~1_combout\ & ( \reg_file|Mux10~0_combout\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux10~2_combout\))) # (sinstruction_IFID(21) & 
-- (\reg_file|Mux10~3_combout\)))) ) ) ) # ( \reg_file|Mux10~1_combout\ & ( !\reg_file|Mux10~0_combout\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux10~2_combout\))) # 
-- (sinstruction_IFID(21) & (\reg_file|Mux10~3_combout\)))) ) ) ) # ( !\reg_file|Mux10~1_combout\ & ( !\reg_file|Mux10~0_combout\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux10~2_combout\))) # (sinstruction_IFID(21) & 
-- (\reg_file|Mux10~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_Mux10~3_combout\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_Mux10~2_combout\,
	datae => \reg_file|ALT_INV_Mux10~1_combout\,
	dataf => \reg_file|ALT_INV_Mux10~0_combout\,
	combout => \reg_file|Mux10~4_combout\);

-- Location: FF_X50_Y19_N17
\reg_file|registers[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][21]~q\);

-- Location: FF_X50_Y18_N35
\reg_file|registers[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][21]~q\);

-- Location: FF_X48_Y19_N20
\reg_file|registers[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][21]~q\);

-- Location: FF_X50_Y19_N50
\reg_file|registers[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][21]~q\);

-- Location: LABCELL_X48_Y19_N18
\reg_file|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux10~5_combout\ = ( \reg_file|registers[10][21]~q\ & ( \reg_file|registers[8][21]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|registers[9][21]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][21]~q\))) ) ) 
-- ) # ( !\reg_file|registers[10][21]~q\ & ( \reg_file|registers[8][21]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[9][21]~q\)))) # (sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|registers[11][21]~q\))) ) 
-- ) ) # ( \reg_file|registers[10][21]~q\ & ( !\reg_file|registers[8][21]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|registers[9][21]~q\)))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # 
-- ((\reg_file|registers[11][21]~q\)))) ) ) ) # ( !\reg_file|registers[10][21]~q\ & ( !\reg_file|registers[8][21]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[9][21]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[11][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[11][21]~q\,
	datad => \reg_file|ALT_INV_registers[9][21]~q\,
	datae => \reg_file|ALT_INV_registers[10][21]~q\,
	dataf => \reg_file|ALT_INV_registers[8][21]~q\,
	combout => \reg_file|Mux10~5_combout\);

-- Location: FF_X56_Y19_N2
\reg_file|registers[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][21]~q\);

-- Location: LABCELL_X53_Y20_N54
\reg_file|registers[4][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][21]~feeder_combout\ = ( \mux_jal|output[21]~21_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[21]~21_combout\,
	combout => \reg_file|registers[4][21]~feeder_combout\);

-- Location: FF_X53_Y20_N56
\reg_file|registers[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][21]~q\);

-- Location: FF_X56_Y19_N32
\reg_file|registers[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][21]~q\);

-- Location: FF_X61_Y15_N47
\reg_file|registers[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][21]~q\);

-- Location: LABCELL_X56_Y19_N30
\reg_file|Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux10~8_combout\ = ( \reg_file|registers[5][21]~q\ & ( \reg_file|registers[7][21]~q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[4][21]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][21]~q\))) # (sinstruction_IFID(21)) ) ) ) # 
-- ( !\reg_file|registers[5][21]~q\ & ( \reg_file|registers[7][21]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[4][21]~q\ & !sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))) # (\reg_file|registers[6][21]~q\))) ) ) ) 
-- # ( \reg_file|registers[5][21]~q\ & ( !\reg_file|registers[7][21]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21)) # (\reg_file|registers[4][21]~q\)))) # (sinstruction_IFID(22) & (\reg_file|registers[6][21]~q\ & ((!sinstruction_IFID(21))))) ) ) 
-- ) # ( !\reg_file|registers[5][21]~q\ & ( !\reg_file|registers[7][21]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[4][21]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][21]~q\,
	datab => \reg_file|ALT_INV_registers[4][21]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[5][21]~q\,
	dataf => \reg_file|ALT_INV_registers[7][21]~q\,
	combout => \reg_file|Mux10~8_combout\);

-- Location: FF_X43_Y16_N35
\reg_file|registers[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][21]~q\);

-- Location: FF_X46_Y18_N5
\reg_file|registers[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][21]~q\);

-- Location: FF_X48_Y17_N20
\reg_file|registers[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][21]~q\);

-- Location: FF_X43_Y16_N50
\reg_file|registers[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][21]~q\);

-- Location: LABCELL_X43_Y16_N54
\reg_file|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux10~6_combout\ = ( \reg_file|registers[1][21]~q\ & ( \reg_file|registers[3][21]~q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[0][21]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[2][21]~q\))) # (sinstruction_IFID(21)) ) ) ) # 
-- ( !\reg_file|registers[1][21]~q\ & ( \reg_file|registers[3][21]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[0][21]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[2][21]~q\)))) # (sinstruction_IFID(21) & 
-- (sinstruction_IFID(22))) ) ) ) # ( \reg_file|registers[1][21]~q\ & ( !\reg_file|registers[3][21]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[0][21]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[2][21]~q\)))) # 
-- (sinstruction_IFID(21) & (!sinstruction_IFID(22))) ) ) ) # ( !\reg_file|registers[1][21]~q\ & ( !\reg_file|registers[3][21]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[0][21]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[2][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[2][21]~q\,
	datad => \reg_file|ALT_INV_registers[0][21]~q\,
	datae => \reg_file|ALT_INV_registers[1][21]~q\,
	dataf => \reg_file|ALT_INV_registers[3][21]~q\,
	combout => \reg_file|Mux10~6_combout\);

-- Location: FF_X46_Y17_N38
\reg_file|registers[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][21]~q\);

-- Location: FF_X45_Y18_N26
\reg_file|registers[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][21]~q\);

-- Location: FF_X45_Y18_N14
\reg_file|registers[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][21]~q\);

-- Location: FF_X42_Y18_N14
\reg_file|registers[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][21]~q\);

-- Location: LABCELL_X45_Y18_N12
\reg_file|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux10~7_combout\ = ( \reg_file|registers[14][21]~q\ & ( \reg_file|registers[15][21]~q\ & ( ((!sinstruction_IFID(21) & (\reg_file|registers[12][21]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[13][21]~q\)))) # (sinstruction_IFID(22)) ) ) 
-- ) # ( !\reg_file|registers[14][21]~q\ & ( \reg_file|registers[15][21]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[12][21]~q\ & ((!sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22)) # 
-- (\reg_file|registers[13][21]~q\)))) ) ) ) # ( \reg_file|registers[14][21]~q\ & ( !\reg_file|registers[15][21]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))) # (\reg_file|registers[12][21]~q\))) # (sinstruction_IFID(21) & 
-- (((\reg_file|registers[13][21]~q\ & !sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[14][21]~q\ & ( !\reg_file|registers[15][21]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[12][21]~q\)) # 
-- (sinstruction_IFID(21) & ((\reg_file|registers[13][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][21]~q\,
	datab => \reg_file|ALT_INV_registers[13][21]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[14][21]~q\,
	dataf => \reg_file|ALT_INV_registers[15][21]~q\,
	combout => \reg_file|Mux10~7_combout\);

-- Location: LABCELL_X55_Y20_N6
\reg_file|Mux10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux10~9_combout\ = ( \reg_file|Mux10~6_combout\ & ( \reg_file|Mux10~7_combout\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # ((\reg_file|Mux10~8_combout\)))) # (sinstruction_IFID(24) & (((\reg_file|Mux10~5_combout\)) # 
-- (sinstruction_IFID(23)))) ) ) ) # ( !\reg_file|Mux10~6_combout\ & ( \reg_file|Mux10~7_combout\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23) & ((\reg_file|Mux10~8_combout\)))) # (sinstruction_IFID(24) & (((\reg_file|Mux10~5_combout\)) # 
-- (sinstruction_IFID(23)))) ) ) ) # ( \reg_file|Mux10~6_combout\ & ( !\reg_file|Mux10~7_combout\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # ((\reg_file|Mux10~8_combout\)))) # (sinstruction_IFID(24) & (!sinstruction_IFID(23) & 
-- (\reg_file|Mux10~5_combout\))) ) ) ) # ( !\reg_file|Mux10~6_combout\ & ( !\reg_file|Mux10~7_combout\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23) & ((\reg_file|Mux10~8_combout\)))) # (sinstruction_IFID(24) & (!sinstruction_IFID(23) & 
-- (\reg_file|Mux10~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_Mux10~5_combout\,
	datad => \reg_file|ALT_INV_Mux10~8_combout\,
	datae => \reg_file|ALT_INV_Mux10~6_combout\,
	dataf => \reg_file|ALT_INV_Mux10~7_combout\,
	combout => \reg_file|Mux10~9_combout\);

-- Location: LABCELL_X55_Y20_N24
\reg_file|Mux10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux10~10_combout\ = ( \reg_file|Mux10~4_combout\ & ( \reg_file|Mux10~9_combout\ ) ) # ( !\reg_file|Mux10~4_combout\ & ( \reg_file|Mux10~9_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux10~4_combout\ & ( !\reg_file|Mux10~9_combout\ & 
-- ( sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux10~4_combout\,
	dataf => \reg_file|ALT_INV_Mux10~9_combout\,
	combout => \reg_file|Mux10~10_combout\);

-- Location: LABCELL_X55_Y20_N36
\sreaddata1_IDEX[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX[21]~feeder_combout\ = ( \reg_file|Mux10~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux10~10_combout\,
	combout => \sreaddata1_IDEX[21]~feeder_combout\);

-- Location: FF_X55_Y20_N38
\sreaddata1_IDEX[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX[21]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(21));

-- Location: LABCELL_X63_Y15_N57
\forward|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux10~0_combout\ = ( \alu_main|Result\(21) & ( (!\forward|Mux31~4_combout\ & (((salumainresult_EXMEM(21))) # (\forward|Mux31~5_combout\))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(21))))) ) ) # ( !\alu_main|Result\(21) & ( 
-- (!\forward|Mux31~4_combout\ & (!\forward|Mux31~5_combout\ & (salumainresult_EXMEM(21)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => ALT_INV_salumainresult_EXMEM(21),
	datad => ALT_INV_sreaddata1_IDEX(21),
	dataf => \alu_main|ALT_INV_Result\(21),
	combout => \forward|Mux10~0_combout\);

-- Location: LABCELL_X64_Y19_N30
\alu_main|ShiftLeft0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~36_combout\ = ( \forward|Mux42~0_combout\ & ( \forward|Mux44~0_combout\ & ( (!sinstruction_IFID(6)) # ((!sinstruction_IFID(7) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(7) & ((\forward|Mux45~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux42~0_combout\ & ( \forward|Mux44~0_combout\ & ( (!sinstruction_IFID(6) & (((sinstruction_IFID(7))))) # (sinstruction_IFID(6) & ((!sinstruction_IFID(7) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(7) & ((\forward|Mux45~0_combout\))))) ) 
-- ) ) # ( \forward|Mux42~0_combout\ & ( !\forward|Mux44~0_combout\ & ( (!sinstruction_IFID(6) & (((!sinstruction_IFID(7))))) # (sinstruction_IFID(6) & ((!sinstruction_IFID(7) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(7) & 
-- ((\forward|Mux45~0_combout\))))) ) ) ) # ( !\forward|Mux42~0_combout\ & ( !\forward|Mux44~0_combout\ & ( (sinstruction_IFID(6) & ((!sinstruction_IFID(7) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(7) & ((\forward|Mux45~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux43~0_combout\,
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux45~0_combout\,
	datad => ALT_INV_sinstruction_IFID(7),
	datae => \forward|ALT_INV_Mux42~0_combout\,
	dataf => \forward|ALT_INV_Mux44~0_combout\,
	combout => \alu_main|ShiftLeft0~36_combout\);

-- Location: LABCELL_X67_Y17_N48
\alu_main|ShiftLeft0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~17_combout\ = ( sinstruction_IFID(6) & ( \forward|Mux54~0_combout\ & ( (!sinstruction_IFID(7) & ((\forward|Mux55~0_combout\))) # (sinstruction_IFID(7) & (\forward|Mux57~0_combout\)) ) ) ) # ( !sinstruction_IFID(6) & ( 
-- \forward|Mux54~0_combout\ & ( (!sinstruction_IFID(7)) # (\forward|Mux56~0_combout\) ) ) ) # ( sinstruction_IFID(6) & ( !\forward|Mux54~0_combout\ & ( (!sinstruction_IFID(7) & ((\forward|Mux55~0_combout\))) # (sinstruction_IFID(7) & 
-- (\forward|Mux57~0_combout\)) ) ) ) # ( !sinstruction_IFID(6) & ( !\forward|Mux54~0_combout\ & ( (sinstruction_IFID(7) & \forward|Mux56~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux57~0_combout\,
	datab => ALT_INV_sinstruction_IFID(7),
	datac => \forward|ALT_INV_Mux56~0_combout\,
	datad => \forward|ALT_INV_Mux55~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => \forward|ALT_INV_Mux54~0_combout\,
	combout => \alu_main|ShiftLeft0~17_combout\);

-- Location: LABCELL_X64_Y19_N36
\alu_main|ShiftLeft0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~32_combout\ = ( \forward|Mux47~0_combout\ & ( \forward|Mux46~0_combout\ & ( (!sinstruction_IFID(7)) # ((!sinstruction_IFID(6) & ((\forward|Mux48~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux49~7_combout\))) ) ) ) # ( 
-- !\forward|Mux47~0_combout\ & ( \forward|Mux46~0_combout\ & ( (!sinstruction_IFID(6) & (((!sinstruction_IFID(7)) # (\forward|Mux48~0_combout\)))) # (sinstruction_IFID(6) & (\forward|Mux49~7_combout\ & (sinstruction_IFID(7)))) ) ) ) # ( 
-- \forward|Mux47~0_combout\ & ( !\forward|Mux46~0_combout\ & ( (!sinstruction_IFID(6) & (((sinstruction_IFID(7) & \forward|Mux48~0_combout\)))) # (sinstruction_IFID(6) & (((!sinstruction_IFID(7))) # (\forward|Mux49~7_combout\))) ) ) ) # ( 
-- !\forward|Mux47~0_combout\ & ( !\forward|Mux46~0_combout\ & ( (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux48~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux49~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~7_combout\,
	datab => ALT_INV_sinstruction_IFID(6),
	datac => ALT_INV_sinstruction_IFID(7),
	datad => \forward|ALT_INV_Mux48~0_combout\,
	datae => \forward|ALT_INV_Mux47~0_combout\,
	dataf => \forward|ALT_INV_Mux46~0_combout\,
	combout => \alu_main|ShiftLeft0~32_combout\);

-- Location: LABCELL_X67_Y17_N54
\alu_main|ShiftLeft0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~25_combout\ = ( \forward|Mux52~0_combout\ & ( \forward|Mux53~0_combout\ & ( ((!sinstruction_IFID(6) & (\forward|Mux50~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux51~0_combout\)))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux52~0_combout\ & ( \forward|Mux53~0_combout\ & ( (!sinstruction_IFID(6) & (\forward|Mux50~0_combout\ & ((!sinstruction_IFID(7))))) # (sinstruction_IFID(6) & (((sinstruction_IFID(7)) # (\forward|Mux51~0_combout\)))) ) ) ) # ( 
-- \forward|Mux52~0_combout\ & ( !\forward|Mux53~0_combout\ & ( (!sinstruction_IFID(6) & (((sinstruction_IFID(7))) # (\forward|Mux50~0_combout\))) # (sinstruction_IFID(6) & (((\forward|Mux51~0_combout\ & !sinstruction_IFID(7))))) ) ) ) # ( 
-- !\forward|Mux52~0_combout\ & ( !\forward|Mux53~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux50~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux51~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux50~0_combout\,
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux51~0_combout\,
	datad => ALT_INV_sinstruction_IFID(7),
	datae => \forward|ALT_INV_Mux52~0_combout\,
	dataf => \forward|ALT_INV_Mux53~0_combout\,
	combout => \alu_main|ShiftLeft0~25_combout\);

-- Location: LABCELL_X64_Y19_N0
\alu_main|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~0_combout\ = ( \alu_main|ShiftLeft0~32_combout\ & ( \alu_main|ShiftLeft0~25_combout\ & ( (!sinstruction_IFID(8) & (((sinstruction_IFID(9))) # (\alu_main|ShiftLeft0~36_combout\))) # (sinstruction_IFID(8) & (((!sinstruction_IFID(9)) # 
-- (\alu_main|ShiftLeft0~17_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~32_combout\ & ( \alu_main|ShiftLeft0~25_combout\ & ( (!sinstruction_IFID(8) & (((sinstruction_IFID(9))) # (\alu_main|ShiftLeft0~36_combout\))) # (sinstruction_IFID(8) & 
-- (((\alu_main|ShiftLeft0~17_combout\ & sinstruction_IFID(9))))) ) ) ) # ( \alu_main|ShiftLeft0~32_combout\ & ( !\alu_main|ShiftLeft0~25_combout\ & ( (!sinstruction_IFID(8) & (\alu_main|ShiftLeft0~36_combout\ & ((!sinstruction_IFID(9))))) # 
-- (sinstruction_IFID(8) & (((!sinstruction_IFID(9)) # (\alu_main|ShiftLeft0~17_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~32_combout\ & ( !\alu_main|ShiftLeft0~25_combout\ & ( (!sinstruction_IFID(8) & (\alu_main|ShiftLeft0~36_combout\ & 
-- ((!sinstruction_IFID(9))))) # (sinstruction_IFID(8) & (((\alu_main|ShiftLeft0~17_combout\ & sinstruction_IFID(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datab => \alu_main|ALT_INV_ShiftLeft0~36_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~17_combout\,
	datad => ALT_INV_sinstruction_IFID(9),
	datae => \alu_main|ALT_INV_ShiftLeft0~32_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~25_combout\,
	combout => \alu_main|Mux21~0_combout\);

-- Location: LABCELL_X64_Y15_N27
\alu_main|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~0_combout\ = (!salucontrol_IDEX(0) & !salucontrol_IDEX(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salucontrol_IDEX(0),
	datad => ALT_INV_salucontrol_IDEX(1),
	combout => \alu_main|Mux30~0_combout\);

-- Location: FF_X63_Y15_N23
\salumainresult_EXMEM[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(24));

-- Location: FF_X61_Y19_N40
\spc_EXMEM[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(24));

-- Location: FF_X61_Y19_N5
\spc_MEMWB[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(24),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(24));

-- Location: LABCELL_X51_Y15_N0
\mux_jal|output[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[24]~24_combout\ = ( spc_MEMWB(24) & ( \alu_main|Result\(24) ) ) # ( !spc_MEMWB(24) & ( \alu_main|Result\(24) & ( !\sjal_MEMWB~q\ ) ) ) # ( spc_MEMWB(24) & ( !\alu_main|Result\(24) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_spc_MEMWB(24),
	dataf => \alu_main|ALT_INV_Result\(24),
	combout => \mux_jal|output[24]~24_combout\);

-- Location: FF_X48_Y19_N56
\reg_file|registers[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][24]~q\);

-- Location: FF_X48_Y17_N8
\reg_file|registers[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][24]~q\);

-- Location: FF_X51_Y17_N8
\reg_file|registers[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][24]~q\);

-- Location: LABCELL_X46_Y18_N27
\reg_file|registers[0][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[0][24]~feeder_combout\);

-- Location: FF_X46_Y18_N28
\reg_file|registers[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][24]~q\);

-- Location: LABCELL_X48_Y19_N39
\reg_file|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux7~6_combout\ = ( \reg_file|registers[3][24]~q\ & ( \reg_file|registers[0][24]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[2][24]~q\))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22)) # 
-- (\reg_file|registers[1][24]~q\)))) ) ) ) # ( !\reg_file|registers[3][24]~q\ & ( \reg_file|registers[0][24]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[2][24]~q\))) # (sinstruction_IFID(21) & 
-- (((\reg_file|registers[1][24]~q\ & !sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[3][24]~q\ & ( !\reg_file|registers[0][24]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[2][24]~q\ & ((sinstruction_IFID(22))))) # (sinstruction_IFID(21) & 
-- (((sinstruction_IFID(22)) # (\reg_file|registers[1][24]~q\)))) ) ) ) # ( !\reg_file|registers[3][24]~q\ & ( !\reg_file|registers[0][24]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[2][24]~q\ & ((sinstruction_IFID(22))))) # (sinstruction_IFID(21) 
-- & (((\reg_file|registers[1][24]~q\ & !sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][24]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[1][24]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[3][24]~q\,
	dataf => \reg_file|ALT_INV_registers[0][24]~q\,
	combout => \reg_file|Mux7~6_combout\);

-- Location: LABCELL_X50_Y19_N27
\reg_file|registers[8][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[8][24]~feeder_combout\);

-- Location: FF_X50_Y19_N29
\reg_file|registers[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][24]~q\);

-- Location: FF_X48_Y19_N23
\reg_file|registers[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][24]~q\);

-- Location: FF_X50_Y19_N23
\reg_file|registers[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][24]~q\);

-- Location: LABCELL_X50_Y18_N42
\reg_file|registers[9][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[9][24]~feeder_combout\);

-- Location: FF_X50_Y18_N43
\reg_file|registers[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][24]~q\);

-- Location: LABCELL_X48_Y19_N15
\reg_file|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux7~5_combout\ = ( \reg_file|registers[11][24]~q\ & ( \reg_file|registers[9][24]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[8][24]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][24]~q\)))) # (sinstruction_IFID(21)) ) ) ) 
-- # ( !\reg_file|registers[11][24]~q\ & ( \reg_file|registers[9][24]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))) # (\reg_file|registers[8][24]~q\))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21) & \reg_file|registers[10][24]~q\)))) ) 
-- ) ) # ( \reg_file|registers[11][24]~q\ & ( !\reg_file|registers[9][24]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[8][24]~q\ & (!sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((\reg_file|registers[10][24]~q\) # (sinstruction_IFID(21))))) 
-- ) ) ) # ( !\reg_file|registers[11][24]~q\ & ( !\reg_file|registers[9][24]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[8][24]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[8][24]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[10][24]~q\,
	datae => \reg_file|ALT_INV_registers[11][24]~q\,
	dataf => \reg_file|ALT_INV_registers[9][24]~q\,
	combout => \reg_file|Mux7~5_combout\);

-- Location: FF_X48_Y19_N14
\reg_file|registers[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][24]~q\);

-- Location: FF_X51_Y17_N26
\reg_file|registers[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][24]~q\);

-- Location: MLABCELL_X47_Y15_N18
\reg_file|registers[4][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[4][24]~feeder_combout\);

-- Location: FF_X47_Y15_N20
\reg_file|registers[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][24]~q\);

-- Location: FF_X51_Y15_N56
\reg_file|registers[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][24]~q\);

-- Location: LABCELL_X48_Y19_N57
\reg_file|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux7~8_combout\ = ( \reg_file|registers[4][24]~q\ & ( \reg_file|registers[7][24]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[5][24]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[6][24]~q\) # 
-- (sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[4][24]~q\ & ( \reg_file|registers[7][24]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][24]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((\reg_file|registers[6][24]~q\) # 
-- (sinstruction_IFID(21))))) ) ) ) # ( \reg_file|registers[4][24]~q\ & ( !\reg_file|registers[7][24]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[5][24]~q\))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21) & 
-- \reg_file|registers[6][24]~q\)))) ) ) ) # ( !\reg_file|registers[4][24]~q\ & ( !\reg_file|registers[7][24]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][24]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21) & 
-- \reg_file|registers[6][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[5][24]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[6][24]~q\,
	datae => \reg_file|ALT_INV_registers[4][24]~q\,
	dataf => \reg_file|ALT_INV_registers[7][24]~q\,
	combout => \reg_file|Mux7~8_combout\);

-- Location: FF_X52_Y14_N20
\reg_file|registers[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][24]~q\);

-- Location: FF_X48_Y15_N56
\reg_file|registers[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][24]~q\);

-- Location: LABCELL_X46_Y16_N9
\reg_file|registers[12][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][24]~feeder_combout\ = \mux_jal|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[12][24]~feeder_combout\);

-- Location: FF_X46_Y16_N11
\reg_file|registers[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][24]~q\);

-- Location: FF_X48_Y15_N50
\reg_file|registers[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][24]~q\);

-- Location: LABCELL_X48_Y15_N57
\reg_file|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux7~7_combout\ = ( \reg_file|registers[12][24]~q\ & ( \reg_file|registers[15][24]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[14][24]~q\)))) # (sinstruction_IFID(21) & (((\reg_file|registers[13][24]~q\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|registers[12][24]~q\ & ( \reg_file|registers[15][24]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[14][24]~q\)))) # (sinstruction_IFID(21) & 
-- (((\reg_file|registers[13][24]~q\)) # (sinstruction_IFID(22)))) ) ) ) # ( \reg_file|registers[12][24]~q\ & ( !\reg_file|registers[15][24]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[14][24]~q\)))) # 
-- (sinstruction_IFID(21) & (!sinstruction_IFID(22) & (\reg_file|registers[13][24]~q\))) ) ) ) # ( !\reg_file|registers[12][24]~q\ & ( !\reg_file|registers[15][24]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[14][24]~q\)))) 
-- # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & (\reg_file|registers[13][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[13][24]~q\,
	datad => \reg_file|ALT_INV_registers[14][24]~q\,
	datae => \reg_file|ALT_INV_registers[12][24]~q\,
	dataf => \reg_file|ALT_INV_registers[15][24]~q\,
	combout => \reg_file|Mux7~7_combout\);

-- Location: LABCELL_X48_Y19_N30
\reg_file|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux7~9_combout\ = ( \reg_file|Mux7~8_combout\ & ( \reg_file|Mux7~7_combout\ & ( ((!sinstruction_IFID(24) & (\reg_file|Mux7~6_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux7~5_combout\)))) # (sinstruction_IFID(23)) ) ) ) # ( 
-- !\reg_file|Mux7~8_combout\ & ( \reg_file|Mux7~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|Mux7~6_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux7~5_combout\))))) # (sinstruction_IFID(23) & 
-- (((sinstruction_IFID(24))))) ) ) ) # ( \reg_file|Mux7~8_combout\ & ( !\reg_file|Mux7~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|Mux7~6_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux7~5_combout\))))) # 
-- (sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|Mux7~8_combout\ & ( !\reg_file|Mux7~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|Mux7~6_combout\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|Mux7~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_Mux7~6_combout\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_Mux7~5_combout\,
	datae => \reg_file|ALT_INV_Mux7~8_combout\,
	dataf => \reg_file|ALT_INV_Mux7~7_combout\,
	combout => \reg_file|Mux7~9_combout\);

-- Location: FF_X48_Y13_N56
\reg_file|registers[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][24]~q\);

-- Location: MLABCELL_X52_Y13_N3
\reg_file|registers[25][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[25][24]~feeder_combout\);

-- Location: FF_X52_Y13_N5
\reg_file|registers[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][24]~q\);

-- Location: FF_X48_Y13_N2
\reg_file|registers[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][24]~q\);

-- Location: FF_X48_Y13_N32
\reg_file|registers[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][24]~q\);

-- Location: MLABCELL_X47_Y13_N27
\reg_file|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux7~1_combout\ = ( \reg_file|registers[17][24]~q\ & ( \reg_file|registers[21][24]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[25][24]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[29][24]~q\))) ) ) 
-- ) # ( !\reg_file|registers[17][24]~q\ & ( \reg_file|registers[21][24]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24) & \reg_file|registers[25][24]~q\)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # 
-- (\reg_file|registers[29][24]~q\))) ) ) ) # ( \reg_file|registers[17][24]~q\ & ( !\reg_file|registers[21][24]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[25][24]~q\)))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[29][24]~q\ & (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[17][24]~q\ & ( !\reg_file|registers[21][24]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[25][24]~q\))) # (sinstruction_IFID(23) 
-- & (\reg_file|registers[29][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[29][24]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[25][24]~q\,
	datae => \reg_file|ALT_INV_registers[17][24]~q\,
	dataf => \reg_file|ALT_INV_registers[21][24]~q\,
	combout => \reg_file|Mux7~1_combout\);

-- Location: FF_X50_Y14_N59
\reg_file|registers[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][24]~q\);

-- Location: FF_X51_Y15_N8
\reg_file|registers[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][24]~q\);

-- Location: FF_X50_Y14_N41
\reg_file|registers[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][24]~q\);

-- Location: FF_X50_Y16_N2
\reg_file|registers[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][24]~q\);

-- Location: LABCELL_X48_Y15_N9
\reg_file|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux7~3_combout\ = ( \reg_file|registers[19][24]~q\ & ( \reg_file|registers[31][24]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[27][24]~q\))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24)) # 
-- (\reg_file|registers[23][24]~q\)))) ) ) ) # ( !\reg_file|registers[19][24]~q\ & ( \reg_file|registers[31][24]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][24]~q\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & 
-- (((sinstruction_IFID(24)) # (\reg_file|registers[23][24]~q\)))) ) ) ) # ( \reg_file|registers[19][24]~q\ & ( !\reg_file|registers[31][24]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[27][24]~q\))) # 
-- (sinstruction_IFID(23) & (((\reg_file|registers[23][24]~q\ & !sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[19][24]~q\ & ( !\reg_file|registers[31][24]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][24]~q\ & 
-- ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((\reg_file|registers[23][24]~q\ & !sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[27][24]~q\,
	datac => \reg_file|ALT_INV_registers[23][24]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[19][24]~q\,
	dataf => \reg_file|ALT_INV_registers[31][24]~q\,
	combout => \reg_file|Mux7~3_combout\);

-- Location: LABCELL_X42_Y16_N51
\reg_file|registers[16][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[16][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[16][24]~feeder_combout\);

-- Location: FF_X42_Y16_N53
\reg_file|registers[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[16][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][24]~q\);

-- Location: LABCELL_X42_Y16_N6
\reg_file|registers[20][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[20][24]~feeder_combout\ = ( \mux_jal|output[24]~24_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[24]~24_combout\,
	combout => \reg_file|registers[20][24]~feeder_combout\);

-- Location: FF_X42_Y16_N8
\reg_file|registers[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[20][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][24]~q\);

-- Location: FF_X48_Y12_N32
\reg_file|registers[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][24]~q\);

-- Location: FF_X45_Y12_N44
\reg_file|registers[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][24]~q\);

-- Location: LABCELL_X42_Y15_N45
\reg_file|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux7~0_combout\ = ( \reg_file|registers[28][24]~q\ & ( \reg_file|registers[24][24]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][24]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][24]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[28][24]~q\ & ( \reg_file|registers[24][24]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][24]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][24]~q\)))) ) ) ) # ( \reg_file|registers[28][24]~q\ & ( !\reg_file|registers[24][24]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[16][24]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[20][24]~q\)) # (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[28][24]~q\ & ( !\reg_file|registers[24][24]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][24]~q\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|registers[20][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[16][24]~q\,
	datad => \reg_file|ALT_INV_registers[20][24]~q\,
	datae => \reg_file|ALT_INV_registers[28][24]~q\,
	dataf => \reg_file|ALT_INV_registers[24][24]~q\,
	combout => \reg_file|Mux7~0_combout\);

-- Location: FF_X45_Y11_N26
\reg_file|registers[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][24]~q\);

-- Location: FF_X45_Y11_N11
\reg_file|registers[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][24]~q\);

-- Location: FF_X45_Y11_N56
\reg_file|registers[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][24]~q\);

-- Location: FF_X46_Y12_N20
\reg_file|registers[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[24]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][24]~q\);

-- Location: LABCELL_X45_Y11_N39
\reg_file|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux7~2_combout\ = ( \reg_file|registers[30][24]~q\ & ( \reg_file|registers[22][24]~q\ & ( ((!sinstruction_IFID(24) & ((\reg_file|registers[18][24]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][24]~q\))) # (sinstruction_IFID(23)) ) ) 
-- ) # ( !\reg_file|registers[30][24]~q\ & ( \reg_file|registers[22][24]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[18][24]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][24]~q\)))) # (sinstruction_IFID(23) & 
-- (((!sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[30][24]~q\ & ( !\reg_file|registers[22][24]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[18][24]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[26][24]~q\)))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[30][24]~q\ & ( !\reg_file|registers[22][24]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[18][24]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][24]~q\,
	datab => \reg_file|ALT_INV_registers[18][24]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[30][24]~q\,
	dataf => \reg_file|ALT_INV_registers[22][24]~q\,
	combout => \reg_file|Mux7~2_combout\);

-- Location: LABCELL_X48_Y15_N12
\reg_file|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux7~4_combout\ = ( \reg_file|Mux7~0_combout\ & ( \reg_file|Mux7~2_combout\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & (\reg_file|Mux7~1_combout\)) # (sinstruction_IFID(22) & ((\reg_file|Mux7~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux7~0_combout\ & ( \reg_file|Mux7~2_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|Mux7~1_combout\)) # (sinstruction_IFID(22) & ((\reg_file|Mux7~3_combout\))))) 
-- ) ) ) # ( \reg_file|Mux7~0_combout\ & ( !\reg_file|Mux7~2_combout\ & ( (!sinstruction_IFID(21) & (!sinstruction_IFID(22))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|Mux7~1_combout\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|Mux7~3_combout\))))) ) ) ) # ( !\reg_file|Mux7~0_combout\ & ( !\reg_file|Mux7~2_combout\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|Mux7~1_combout\)) # (sinstruction_IFID(22) & ((\reg_file|Mux7~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux7~1_combout\,
	datad => \reg_file|ALT_INV_Mux7~3_combout\,
	datae => \reg_file|ALT_INV_Mux7~0_combout\,
	dataf => \reg_file|ALT_INV_Mux7~2_combout\,
	combout => \reg_file|Mux7~4_combout\);

-- Location: LABCELL_X51_Y18_N54
\reg_file|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux7~10_combout\ = ( \reg_file|Mux7~4_combout\ & ( (\reg_file|Mux7~9_combout\) # (sinstruction_IFID(25)) ) ) # ( !\reg_file|Mux7~4_combout\ & ( (!sinstruction_IFID(25) & \reg_file|Mux7~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datad => \reg_file|ALT_INV_Mux7~9_combout\,
	dataf => \reg_file|ALT_INV_Mux7~4_combout\,
	combout => \reg_file|Mux7~10_combout\);

-- Location: FF_X51_Y18_N5
\sreaddata1_IDEX[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux7~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(24));

-- Location: LABCELL_X63_Y15_N42
\forward|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux7~0_combout\ = ( sreaddata1_IDEX(24) & ( ((!\forward|Mux31~5_combout\ & ((salumainresult_EXMEM(24)))) # (\forward|Mux31~5_combout\ & (\alu_main|Result\(24)))) # (\forward|Mux31~4_combout\) ) ) # ( !sreaddata1_IDEX(24) & ( 
-- (!\forward|Mux31~4_combout\ & ((!\forward|Mux31~5_combout\ & ((salumainresult_EXMEM(24)))) # (\forward|Mux31~5_combout\ & (\alu_main|Result\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => \alu_main|ALT_INV_Result\(24),
	datad => ALT_INV_salumainresult_EXMEM(24),
	dataf => ALT_INV_sreaddata1_IDEX(24),
	combout => \forward|Mux7~0_combout\);

-- Location: LABCELL_X50_Y17_N12
\reg_file|Mux39~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux39~5_combout\ = ( \reg_file|registers[9][24]~q\ & ( \reg_file|registers[10][24]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[8][24]~q\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\reg_file|registers[11][24]~q\)))) ) ) ) # ( !\reg_file|registers[9][24]~q\ & ( \reg_file|registers[10][24]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[8][24]~q\ & (!sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) 
-- # (\reg_file|registers[11][24]~q\)))) ) ) ) # ( \reg_file|registers[9][24]~q\ & ( !\reg_file|registers[10][24]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[8][24]~q\))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16) & \reg_file|registers[11][24]~q\)))) ) ) ) # ( !\reg_file|registers[9][24]~q\ & ( !\reg_file|registers[10][24]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[8][24]~q\ & (!sinstruction_IFID(16)))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16) & \reg_file|registers[11][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][24]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[11][24]~q\,
	datae => \reg_file|ALT_INV_registers[9][24]~q\,
	dataf => \reg_file|ALT_INV_registers[10][24]~q\,
	combout => \reg_file|Mux39~5_combout\);

-- Location: LABCELL_X51_Y17_N9
\reg_file|Mux39~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux39~6_combout\ = ( \reg_file|registers[0][24]~q\ & ( \reg_file|registers[2][24]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[1][24]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][24]~q\))) ) ) ) 
-- # ( !\reg_file|registers[0][24]~q\ & ( \reg_file|registers[2][24]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[1][24]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[3][24]~q\))) ) ) 
-- ) # ( \reg_file|registers[0][24]~q\ & ( !\reg_file|registers[2][24]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[1][24]~q\)))) # (sinstruction_IFID(17) & (\reg_file|registers[3][24]~q\ & ((sinstruction_IFID(16))))) ) 
-- ) ) # ( !\reg_file|registers[0][24]~q\ & ( !\reg_file|registers[2][24]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[1][24]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[3][24]~q\,
	datac => \reg_file|ALT_INV_registers[1][24]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[0][24]~q\,
	dataf => \reg_file|ALT_INV_registers[2][24]~q\,
	combout => \reg_file|Mux39~6_combout\);

-- Location: LABCELL_X51_Y17_N57
\reg_file|Mux39~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux39~8_combout\ = ( \reg_file|registers[5][24]~q\ & ( \reg_file|registers[7][24]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[4][24]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][24]~q\)))) # (sinstruction_IFID(16)) ) ) ) # 
-- ( !\reg_file|registers[5][24]~q\ & ( \reg_file|registers[7][24]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & (\reg_file|registers[4][24]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[6][24]~q\)) # (sinstruction_IFID(16)))) ) ) ) # 
-- ( \reg_file|registers[5][24]~q\ & ( !\reg_file|registers[7][24]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[4][24]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[6][24]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[5][24]~q\ & ( !\reg_file|registers[7][24]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[4][24]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[6][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[4][24]~q\,
	datad => \reg_file|ALT_INV_registers[6][24]~q\,
	datae => \reg_file|ALT_INV_registers[5][24]~q\,
	dataf => \reg_file|ALT_INV_registers[7][24]~q\,
	combout => \reg_file|Mux39~8_combout\);

-- Location: LABCELL_X48_Y15_N51
\reg_file|Mux39~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux39~7_combout\ = ( \reg_file|registers[12][24]~q\ & ( \reg_file|registers[13][24]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\reg_file|registers[14][24]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[15][24]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[12][24]~q\ & ( \reg_file|registers[13][24]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[14][24]~q\ & (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|registers[15][24]~q\)))) ) ) ) # ( \reg_file|registers[12][24]~q\ & ( !\reg_file|registers[13][24]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[14][24]~q\))) # (sinstruction_IFID(16) & 
-- (((sinstruction_IFID(17) & \reg_file|registers[15][24]~q\)))) ) ) ) # ( !\reg_file|registers[12][24]~q\ & ( !\reg_file|registers[13][24]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[14][24]~q\)) # (sinstruction_IFID(16) 
-- & ((\reg_file|registers[15][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][24]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[15][24]~q\,
	datae => \reg_file|ALT_INV_registers[12][24]~q\,
	dataf => \reg_file|ALT_INV_registers[13][24]~q\,
	combout => \reg_file|Mux39~7_combout\);

-- Location: LABCELL_X51_Y17_N48
\reg_file|Mux39~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux39~9_combout\ = ( \reg_file|Mux39~8_combout\ & ( \reg_file|Mux39~7_combout\ & ( ((!sinstruction_IFID(19) & ((\reg_file|Mux39~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux39~5_combout\))) # (sinstruction_IFID(18)) ) ) ) # ( 
-- !\reg_file|Mux39~8_combout\ & ( \reg_file|Mux39~7_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux39~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux39~5_combout\)))) # (sinstruction_IFID(18) & 
-- (((sinstruction_IFID(19))))) ) ) ) # ( \reg_file|Mux39~8_combout\ & ( !\reg_file|Mux39~7_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux39~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux39~5_combout\)))) # 
-- (sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|Mux39~8_combout\ & ( !\reg_file|Mux39~7_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux39~6_combout\))) # (sinstruction_IFID(19) & 
-- (\reg_file|Mux39~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux39~5_combout\,
	datab => \reg_file|ALT_INV_Mux39~6_combout\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_Mux39~8_combout\,
	dataf => \reg_file|ALT_INV_Mux39~7_combout\,
	combout => \reg_file|Mux39~9_combout\);

-- Location: LABCELL_X48_Y13_N3
\reg_file|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux39~1_combout\ = ( \reg_file|registers[25][24]~q\ & ( \reg_file|registers[21][24]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[17][24]~q\) # (sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # 
-- (\reg_file|registers[29][24]~q\))) ) ) ) # ( !\reg_file|registers[25][24]~q\ & ( \reg_file|registers[21][24]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[17][24]~q\) # (sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[29][24]~q\ & (sinstruction_IFID(18)))) ) ) ) # ( \reg_file|registers[25][24]~q\ & ( !\reg_file|registers[21][24]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \reg_file|registers[17][24]~q\)))) # (sinstruction_IFID(19) 
-- & (((!sinstruction_IFID(18))) # (\reg_file|registers[29][24]~q\))) ) ) ) # ( !\reg_file|registers[25][24]~q\ & ( !\reg_file|registers[21][24]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \reg_file|registers[17][24]~q\)))) # 
-- (sinstruction_IFID(19) & (\reg_file|registers[29][24]~q\ & (sinstruction_IFID(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[29][24]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[17][24]~q\,
	datae => \reg_file|ALT_INV_registers[25][24]~q\,
	dataf => \reg_file|ALT_INV_registers[21][24]~q\,
	combout => \reg_file|Mux39~1_combout\);

-- Location: LABCELL_X48_Y14_N51
\reg_file|Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux39~3_combout\ = ( \reg_file|registers[27][24]~q\ & ( \reg_file|registers[23][24]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][24]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # 
-- ((\reg_file|registers[31][24]~q\)))) ) ) ) # ( !\reg_file|registers[27][24]~q\ & ( \reg_file|registers[23][24]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][24]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & 
-- (sinstruction_IFID(18) & ((\reg_file|registers[31][24]~q\)))) ) ) ) # ( \reg_file|registers[27][24]~q\ & ( !\reg_file|registers[23][24]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\reg_file|registers[19][24]~q\))) # (sinstruction_IFID(19) 
-- & ((!sinstruction_IFID(18)) # ((\reg_file|registers[31][24]~q\)))) ) ) ) # ( !\reg_file|registers[27][24]~q\ & ( !\reg_file|registers[23][24]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\reg_file|registers[19][24]~q\))) # 
-- (sinstruction_IFID(19) & (sinstruction_IFID(18) & ((\reg_file|registers[31][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[19][24]~q\,
	datad => \reg_file|ALT_INV_registers[31][24]~q\,
	datae => \reg_file|ALT_INV_registers[27][24]~q\,
	dataf => \reg_file|ALT_INV_registers[23][24]~q\,
	combout => \reg_file|Mux39~3_combout\);

-- Location: LABCELL_X45_Y11_N48
\reg_file|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux39~2_combout\ = ( \reg_file|registers[30][24]~q\ & ( \reg_file|registers[22][24]~q\ & ( ((!sinstruction_IFID(19) & ((\reg_file|registers[18][24]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][24]~q\))) # (sinstruction_IFID(18)) ) ) 
-- ) # ( !\reg_file|registers[30][24]~q\ & ( \reg_file|registers[22][24]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[18][24]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\reg_file|registers[26][24]~q\))) 
-- ) ) ) # ( \reg_file|registers[30][24]~q\ & ( !\reg_file|registers[22][24]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\reg_file|registers[18][24]~q\)))) # (sinstruction_IFID(19) & (((\reg_file|registers[26][24]~q\)) # 
-- (sinstruction_IFID(18)))) ) ) ) # ( !\reg_file|registers[30][24]~q\ & ( !\reg_file|registers[22][24]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[18][24]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[26][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[26][24]~q\,
	datad => \reg_file|ALT_INV_registers[18][24]~q\,
	datae => \reg_file|ALT_INV_registers[30][24]~q\,
	dataf => \reg_file|ALT_INV_registers[22][24]~q\,
	combout => \reg_file|Mux39~2_combout\);

-- Location: LABCELL_X42_Y16_N42
\reg_file|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux39~0_combout\ = ( \reg_file|registers[24][24]~q\ & ( \reg_file|registers[28][24]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[16][24]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][24]~q\)))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[24][24]~q\ & ( \reg_file|registers[28][24]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[16][24]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][24]~q\))))) # (sinstruction_IFID(19) & 
-- (sinstruction_IFID(18))) ) ) ) # ( \reg_file|registers[24][24]~q\ & ( !\reg_file|registers[28][24]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[16][24]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[20][24]~q\))))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18))) ) ) ) # ( !\reg_file|registers[24][24]~q\ & ( !\reg_file|registers[28][24]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[16][24]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][24]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[16][24]~q\,
	datad => \reg_file|ALT_INV_registers[20][24]~q\,
	datae => \reg_file|ALT_INV_registers[24][24]~q\,
	dataf => \reg_file|ALT_INV_registers[28][24]~q\,
	combout => \reg_file|Mux39~0_combout\);

-- Location: LABCELL_X48_Y14_N54
\reg_file|Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux39~4_combout\ = ( \reg_file|Mux39~2_combout\ & ( \reg_file|Mux39~0_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|Mux39~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux39~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux39~2_combout\ & ( \reg_file|Mux39~0_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|Mux39~1_combout\))) # (sinstruction_IFID(17) & (((\reg_file|Mux39~3_combout\ & sinstruction_IFID(16))))) ) ) ) # ( 
-- \reg_file|Mux39~2_combout\ & ( !\reg_file|Mux39~0_combout\ & ( (!sinstruction_IFID(17) & (\reg_file|Mux39~1_combout\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|Mux39~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux39~2_combout\ & ( !\reg_file|Mux39~0_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux39~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux39~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux39~1_combout\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux39~3_combout\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_Mux39~2_combout\,
	dataf => \reg_file|ALT_INV_Mux39~0_combout\,
	combout => \reg_file|Mux39~4_combout\);

-- Location: LABCELL_X57_Y15_N3
\reg_file|Mux39~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux39~10_combout\ = ( \reg_file|Mux39~4_combout\ & ( (\reg_file|Mux39~9_combout\) # (sinstruction_IFID(20)) ) ) # ( !\reg_file|Mux39~4_combout\ & ( (!sinstruction_IFID(20) & \reg_file|Mux39~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datad => \reg_file|ALT_INV_Mux39~9_combout\,
	dataf => \reg_file|ALT_INV_Mux39~4_combout\,
	combout => \reg_file|Mux39~10_combout\);

-- Location: FF_X57_Y15_N17
\sreaddata2_IDEX[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux39~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(24));

-- Location: LABCELL_X56_Y15_N39
\forward|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux39~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(24) ) ) # ( !\forward|Mux49~6_combout\ & ( salumainresult_EXMEM(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(24),
	datad => \alu_main|ALT_INV_Result\(24),
	dataf => \forward|ALT_INV_Mux49~6_combout\,
	combout => \forward|Mux39~1_combout\);

-- Location: LABCELL_X62_Y18_N30
\forward|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux40~1_combout\ = ( \alu_main|Result\(23) & ( (\forward|Mux49~6_combout\) # (salumainresult_EXMEM(23)) ) ) # ( !\alu_main|Result\(23) & ( (salumainresult_EXMEM(23) & !\forward|Mux49~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(23),
	datad => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(23),
	combout => \forward|Mux40~1_combout\);

-- Location: FF_X51_Y13_N29
\reg_file|registers[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][22]~q\);

-- Location: FF_X51_Y13_N2
\reg_file|registers[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][22]~q\);

-- Location: LABCELL_X50_Y13_N33
\reg_file|registers[29][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][22]~feeder_combout\ = \mux_jal|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[29][22]~feeder_combout\);

-- Location: FF_X50_Y13_N34
\reg_file|registers[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][22]~q\);

-- Location: MLABCELL_X52_Y13_N57
\reg_file|registers[25][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[25][22]~feeder_combout\);

-- Location: FF_X52_Y13_N59
\reg_file|registers[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][22]~q\);

-- Location: LABCELL_X51_Y13_N48
\reg_file|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux41~1_combout\ = ( \reg_file|registers[25][22]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[21][22]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][22]~q\))) ) ) ) # ( 
-- !\reg_file|registers[25][22]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[21][22]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][22]~q\))) ) ) ) # ( \reg_file|registers[25][22]~q\ & ( !sinstruction_IFID(18) & 
-- ( (sinstruction_IFID(19)) # (\reg_file|registers[17][22]~q\) ) ) ) # ( !\reg_file|registers[25][22]~q\ & ( !sinstruction_IFID(18) & ( (\reg_file|registers[17][22]~q\ & !sinstruction_IFID(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][22]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[21][22]~q\,
	datad => \reg_file|ALT_INV_registers[29][22]~q\,
	datae => \reg_file|ALT_INV_registers[25][22]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \reg_file|Mux41~1_combout\);

-- Location: FF_X50_Y11_N32
\reg_file|registers[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][22]~q\);

-- Location: FF_X50_Y11_N23
\reg_file|registers[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][22]~q\);

-- Location: FF_X51_Y11_N50
\reg_file|registers[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][22]~q\);

-- Location: LABCELL_X50_Y11_N9
\reg_file|Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux41~3_combout\ = ( \reg_file|registers[23][22]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19)) # (\reg_file|registers[31][22]~q\) ) ) ) # ( !\reg_file|registers[23][22]~q\ & ( sinstruction_IFID(18) & ( (sinstruction_IFID(19) & 
-- \reg_file|registers[31][22]~q\) ) ) ) # ( \reg_file|registers[23][22]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[19][22]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][22]~q\))) ) ) ) # ( 
-- !\reg_file|registers[23][22]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & (\reg_file|registers[19][22]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[19][22]~q\,
	datac => \reg_file|ALT_INV_registers[27][22]~q\,
	datad => \reg_file|ALT_INV_registers[31][22]~q\,
	datae => \reg_file|ALT_INV_registers[23][22]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \reg_file|Mux41~3_combout\);

-- Location: FF_X48_Y12_N46
\reg_file|registers[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][22]~q\);

-- Location: FF_X53_Y14_N5
\reg_file|registers[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][22]~q\);

-- Location: LABCELL_X45_Y12_N27
\reg_file|registers[24][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[24][22]~feeder_combout\);

-- Location: FF_X45_Y12_N28
\reg_file|registers[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][22]~q\);

-- Location: LABCELL_X53_Y14_N54
\reg_file|registers[20][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[20][22]~feeder_combout\ = \mux_jal|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[20][22]~feeder_combout\);

-- Location: FF_X53_Y14_N56
\reg_file|registers[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[20][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][22]~q\);

-- Location: LABCELL_X53_Y10_N27
\reg_file|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux41~0_combout\ = ( \reg_file|registers[24][22]~q\ & ( \reg_file|registers[20][22]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[16][22]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # 
-- ((\reg_file|registers[28][22]~q\)))) ) ) ) # ( !\reg_file|registers[24][22]~q\ & ( \reg_file|registers[20][22]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[16][22]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & 
-- (sinstruction_IFID(18) & (\reg_file|registers[28][22]~q\))) ) ) ) # ( \reg_file|registers[24][22]~q\ & ( !\reg_file|registers[20][22]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\reg_file|registers[16][22]~q\)))) # (sinstruction_IFID(19) 
-- & ((!sinstruction_IFID(18)) # ((\reg_file|registers[28][22]~q\)))) ) ) ) # ( !\reg_file|registers[24][22]~q\ & ( !\reg_file|registers[20][22]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\reg_file|registers[16][22]~q\)))) # 
-- (sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|registers[28][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[28][22]~q\,
	datad => \reg_file|ALT_INV_registers[16][22]~q\,
	datae => \reg_file|ALT_INV_registers[24][22]~q\,
	dataf => \reg_file|ALT_INV_registers[20][22]~q\,
	combout => \reg_file|Mux41~0_combout\);

-- Location: FF_X50_Y12_N50
\reg_file|registers[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][22]~q\);

-- Location: FF_X55_Y12_N11
\reg_file|registers[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][22]~q\);

-- Location: FF_X50_Y17_N47
\reg_file|registers[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][22]~q\);

-- Location: FF_X55_Y12_N50
\reg_file|registers[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][22]~q\);

-- Location: LABCELL_X55_Y12_N6
\reg_file|Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux41~2_combout\ = ( \reg_file|registers[22][22]~q\ & ( \reg_file|registers[26][22]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|registers[18][22]~q\))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # 
-- (\reg_file|registers[30][22]~q\)))) ) ) ) # ( !\reg_file|registers[22][22]~q\ & ( \reg_file|registers[26][22]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[18][22]~q\ & ((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (((!sinstruction_IFID(18)) # (\reg_file|registers[30][22]~q\)))) ) ) ) # ( \reg_file|registers[22][22]~q\ & ( !\reg_file|registers[26][22]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|registers[18][22]~q\))) # 
-- (sinstruction_IFID(19) & (((\reg_file|registers[30][22]~q\ & sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[22][22]~q\ & ( !\reg_file|registers[26][22]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[18][22]~q\ & 
-- ((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((\reg_file|registers[30][22]~q\ & sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][22]~q\,
	datab => \reg_file|ALT_INV_registers[30][22]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[22][22]~q\,
	dataf => \reg_file|ALT_INV_registers[26][22]~q\,
	combout => \reg_file|Mux41~2_combout\);

-- Location: LABCELL_X57_Y11_N24
\reg_file|Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux41~4_combout\ = ( \reg_file|Mux41~0_combout\ & ( \reg_file|Mux41~2_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|Mux41~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux41~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux41~0_combout\ & ( \reg_file|Mux41~2_combout\ & ( (!sinstruction_IFID(17) & (\reg_file|Mux41~1_combout\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|Mux41~3_combout\)))) ) ) ) # ( 
-- \reg_file|Mux41~0_combout\ & ( !\reg_file|Mux41~2_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|Mux41~1_combout\))) # (sinstruction_IFID(17) & (((\reg_file|Mux41~3_combout\ & sinstruction_IFID(16))))) ) ) ) # ( 
-- !\reg_file|Mux41~0_combout\ & ( !\reg_file|Mux41~2_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux41~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux41~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux41~1_combout\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux41~3_combout\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_Mux41~0_combout\,
	dataf => \reg_file|ALT_INV_Mux41~2_combout\,
	combout => \reg_file|Mux41~4_combout\);

-- Location: LABCELL_X50_Y18_N21
\reg_file|registers[9][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[9][22]~feeder_combout\);

-- Location: FF_X50_Y18_N22
\reg_file|registers[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][22]~q\);

-- Location: LABCELL_X48_Y15_N24
\reg_file|registers[10][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][22]~feeder_combout\ = \mux_jal|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[10][22]~feeder_combout\);

-- Location: FF_X48_Y15_N26
\reg_file|registers[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][22]~q\);

-- Location: LABCELL_X50_Y19_N24
\reg_file|registers[8][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[8][22]~feeder_combout\);

-- Location: FF_X50_Y19_N26
\reg_file|registers[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][22]~q\);

-- Location: FF_X50_Y18_N17
\reg_file|registers[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][22]~q\);

-- Location: LABCELL_X50_Y15_N57
\reg_file|Mux41~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux41~5_combout\ = ( \reg_file|registers[8][22]~q\ & ( \reg_file|registers[11][22]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[10][22]~q\)))) # (sinstruction_IFID(16) & (((\reg_file|registers[9][22]~q\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|registers[8][22]~q\ & ( \reg_file|registers[11][22]~q\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|registers[10][22]~q\)))) # (sinstruction_IFID(16) & (((\reg_file|registers[9][22]~q\)) 
-- # (sinstruction_IFID(17)))) ) ) ) # ( \reg_file|registers[8][22]~q\ & ( !\reg_file|registers[11][22]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[10][22]~q\)))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- (\reg_file|registers[9][22]~q\))) ) ) ) # ( !\reg_file|registers[8][22]~q\ & ( !\reg_file|registers[11][22]~q\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|registers[10][22]~q\)))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- (\reg_file|registers[9][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[9][22]~q\,
	datad => \reg_file|ALT_INV_registers[10][22]~q\,
	datae => \reg_file|ALT_INV_registers[8][22]~q\,
	dataf => \reg_file|ALT_INV_registers[11][22]~q\,
	combout => \reg_file|Mux41~5_combout\);

-- Location: FF_X51_Y18_N56
\reg_file|registers[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][22]~q\);

-- Location: FF_X51_Y18_N14
\reg_file|registers[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][22]~q\);

-- Location: LABCELL_X51_Y20_N0
\reg_file|registers[12][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[12][22]~feeder_combout\);

-- Location: FF_X51_Y20_N2
\reg_file|registers[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][22]~q\);

-- Location: MLABCELL_X52_Y14_N39
\reg_file|registers[13][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][22]~feeder_combout\ = \mux_jal|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[13][22]~feeder_combout\);

-- Location: FF_X52_Y14_N41
\reg_file|registers[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][22]~q\);

-- Location: LABCELL_X51_Y18_N33
\reg_file|Mux41~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux41~7_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[13][22]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][22]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][22]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( 
-- \reg_file|registers[13][22]~q\ & ( (sinstruction_IFID(16)) # (\reg_file|registers[12][22]~q\) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[13][22]~q\ & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][22]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][22]~q\)) ) ) ) # ( !sinstruction_IFID(17) & ( !\reg_file|registers[13][22]~q\ & ( (\reg_file|registers[12][22]~q\ & !sinstruction_IFID(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][22]~q\,
	datab => \reg_file|ALT_INV_registers[14][22]~q\,
	datac => \reg_file|ALT_INV_registers[12][22]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[13][22]~q\,
	combout => \reg_file|Mux41~7_combout\);

-- Location: FF_X52_Y18_N59
\reg_file|registers[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][22]~q\);

-- Location: FF_X52_Y18_N29
\reg_file|registers[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][22]~q\);

-- Location: LABCELL_X51_Y19_N42
\reg_file|registers[4][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[4][22]~feeder_combout\);

-- Location: FF_X51_Y19_N44
\reg_file|registers[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][22]~q\);

-- Location: FF_X52_Y14_N11
\reg_file|registers[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][22]~q\);

-- Location: MLABCELL_X52_Y18_N33
\reg_file|Mux41~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux41~8_combout\ = ( \reg_file|registers[4][22]~q\ & ( \reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[6][22]~q\)))) # (sinstruction_IFID(16) & (((\reg_file|registers[5][22]~q\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|registers[4][22]~q\ & ( \reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|registers[6][22]~q\))) # (sinstruction_IFID(16) & (((\reg_file|registers[5][22]~q\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( \reg_file|registers[4][22]~q\ & ( !\reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[6][22]~q\)))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- ((\reg_file|registers[5][22]~q\)))) ) ) ) # ( !\reg_file|registers[4][22]~q\ & ( !\reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|registers[6][22]~q\))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- ((\reg_file|registers[5][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[6][22]~q\,
	datad => \reg_file|ALT_INV_registers[5][22]~q\,
	datae => \reg_file|ALT_INV_registers[4][22]~q\,
	dataf => \reg_file|ALT_INV_registers[7][22]~q\,
	combout => \reg_file|Mux41~8_combout\);

-- Location: FF_X53_Y13_N2
\reg_file|registers[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][22]~q\);

-- Location: FF_X53_Y13_N32
\reg_file|registers[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][22]~q\);

-- Location: FF_X53_Y13_N59
\reg_file|registers[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][22]~q\);

-- Location: LABCELL_X46_Y18_N54
\reg_file|registers[0][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][22]~feeder_combout\ = ( \mux_jal|output[22]~22_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[22]~22_combout\,
	combout => \reg_file|registers[0][22]~feeder_combout\);

-- Location: FF_X46_Y18_N55
\reg_file|registers[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][22]~q\);

-- Location: LABCELL_X53_Y13_N54
\reg_file|Mux41~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux41~6_combout\ = ( \reg_file|registers[1][22]~q\ & ( \reg_file|registers[0][22]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\reg_file|registers[2][22]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[3][22]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[1][22]~q\ & ( \reg_file|registers[0][22]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[2][22]~q\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|registers[3][22]~q\)))) ) ) 
-- ) # ( \reg_file|registers[1][22]~q\ & ( !\reg_file|registers[0][22]~q\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|registers[2][22]~q\))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[3][22]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[1][22]~q\ & ( !\reg_file|registers[0][22]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[2][22]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[3][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[2][22]~q\,
	datad => \reg_file|ALT_INV_registers[3][22]~q\,
	datae => \reg_file|ALT_INV_registers[1][22]~q\,
	dataf => \reg_file|ALT_INV_registers[0][22]~q\,
	combout => \reg_file|Mux41~6_combout\);

-- Location: LABCELL_X60_Y11_N9
\reg_file|Mux41~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux41~9_combout\ = ( \reg_file|Mux41~8_combout\ & ( \reg_file|Mux41~6_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|Mux41~5_combout\)) # (sinstruction_IFID(18) & ((\reg_file|Mux41~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux41~8_combout\ & ( \reg_file|Mux41~6_combout\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|Mux41~5_combout\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|Mux41~7_combout\))))) ) ) ) # ( \reg_file|Mux41~8_combout\ & ( !\reg_file|Mux41~6_combout\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|Mux41~5_combout\)) # 
-- (sinstruction_IFID(18) & ((\reg_file|Mux41~7_combout\))))) ) ) ) # ( !\reg_file|Mux41~8_combout\ & ( !\reg_file|Mux41~6_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|Mux41~5_combout\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|Mux41~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux41~5_combout\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux41~7_combout\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_Mux41~8_combout\,
	dataf => \reg_file|ALT_INV_Mux41~6_combout\,
	combout => \reg_file|Mux41~9_combout\);

-- Location: LABCELL_X60_Y11_N24
\reg_file|Mux41~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux41~10_combout\ = ( \reg_file|Mux41~4_combout\ & ( \reg_file|Mux41~9_combout\ ) ) # ( !\reg_file|Mux41~4_combout\ & ( \reg_file|Mux41~9_combout\ & ( !sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux41~4_combout\ & ( !\reg_file|Mux41~9_combout\ & 
-- ( sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux41~4_combout\,
	dataf => \reg_file|ALT_INV_Mux41~9_combout\,
	combout => \reg_file|Mux41~10_combout\);

-- Location: LABCELL_X60_Y11_N51
\sreaddata2_IDEX[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX[22]~feeder_combout\ = ( \reg_file|Mux41~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux41~10_combout\,
	combout => \sreaddata2_IDEX[22]~feeder_combout\);

-- Location: FF_X60_Y11_N53
\sreaddata2_IDEX[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX[22]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(22));

-- Location: MLABCELL_X65_Y17_N30
\forward|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux41~0_combout\ = ( \forward|Mux49~6_combout\ & ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(22) ) ) ) # ( !\forward|Mux49~6_combout\ & ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(22) ) ) ) # ( \forward|Mux49~6_combout\ & ( 
-- !\forward|Mux49~5_combout\ & ( \alu_main|Result\(22) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\forward|Mux49~5_combout\ & ( salumainresult_EXMEM(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(22),
	datab => ALT_INV_salumainresult_EXMEM(22),
	datac => ALT_INV_sreaddata2_IDEX(22),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \forward|ALT_INV_Mux49~5_combout\,
	combout => \forward|Mux41~0_combout\);

-- Location: MLABCELL_X59_Y18_N24
\forward|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux42~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(21) ) ) # ( !\forward|Mux49~6_combout\ & ( \alu_main|Result\(21) & ( salumainresult_EXMEM(21) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\alu_main|Result\(21) & ( 
-- salumainresult_EXMEM(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(21),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(21),
	combout => \forward|Mux42~1_combout\);

-- Location: MLABCELL_X59_Y14_N3
\alu_main|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~81_sumout\ = SUM(( \forward|Mux11~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux43~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(20))))) ) + ( \alu_main|Add0~78\ ))
-- \alu_main|Add0~82\ = CARRY(( \forward|Mux11~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux43~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(20))))) ) + ( \alu_main|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(20),
	datad => \forward|ALT_INV_Mux11~0_combout\,
	dataf => \forward|ALT_INV_Mux43~1_combout\,
	cin => \alu_main|Add0~78\,
	sumout => \alu_main|Add0~81_sumout\,
	cout => \alu_main|Add0~82\);

-- Location: MLABCELL_X59_Y14_N6
\alu_main|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~85_sumout\ = SUM(( \forward|Mux10~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux42~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(21))))) ) + ( \alu_main|Add0~82\ ))
-- \alu_main|Add0~86\ = CARRY(( \forward|Mux10~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux42~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(21))))) ) + ( \alu_main|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(21),
	datad => \forward|ALT_INV_Mux10~0_combout\,
	dataf => \forward|ALT_INV_Mux42~1_combout\,
	cin => \alu_main|Add0~82\,
	sumout => \alu_main|Add0~85_sumout\,
	cout => \alu_main|Add0~86\);

-- Location: MLABCELL_X59_Y14_N9
\alu_main|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~89_sumout\ = SUM(( \forward|Mux9~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux41~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(22))))) ) + ( \alu_main|Add0~86\ ))
-- \alu_main|Add0~90\ = CARRY(( \forward|Mux9~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux41~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(22))))) ) + ( \alu_main|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(22),
	datad => \forward|ALT_INV_Mux9~0_combout\,
	dataf => \forward|ALT_INV_Mux41~1_combout\,
	cin => \alu_main|Add0~86\,
	sumout => \alu_main|Add0~89_sumout\,
	cout => \alu_main|Add0~90\);

-- Location: LABCELL_X60_Y13_N24
\alu_main|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~4_combout\ = ( \alu_main|Add0~89_sumout\ & ( (!salucontrol_IDEX(0) & (((\forward|Mux9~0_combout\ & \forward|Mux41~0_combout\)) # (salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & ((\forward|Mux41~0_combout\) # 
-- (\forward|Mux9~0_combout\)))) ) ) # ( !\alu_main|Add0~89_sumout\ & ( (!salucontrol_IDEX(1) & ((!\forward|Mux9~0_combout\ & (salucontrol_IDEX(0) & \forward|Mux41~0_combout\)) # (\forward|Mux9~0_combout\ & ((\forward|Mux41~0_combout\) # 
-- (salucontrol_IDEX(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100000000000101110000000000010111110011000001011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux9~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \forward|ALT_INV_Mux41~0_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Add0~89_sumout\,
	combout => \alu_main|Mux22~4_combout\);

-- Location: MLABCELL_X59_Y18_N48
\alu_main|ShiftRight0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~21_combout\ = ( \forward|Mux33~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # (\forward|Mux32~0_combout\))) ) ) # ( !\forward|Mux33~0_combout\ & ( (!sinstruction_IFID(7) & (sinstruction_IFID(6) & 
-- \forward|Mux32~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(7),
	datac => ALT_INV_sinstruction_IFID(6),
	datad => \forward|ALT_INV_Mux32~0_combout\,
	dataf => \forward|ALT_INV_Mux33~0_combout\,
	combout => \alu_main|ShiftRight0~21_combout\);

-- Location: FF_X61_Y19_N47
\spc_EXMEM[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(25));

-- Location: FF_X61_Y19_N34
\spc_MEMWB[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(25));

-- Location: LABCELL_X61_Y16_N51
\mux_jal|output[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[25]~25_combout\ = ( \alu_main|Result\(25) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(25)) ) ) # ( !\alu_main|Result\(25) & ( (\sjal_MEMWB~q\ & spc_MEMWB(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjal_MEMWB~q\,
	datac => ALT_INV_spc_MEMWB(25),
	dataf => \alu_main|ALT_INV_Result\(25),
	combout => \mux_jal|output[25]~25_combout\);

-- Location: FF_X50_Y13_N29
\reg_file|registers[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][25]~q\);

-- Location: FF_X50_Y13_N17
\reg_file|registers[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][25]~q\);

-- Location: FF_X50_Y13_N38
\reg_file|registers[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][25]~q\);

-- Location: MLABCELL_X52_Y13_N6
\reg_file|registers[25][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[25][25]~feeder_combout\);

-- Location: FF_X52_Y13_N7
\reg_file|registers[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][25]~q\);

-- Location: LABCELL_X50_Y13_N36
\reg_file|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux6~1_combout\ = ( \reg_file|registers[17][25]~q\ & ( \reg_file|registers[25][25]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|registers[21][25]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[29][25]~q\))) ) ) 
-- ) # ( !\reg_file|registers[17][25]~q\ & ( \reg_file|registers[25][25]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[21][25]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[29][25]~q\)))) ) ) ) # ( \reg_file|registers[17][25]~q\ & ( !\reg_file|registers[25][25]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[21][25]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[29][25]~q\)))) ) ) ) # ( !\reg_file|registers[17][25]~q\ & ( !\reg_file|registers[25][25]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[21][25]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[29][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[29][25]~q\,
	datad => \reg_file|ALT_INV_registers[21][25]~q\,
	datae => \reg_file|ALT_INV_registers[17][25]~q\,
	dataf => \reg_file|ALT_INV_registers[25][25]~q\,
	combout => \reg_file|Mux6~1_combout\);

-- Location: FF_X52_Y12_N50
\reg_file|registers[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][25]~q\);

-- Location: FF_X52_Y12_N44
\reg_file|registers[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][25]~q\);

-- Location: FF_X55_Y12_N41
\reg_file|registers[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][25]~q\);

-- Location: LABCELL_X46_Y12_N6
\reg_file|registers[22][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[22][25]~feeder_combout\);

-- Location: FF_X46_Y12_N7
\reg_file|registers[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][25]~q\);

-- Location: MLABCELL_X52_Y12_N51
\reg_file|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux6~2_combout\ = ( \reg_file|registers[18][25]~q\ & ( \reg_file|registers[22][25]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[26][25]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][25]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[18][25]~q\ & ( \reg_file|registers[22][25]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[26][25]~q\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # 
-- (\reg_file|registers[30][25]~q\)))) ) ) ) # ( \reg_file|registers[18][25]~q\ & ( !\reg_file|registers[22][25]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[26][25]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[30][25]~q\ & sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[18][25]~q\ & ( !\reg_file|registers[22][25]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[26][25]~q\)) # (sinstruction_IFID(23) 
-- & ((\reg_file|registers[30][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][25]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[30][25]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[18][25]~q\,
	dataf => \reg_file|ALT_INV_registers[22][25]~q\,
	combout => \reg_file|Mux6~2_combout\);

-- Location: MLABCELL_X47_Y11_N33
\reg_file|registers[16][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[16][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[16][25]~feeder_combout\);

-- Location: FF_X47_Y11_N35
\reg_file|registers[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[16][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][25]~q\);

-- Location: FF_X46_Y11_N50
\reg_file|registers[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][25]~q\);

-- Location: FF_X46_Y11_N26
\reg_file|registers[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][25]~q\);

-- Location: FF_X48_Y12_N49
\reg_file|registers[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][25]~q\);

-- Location: MLABCELL_X47_Y11_N24
\reg_file|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux6~0_combout\ = ( \reg_file|registers[24][25]~q\ & ( \reg_file|registers[28][25]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][25]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][25]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[24][25]~q\ & ( \reg_file|registers[28][25]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[16][25]~q\ & (!sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (((\reg_file|registers[20][25]~q\) # (sinstruction_IFID(24))))) 
-- ) ) ) # ( \reg_file|registers[24][25]~q\ & ( !\reg_file|registers[28][25]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[16][25]~q\))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24) & 
-- \reg_file|registers[20][25]~q\)))) ) ) ) # ( !\reg_file|registers[24][25]~q\ & ( !\reg_file|registers[28][25]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][25]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[20][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][25]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[20][25]~q\,
	datae => \reg_file|ALT_INV_registers[24][25]~q\,
	dataf => \reg_file|ALT_INV_registers[28][25]~q\,
	combout => \reg_file|Mux6~0_combout\);

-- Location: LABCELL_X48_Y11_N48
\reg_file|registers[31][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[31][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[31][25]~feeder_combout\);

-- Location: FF_X48_Y11_N50
\reg_file|registers[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[31][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][25]~q\);

-- Location: LABCELL_X48_Y11_N12
\reg_file|registers[19][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[19][25]~feeder_combout\);

-- Location: FF_X48_Y11_N14
\reg_file|registers[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][25]~q\);

-- Location: LABCELL_X48_Y11_N54
\reg_file|registers[27][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[27][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[27][25]~feeder_combout\);

-- Location: FF_X48_Y11_N56
\reg_file|registers[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[27][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][25]~q\);

-- Location: LABCELL_X55_Y14_N0
\reg_file|registers[23][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[23][25]~feeder_combout\);

-- Location: FF_X55_Y14_N2
\reg_file|registers[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][25]~q\);

-- Location: LABCELL_X48_Y11_N18
\reg_file|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux6~3_combout\ = ( \reg_file|registers[27][25]~q\ & ( \reg_file|registers[23][25]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[19][25]~q\) # (sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # 
-- (\reg_file|registers[31][25]~q\))) ) ) ) # ( !\reg_file|registers[27][25]~q\ & ( \reg_file|registers[23][25]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[19][25]~q\) # (sinstruction_IFID(23))))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[31][25]~q\ & (sinstruction_IFID(23)))) ) ) ) # ( \reg_file|registers[27][25]~q\ & ( !\reg_file|registers[23][25]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23) & \reg_file|registers[19][25]~q\)))) # (sinstruction_IFID(24) 
-- & (((!sinstruction_IFID(23))) # (\reg_file|registers[31][25]~q\))) ) ) ) # ( !\reg_file|registers[27][25]~q\ & ( !\reg_file|registers[23][25]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23) & \reg_file|registers[19][25]~q\)))) # 
-- (sinstruction_IFID(24) & (\reg_file|registers[31][25]~q\ & (sinstruction_IFID(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][25]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[19][25]~q\,
	datae => \reg_file|ALT_INV_registers[27][25]~q\,
	dataf => \reg_file|ALT_INV_registers[23][25]~q\,
	combout => \reg_file|Mux6~3_combout\);

-- Location: LABCELL_X53_Y13_N12
\reg_file|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux6~4_combout\ = ( \reg_file|Mux6~0_combout\ & ( \reg_file|Mux6~3_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux6~2_combout\)))) # (sinstruction_IFID(21) & (((\reg_file|Mux6~1_combout\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|Mux6~0_combout\ & ( \reg_file|Mux6~3_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|Mux6~2_combout\)))) # (sinstruction_IFID(21) & (((\reg_file|Mux6~1_combout\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( \reg_file|Mux6~0_combout\ & ( !\reg_file|Mux6~3_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux6~2_combout\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- (\reg_file|Mux6~1_combout\))) ) ) ) # ( !\reg_file|Mux6~0_combout\ & ( !\reg_file|Mux6~3_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|Mux6~2_combout\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- (\reg_file|Mux6~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux6~1_combout\,
	datad => \reg_file|ALT_INV_Mux6~2_combout\,
	datae => \reg_file|ALT_INV_Mux6~0_combout\,
	dataf => \reg_file|ALT_INV_Mux6~3_combout\,
	combout => \reg_file|Mux6~4_combout\);

-- Location: LABCELL_X50_Y18_N0
\reg_file|registers[8][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[8][25]~feeder_combout\);

-- Location: FF_X50_Y18_N2
\reg_file|registers[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][25]~q\);

-- Location: LABCELL_X50_Y18_N36
\reg_file|registers[9][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[9][25]~feeder_combout\);

-- Location: FF_X50_Y18_N38
\reg_file|registers[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][25]~q\);

-- Location: FF_X50_Y18_N13
\reg_file|registers[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][25]~q\);

-- Location: FF_X48_Y15_N32
\reg_file|registers[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][25]~q\);

-- Location: LABCELL_X50_Y18_N12
\reg_file|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux6~5_combout\ = ( \reg_file|registers[11][25]~q\ & ( \reg_file|registers[10][25]~q\ & ( ((!sinstruction_IFID(21) & (\reg_file|registers[8][25]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[9][25]~q\)))) # (sinstruction_IFID(22)) ) ) ) 
-- # ( !\reg_file|registers[11][25]~q\ & ( \reg_file|registers[10][25]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[8][25]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[9][25]~q\))))) # (sinstruction_IFID(22) & 
-- (((!sinstruction_IFID(21))))) ) ) ) # ( \reg_file|registers[11][25]~q\ & ( !\reg_file|registers[10][25]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[8][25]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[9][25]~q\))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[11][25]~q\ & ( !\reg_file|registers[10][25]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- (\reg_file|registers[8][25]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[9][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][25]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[9][25]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[11][25]~q\,
	dataf => \reg_file|ALT_INV_registers[10][25]~q\,
	combout => \reg_file|Mux6~5_combout\);

-- Location: MLABCELL_X47_Y16_N42
\reg_file|registers[12][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][25]~feeder_combout\ = \mux_jal|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[12][25]~feeder_combout\);

-- Location: FF_X47_Y16_N44
\reg_file|registers[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][25]~q\);

-- Location: FF_X48_Y15_N2
\reg_file|registers[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][25]~q\);

-- Location: FF_X47_Y19_N26
\reg_file|registers[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][25]~q\);

-- Location: FF_X52_Y14_N47
\reg_file|registers[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][25]~q\);

-- Location: LABCELL_X45_Y16_N54
\reg_file|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux6~7_combout\ = ( \reg_file|registers[15][25]~q\ & ( \reg_file|registers[13][25]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[12][25]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][25]~q\)))) # (sinstruction_IFID(21)) ) ) 
-- ) # ( !\reg_file|registers[15][25]~q\ & ( \reg_file|registers[13][25]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))) # (\reg_file|registers[12][25]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[14][25]~q\ & 
-- !sinstruction_IFID(21))))) ) ) ) # ( \reg_file|registers[15][25]~q\ & ( !\reg_file|registers[13][25]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[12][25]~q\ & ((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21)) # 
-- (\reg_file|registers[14][25]~q\)))) ) ) ) # ( !\reg_file|registers[15][25]~q\ & ( !\reg_file|registers[13][25]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][25]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[14][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][25]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[14][25]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[15][25]~q\,
	dataf => \reg_file|ALT_INV_registers[13][25]~q\,
	combout => \reg_file|Mux6~7_combout\);

-- Location: FF_X55_Y18_N41
\reg_file|registers[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][25]~q\);

-- Location: FF_X53_Y20_N17
\reg_file|registers[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][25]~q\);

-- Location: FF_X52_Y18_N47
\reg_file|registers[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][25]~q\);

-- Location: FF_X61_Y16_N47
\reg_file|registers[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][25]~q\);

-- Location: MLABCELL_X52_Y18_N45
\reg_file|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux6~8_combout\ = ( \reg_file|registers[5][25]~q\ & ( \reg_file|registers[7][25]~q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[4][25]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][25]~q\))) # (sinstruction_IFID(21)) ) ) ) # 
-- ( !\reg_file|registers[5][25]~q\ & ( \reg_file|registers[7][25]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[4][25]~q\ & !sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))) # (\reg_file|registers[6][25]~q\))) ) ) ) 
-- # ( \reg_file|registers[5][25]~q\ & ( !\reg_file|registers[7][25]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21)) # (\reg_file|registers[4][25]~q\)))) # (sinstruction_IFID(22) & (\reg_file|registers[6][25]~q\ & ((!sinstruction_IFID(21))))) ) ) 
-- ) # ( !\reg_file|registers[5][25]~q\ & ( !\reg_file|registers[7][25]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[4][25]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][25]~q\,
	datab => \reg_file|ALT_INV_registers[4][25]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[5][25]~q\,
	dataf => \reg_file|ALT_INV_registers[7][25]~q\,
	combout => \reg_file|Mux6~8_combout\);

-- Location: LABCELL_X42_Y17_N30
\reg_file|registers[3][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[3][25]~feeder_combout\);

-- Location: FF_X42_Y17_N32
\reg_file|registers[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[3][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][25]~q\);

-- Location: LABCELL_X42_Y17_N6
\reg_file|registers[1][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[1][25]~feeder_combout\);

-- Location: FF_X42_Y17_N8
\reg_file|registers[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][25]~q\);

-- Location: LABCELL_X42_Y17_N24
\reg_file|registers[2][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][25]~feeder_combout\ = ( \mux_jal|output[25]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[25]~25_combout\,
	combout => \reg_file|registers[2][25]~feeder_combout\);

-- Location: FF_X42_Y17_N26
\reg_file|registers[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[2][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][25]~q\);

-- Location: FF_X46_Y18_N59
\reg_file|registers[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[25]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][25]~q\);

-- Location: LABCELL_X42_Y17_N3
\reg_file|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux6~6_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[0][25]~q\ & ( (!sinstruction_IFID(21) & ((\reg_file|registers[2][25]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][25]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( 
-- \reg_file|registers[0][25]~q\ & ( (!sinstruction_IFID(21)) # (\reg_file|registers[1][25]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[0][25]~q\ & ( (!sinstruction_IFID(21) & ((\reg_file|registers[2][25]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[3][25]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[0][25]~q\ & ( (sinstruction_IFID(21) & \reg_file|registers[1][25]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[3][25]~q\,
	datac => \reg_file|ALT_INV_registers[1][25]~q\,
	datad => \reg_file|ALT_INV_registers[2][25]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[0][25]~q\,
	combout => \reg_file|Mux6~6_combout\);

-- Location: LABCELL_X50_Y18_N54
\reg_file|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux6~9_combout\ = ( \reg_file|Mux6~8_combout\ & ( \reg_file|Mux6~6_combout\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|Mux6~5_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux6~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux6~8_combout\ & ( \reg_file|Mux6~6_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux6~5_combout\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|Mux6~7_combout\))))) ) ) ) # ( \reg_file|Mux6~8_combout\ & ( !\reg_file|Mux6~6_combout\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux6~5_combout\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|Mux6~7_combout\))))) ) ) ) # ( !\reg_file|Mux6~8_combout\ & ( !\reg_file|Mux6~6_combout\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux6~5_combout\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|Mux6~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_Mux6~5_combout\,
	datac => \reg_file|ALT_INV_Mux6~7_combout\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_Mux6~8_combout\,
	dataf => \reg_file|ALT_INV_Mux6~6_combout\,
	combout => \reg_file|Mux6~9_combout\);

-- Location: LABCELL_X56_Y17_N0
\reg_file|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux6~10_combout\ = ( \reg_file|Mux6~4_combout\ & ( \reg_file|Mux6~9_combout\ ) ) # ( !\reg_file|Mux6~4_combout\ & ( \reg_file|Mux6~9_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux6~4_combout\ & ( !\reg_file|Mux6~9_combout\ & ( 
-- sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux6~4_combout\,
	dataf => \reg_file|ALT_INV_Mux6~9_combout\,
	combout => \reg_file|Mux6~10_combout\);

-- Location: FF_X56_Y17_N5
\sreaddata1_IDEX[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux6~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(25));

-- Location: LABCELL_X63_Y15_N45
\forward|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux6~0_combout\ = ( \alu_main|Result\(25) & ( (!\forward|Mux31~4_combout\ & (((salumainresult_EXMEM(25))) # (\forward|Mux31~5_combout\))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(25))))) ) ) # ( !\alu_main|Result\(25) & ( 
-- (!\forward|Mux31~4_combout\ & (!\forward|Mux31~5_combout\ & ((salumainresult_EXMEM(25))))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => ALT_INV_sreaddata1_IDEX(25),
	datad => ALT_INV_salumainresult_EXMEM(25),
	dataf => \alu_main|ALT_INV_Result\(25),
	combout => \forward|Mux6~0_combout\);

-- Location: LABCELL_X50_Y18_N33
\reg_file|Mux38~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux38~5_combout\ = ( \reg_file|registers[8][25]~q\ & ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][25]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][25]~q\))) ) ) ) # ( !\reg_file|registers[8][25]~q\ 
-- & ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][25]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][25]~q\))) ) ) ) # ( \reg_file|registers[8][25]~q\ & ( !sinstruction_IFID(17) & ( (!sinstruction_IFID(16)) # 
-- (\reg_file|registers[9][25]~q\) ) ) ) # ( !\reg_file|registers[8][25]~q\ & ( !sinstruction_IFID(17) & ( (\reg_file|registers[9][25]~q\ & sinstruction_IFID(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][25]~q\,
	datab => \reg_file|ALT_INV_registers[10][25]~q\,
	datac => \reg_file|ALT_INV_registers[11][25]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[8][25]~q\,
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \reg_file|Mux38~5_combout\);

-- Location: MLABCELL_X52_Y18_N39
\reg_file|Mux38~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux38~8_combout\ = ( \reg_file|registers[5][25]~q\ & ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & (\reg_file|registers[6][25]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[7][25]~q\))) ) ) ) # ( !\reg_file|registers[5][25]~q\ & 
-- ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & (\reg_file|registers[6][25]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[7][25]~q\))) ) ) ) # ( \reg_file|registers[5][25]~q\ & ( !sinstruction_IFID(17) & ( (sinstruction_IFID(16)) # 
-- (\reg_file|registers[4][25]~q\) ) ) ) # ( !\reg_file|registers[5][25]~q\ & ( !sinstruction_IFID(17) & ( (\reg_file|registers[4][25]~q\ & !sinstruction_IFID(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][25]~q\,
	datab => \reg_file|ALT_INV_registers[4][25]~q\,
	datac => \reg_file|ALT_INV_registers[7][25]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[5][25]~q\,
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \reg_file|Mux38~8_combout\);

-- Location: LABCELL_X50_Y16_N51
\reg_file|Mux38~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux38~7_combout\ = ( \reg_file|registers[14][25]~q\ & ( \reg_file|registers[13][25]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][25]~q\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # 
-- (\reg_file|registers[15][25]~q\))) ) ) ) # ( !\reg_file|registers[14][25]~q\ & ( \reg_file|registers[13][25]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][25]~q\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[15][25]~q\ & (sinstruction_IFID(16)))) ) ) ) # ( \reg_file|registers[14][25]~q\ & ( !\reg_file|registers[13][25]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \reg_file|registers[12][25]~q\)))) # (sinstruction_IFID(17) 
-- & (((!sinstruction_IFID(16))) # (\reg_file|registers[15][25]~q\))) ) ) ) # ( !\reg_file|registers[14][25]~q\ & ( !\reg_file|registers[13][25]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \reg_file|registers[12][25]~q\)))) # 
-- (sinstruction_IFID(17) & (\reg_file|registers[15][25]~q\ & (sinstruction_IFID(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[15][25]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[12][25]~q\,
	datae => \reg_file|ALT_INV_registers[14][25]~q\,
	dataf => \reg_file|ALT_INV_registers[13][25]~q\,
	combout => \reg_file|Mux38~7_combout\);

-- Location: LABCELL_X42_Y17_N18
\reg_file|Mux38~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux38~6_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[0][25]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][25]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[3][25]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[0][25]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[2][25]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[0][25]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][25]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[3][25]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[0][25]~q\ & ( (\reg_file|registers[2][25]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][25]~q\,
	datab => \reg_file|ALT_INV_registers[1][25]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[3][25]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[0][25]~q\,
	combout => \reg_file|Mux38~6_combout\);

-- Location: LABCELL_X51_Y18_N9
\reg_file|Mux38~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux38~9_combout\ = ( \reg_file|Mux38~7_combout\ & ( \reg_file|Mux38~6_combout\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|Mux38~8_combout\)))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # 
-- (\reg_file|Mux38~5_combout\))) ) ) ) # ( !\reg_file|Mux38~7_combout\ & ( \reg_file|Mux38~6_combout\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|Mux38~8_combout\)))) # (sinstruction_IFID(19) & (\reg_file|Mux38~5_combout\ & 
-- (!sinstruction_IFID(18)))) ) ) ) # ( \reg_file|Mux38~7_combout\ & ( !\reg_file|Mux38~6_combout\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18) & \reg_file|Mux38~8_combout\)))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # 
-- (\reg_file|Mux38~5_combout\))) ) ) ) # ( !\reg_file|Mux38~7_combout\ & ( !\reg_file|Mux38~6_combout\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18) & \reg_file|Mux38~8_combout\)))) # (sinstruction_IFID(19) & (\reg_file|Mux38~5_combout\ & 
-- (!sinstruction_IFID(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_Mux38~5_combout\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_Mux38~8_combout\,
	datae => \reg_file|ALT_INV_Mux38~7_combout\,
	dataf => \reg_file|ALT_INV_Mux38~6_combout\,
	combout => \reg_file|Mux38~9_combout\);

-- Location: LABCELL_X50_Y13_N42
\reg_file|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux38~1_combout\ = ( \reg_file|registers[17][25]~q\ & ( \reg_file|registers[25][25]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|registers[21][25]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][25]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[17][25]~q\ & ( \reg_file|registers[25][25]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[21][25]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[29][25]~q\))))) ) ) ) # ( \reg_file|registers[17][25]~q\ & ( !\reg_file|registers[25][25]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[21][25]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][25]~q\))))) ) ) ) # ( !\reg_file|registers[17][25]~q\ & ( !\reg_file|registers[25][25]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[21][25]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[21][25]~q\,
	datac => \reg_file|ALT_INV_registers[29][25]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[17][25]~q\,
	dataf => \reg_file|ALT_INV_registers[25][25]~q\,
	combout => \reg_file|Mux38~1_combout\);

-- Location: MLABCELL_X47_Y11_N15
\reg_file|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux38~0_combout\ = ( \reg_file|registers[24][25]~q\ & ( \reg_file|registers[16][25]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|registers[20][25]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][25]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[24][25]~q\ & ( \reg_file|registers[16][25]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[20][25]~q\))) # (sinstruction_IFID(19) & (((\reg_file|registers[28][25]~q\ & 
-- sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[24][25]~q\ & ( !\reg_file|registers[16][25]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][25]~q\ & ((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # 
-- (\reg_file|registers[28][25]~q\)))) ) ) ) # ( !\reg_file|registers[24][25]~q\ & ( !\reg_file|registers[16][25]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[20][25]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[28][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[20][25]~q\,
	datac => \reg_file|ALT_INV_registers[28][25]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[24][25]~q\,
	dataf => \reg_file|ALT_INV_registers[16][25]~q\,
	combout => \reg_file|Mux38~0_combout\);

-- Location: MLABCELL_X52_Y12_N30
\reg_file|Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux38~2_combout\ = ( \reg_file|registers[18][25]~q\ & ( \reg_file|registers[30][25]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|registers[26][25]~q\)))) # (sinstruction_IFID(18) & (((\reg_file|registers[22][25]~q\)) 
-- # (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|registers[18][25]~q\ & ( \reg_file|registers[30][25]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|registers[26][25]~q\))) # (sinstruction_IFID(18) & 
-- (((\reg_file|registers[22][25]~q\)) # (sinstruction_IFID(19)))) ) ) ) # ( \reg_file|registers[18][25]~q\ & ( !\reg_file|registers[30][25]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|registers[26][25]~q\)))) # 
-- (sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|registers[22][25]~q\)))) ) ) ) # ( !\reg_file|registers[18][25]~q\ & ( !\reg_file|registers[30][25]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|registers[26][25]~q\))) 
-- # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|registers[22][25]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[26][25]~q\,
	datad => \reg_file|ALT_INV_registers[22][25]~q\,
	datae => \reg_file|ALT_INV_registers[18][25]~q\,
	dataf => \reg_file|ALT_INV_registers[30][25]~q\,
	combout => \reg_file|Mux38~2_combout\);

-- Location: LABCELL_X48_Y11_N45
\reg_file|Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux38~3_combout\ = ( \reg_file|registers[27][25]~q\ & ( \reg_file|registers[23][25]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18)) # (\reg_file|registers[19][25]~q\)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # 
-- (\reg_file|registers[31][25]~q\))) ) ) ) # ( !\reg_file|registers[27][25]~q\ & ( \reg_file|registers[23][25]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18)) # (\reg_file|registers[19][25]~q\)))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[31][25]~q\ & ((sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[27][25]~q\ & ( !\reg_file|registers[23][25]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][25]~q\ & !sinstruction_IFID(18))))) # 
-- (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[31][25]~q\))) ) ) ) # ( !\reg_file|registers[27][25]~q\ & ( !\reg_file|registers[23][25]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][25]~q\ & 
-- !sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (\reg_file|registers[31][25]~q\ & ((sinstruction_IFID(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][25]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[19][25]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[27][25]~q\,
	dataf => \reg_file|ALT_INV_registers[23][25]~q\,
	combout => \reg_file|Mux38~3_combout\);

-- Location: LABCELL_X50_Y15_N30
\reg_file|Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux38~4_combout\ = ( \reg_file|Mux38~2_combout\ & ( \reg_file|Mux38~3_combout\ & ( ((!sinstruction_IFID(16) & ((\reg_file|Mux38~0_combout\))) # (sinstruction_IFID(16) & (\reg_file|Mux38~1_combout\))) # (sinstruction_IFID(17)) ) ) ) # ( 
-- !\reg_file|Mux38~2_combout\ & ( \reg_file|Mux38~3_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|Mux38~0_combout\))) # (sinstruction_IFID(16) & (\reg_file|Mux38~1_combout\)))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|Mux38~2_combout\ & ( !\reg_file|Mux38~3_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|Mux38~0_combout\))) # (sinstruction_IFID(16) & (\reg_file|Mux38~1_combout\)))) # 
-- (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|Mux38~2_combout\ & ( !\reg_file|Mux38~3_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|Mux38~0_combout\))) # (sinstruction_IFID(16) & 
-- (\reg_file|Mux38~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux38~1_combout\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux38~0_combout\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_Mux38~2_combout\,
	dataf => \reg_file|ALT_INV_Mux38~3_combout\,
	combout => \reg_file|Mux38~4_combout\);

-- Location: LABCELL_X51_Y18_N15
\reg_file|Mux38~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux38~10_combout\ = ( \reg_file|Mux38~4_combout\ & ( (\reg_file|Mux38~9_combout\) # (sinstruction_IFID(20)) ) ) # ( !\reg_file|Mux38~4_combout\ & ( (!sinstruction_IFID(20) & \reg_file|Mux38~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(20),
	datac => \reg_file|ALT_INV_Mux38~9_combout\,
	datae => \reg_file|ALT_INV_Mux38~4_combout\,
	combout => \reg_file|Mux38~10_combout\);

-- Location: LABCELL_X51_Y18_N51
\sreaddata2_IDEX[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX[25]~feeder_combout\ = ( \reg_file|Mux38~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux38~10_combout\,
	combout => \sreaddata2_IDEX[25]~feeder_combout\);

-- Location: FF_X51_Y18_N53
\sreaddata2_IDEX[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX[25]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(25));

-- Location: LABCELL_X60_Y17_N6
\forward|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux38~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(25) ) ) # ( !\forward|Mux49~6_combout\ & ( salumainresult_EXMEM(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(25),
	datad => \alu_main|ALT_INV_Result\(25),
	dataf => \forward|ALT_INV_Mux49~6_combout\,
	combout => \forward|Mux38~1_combout\);

-- Location: MLABCELL_X59_Y14_N15
\alu_main|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~97_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux39~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(24))))) ) + ( \forward|Mux7~0_combout\ ) + ( \alu_main|Add0~94\ ))
-- \alu_main|Add0~98\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux39~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(24))))) ) + ( \forward|Mux7~0_combout\ ) + ( \alu_main|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(24),
	datad => \forward|ALT_INV_Mux39~1_combout\,
	dataf => \forward|ALT_INV_Mux7~0_combout\,
	cin => \alu_main|Add0~94\,
	sumout => \alu_main|Add0~97_sumout\,
	cout => \alu_main|Add0~98\);

-- Location: MLABCELL_X59_Y14_N18
\alu_main|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~101_sumout\ = SUM(( \forward|Mux6~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux38~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(25))))) ) + ( \alu_main|Add0~98\ ))
-- \alu_main|Add0~102\ = CARRY(( \forward|Mux6~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux38~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(25))))) ) + ( \alu_main|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(25),
	datad => \forward|ALT_INV_Mux6~0_combout\,
	dataf => \forward|ALT_INV_Mux38~1_combout\,
	cin => \alu_main|Add0~98\,
	sumout => \alu_main|Add0~101_sumout\,
	cout => \alu_main|Add0~102\);

-- Location: LABCELL_X64_Y15_N24
\alu_main|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~4_combout\ = ( \alu_main|Add0~101_sumout\ & ( (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(0) & (\forward|Mux6~0_combout\ & \forward|Mux38~0_combout\)) # (salucontrol_IDEX(0) & ((\forward|Mux38~0_combout\) # (\forward|Mux6~0_combout\))))) # 
-- (salucontrol_IDEX(1) & (!salucontrol_IDEX(0))) ) ) # ( !\alu_main|Add0~101_sumout\ & ( (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(0) & (\forward|Mux6~0_combout\ & \forward|Mux38~0_combout\)) # (salucontrol_IDEX(0) & ((\forward|Mux38~0_combout\) # 
-- (\forward|Mux6~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000101010000000100010101001000110011011100100011001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \forward|ALT_INV_Mux6~0_combout\,
	datad => \forward|ALT_INV_Mux38~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~101_sumout\,
	combout => \alu_main|Mux25~4_combout\);

-- Location: FF_X59_Y12_N10
\spc_EXMEM[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(26));

-- Location: FF_X55_Y16_N8
\spc_MEMWB[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(26));

-- Location: FF_X60_Y17_N23
\salumainresult_EXMEM[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(26),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(26));

-- Location: FF_X50_Y13_N2
\reg_file|registers[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][26]~q\);

-- Location: FF_X52_Y13_N44
\reg_file|registers[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][26]~q\);

-- Location: MLABCELL_X52_Y13_N54
\reg_file|registers[25][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][26]~feeder_combout\ = \mux_jal|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[25][26]~feeder_combout\);

-- Location: FF_X52_Y13_N56
\reg_file|registers[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][26]~q\);

-- Location: LABCELL_X48_Y13_N6
\reg_file|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux5~1_combout\ = ( \reg_file|registers[29][26]~q\ & ( \reg_file|registers[25][26]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[17][26]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][26]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[29][26]~q\ & ( \reg_file|registers[25][26]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[17][26]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][26]~q\))))) # (sinstruction_IFID(24) & 
-- (((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[29][26]~q\ & ( !\reg_file|registers[25][26]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[17][26]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[21][26]~q\))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[29][26]~q\ & ( !\reg_file|registers[25][26]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[17][26]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][26]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[21][26]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[29][26]~q\,
	dataf => \reg_file|ALT_INV_registers[25][26]~q\,
	combout => \reg_file|Mux5~1_combout\);

-- Location: FF_X51_Y11_N34
\reg_file|registers[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][26]~q\);

-- Location: MLABCELL_X52_Y15_N54
\reg_file|registers[23][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][26]~feeder_combout\ = \mux_jal|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[23][26]~feeder_combout\);

-- Location: FF_X52_Y15_N56
\reg_file|registers[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][26]~q\);

-- Location: FF_X51_Y11_N55
\reg_file|registers[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][26]~q\);

-- Location: FF_X52_Y15_N2
\reg_file|registers[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][26]~q\);

-- Location: LABCELL_X51_Y11_N54
\reg_file|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux5~3_combout\ = ( \reg_file|registers[27][26]~q\ & ( \reg_file|registers[31][26]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[19][26]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[23][26]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[27][26]~q\ & ( \reg_file|registers[31][26]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[19][26]~q\ & (!sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (((\reg_file|registers[23][26]~q\) # (sinstruction_IFID(24))))) 
-- ) ) ) # ( \reg_file|registers[27][26]~q\ & ( !\reg_file|registers[31][26]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[19][26]~q\))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24) & 
-- \reg_file|registers[23][26]~q\)))) ) ) ) # ( !\reg_file|registers[27][26]~q\ & ( !\reg_file|registers[31][26]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[19][26]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[23][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[19][26]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[23][26]~q\,
	datae => \reg_file|ALT_INV_registers[27][26]~q\,
	dataf => \reg_file|ALT_INV_registers[31][26]~q\,
	combout => \reg_file|Mux5~3_combout\);

-- Location: MLABCELL_X52_Y12_N9
\reg_file|registers[22][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][26]~feeder_combout\ = \mux_jal|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[22][26]~feeder_combout\);

-- Location: FF_X52_Y12_N11
\reg_file|registers[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][26]~q\);

-- Location: FF_X55_Y15_N32
\reg_file|registers[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][26]~q\);

-- Location: LABCELL_X50_Y20_N30
\reg_file|registers[18][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][26]~feeder_combout\ = ( \mux_jal|output[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[18][26]~feeder_combout\);

-- Location: FF_X50_Y20_N32
\reg_file|registers[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][26]~q\);

-- Location: FF_X50_Y20_N50
\reg_file|registers[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][26]~q\);

-- Location: LABCELL_X55_Y15_N54
\reg_file|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux5~2_combout\ = ( \reg_file|registers[18][26]~q\ & ( \reg_file|registers[30][26]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[22][26]~q\))) # (sinstruction_IFID(24) & (((\reg_file|registers[26][26]~q\) # 
-- (sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[18][26]~q\ & ( \reg_file|registers[30][26]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[22][26]~q\ & (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (((\reg_file|registers[26][26]~q\) 
-- # (sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[18][26]~q\ & ( !\reg_file|registers[30][26]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[22][26]~q\))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23) & 
-- \reg_file|registers[26][26]~q\)))) ) ) ) # ( !\reg_file|registers[18][26]~q\ & ( !\reg_file|registers[30][26]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[22][26]~q\ & (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23) 
-- & \reg_file|registers[26][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[22][26]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[26][26]~q\,
	datae => \reg_file|ALT_INV_registers[18][26]~q\,
	dataf => \reg_file|ALT_INV_registers[30][26]~q\,
	combout => \reg_file|Mux5~2_combout\);

-- Location: FF_X55_Y10_N38
\reg_file|registers[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][26]~q\);

-- Location: LABCELL_X48_Y12_N51
\reg_file|registers[28][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][26]~feeder_combout\ = ( \mux_jal|output[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[28][26]~feeder_combout\);

-- Location: FF_X48_Y12_N53
\reg_file|registers[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][26]~q\);

-- Location: FF_X48_Y12_N8
\reg_file|registers[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][26]~q\);

-- Location: LABCELL_X46_Y11_N30
\reg_file|registers[24][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][26]~feeder_combout\ = ( \mux_jal|output[26]~26_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[26]~26_combout\,
	combout => \reg_file|registers[24][26]~feeder_combout\);

-- Location: FF_X46_Y11_N31
\reg_file|registers[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][26]~q\);

-- Location: LABCELL_X55_Y10_N42
\reg_file|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux5~0_combout\ = ( \reg_file|registers[20][26]~q\ & ( \reg_file|registers[24][26]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][26]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # 
-- ((\reg_file|registers[28][26]~q\)))) ) ) ) # ( !\reg_file|registers[20][26]~q\ & ( \reg_file|registers[24][26]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][26]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & 
-- (sinstruction_IFID(24) & ((\reg_file|registers[28][26]~q\)))) ) ) ) # ( \reg_file|registers[20][26]~q\ & ( !\reg_file|registers[24][26]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[16][26]~q\))) # (sinstruction_IFID(23) 
-- & ((!sinstruction_IFID(24)) # ((\reg_file|registers[28][26]~q\)))) ) ) ) # ( !\reg_file|registers[20][26]~q\ & ( !\reg_file|registers[24][26]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[16][26]~q\))) # 
-- (sinstruction_IFID(23) & (sinstruction_IFID(24) & ((\reg_file|registers[28][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[16][26]~q\,
	datad => \reg_file|ALT_INV_registers[28][26]~q\,
	datae => \reg_file|ALT_INV_registers[20][26]~q\,
	dataf => \reg_file|ALT_INV_registers[24][26]~q\,
	combout => \reg_file|Mux5~0_combout\);

-- Location: LABCELL_X55_Y14_N57
\reg_file|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux5~4_combout\ = ( \reg_file|Mux5~2_combout\ & ( \reg_file|Mux5~0_combout\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & (\reg_file|Mux5~1_combout\)) # (sinstruction_IFID(22) & ((\reg_file|Mux5~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux5~2_combout\ & ( \reg_file|Mux5~0_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|Mux5~1_combout\)))) # (sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|Mux5~3_combout\)))) ) ) ) # ( 
-- \reg_file|Mux5~2_combout\ & ( !\reg_file|Mux5~0_combout\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|Mux5~1_combout\))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|Mux5~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux5~2_combout\ & ( !\reg_file|Mux5~0_combout\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|Mux5~1_combout\)) # (sinstruction_IFID(22) & ((\reg_file|Mux5~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_Mux5~1_combout\,
	datad => \reg_file|ALT_INV_Mux5~3_combout\,
	datae => \reg_file|ALT_INV_Mux5~2_combout\,
	dataf => \reg_file|ALT_INV_Mux5~0_combout\,
	combout => \reg_file|Mux5~4_combout\);

-- Location: FF_X50_Y18_N8
\reg_file|registers[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][26]~q\);

-- Location: FF_X48_Y15_N44
\reg_file|registers[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][26]~q\);

-- Location: FF_X50_Y18_N28
\reg_file|registers[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][26]~q\);

-- Location: FF_X50_Y18_N44
\reg_file|registers[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][26]~q\);

-- Location: LABCELL_X48_Y15_N45
\reg_file|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux5~5_combout\ = ( \reg_file|registers[8][26]~q\ & ( \reg_file|registers[9][26]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[10][26]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[11][26]~q\))) ) ) ) 
-- # ( !\reg_file|registers[8][26]~q\ & ( \reg_file|registers[9][26]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[10][26]~q\ & sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[11][26]~q\))) ) 
-- ) ) # ( \reg_file|registers[8][26]~q\ & ( !\reg_file|registers[9][26]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[10][26]~q\)))) # (sinstruction_IFID(21) & (\reg_file|registers[11][26]~q\ & 
-- ((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[8][26]~q\ & ( !\reg_file|registers[9][26]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[10][26]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[11][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[11][26]~q\,
	datac => \reg_file|ALT_INV_registers[10][26]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[8][26]~q\,
	dataf => \reg_file|ALT_INV_registers[9][26]~q\,
	combout => \reg_file|Mux5~5_combout\);

-- Location: FF_X48_Y15_N20
\reg_file|registers[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][26]~q\);

-- Location: FF_X47_Y16_N46
\reg_file|registers[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][26]~q\);

-- Location: FF_X48_Y15_N38
\reg_file|registers[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][26]~q\);

-- Location: FF_X52_Y14_N25
\reg_file|registers[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][26]~q\);

-- Location: LABCELL_X48_Y15_N39
\reg_file|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux5~7_combout\ = ( \reg_file|registers[14][26]~q\ & ( \reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[12][26]~q\) # (sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # 
-- (\reg_file|registers[15][26]~q\))) ) ) ) # ( !\reg_file|registers[14][26]~q\ & ( \reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22) & \reg_file|registers[12][26]~q\)))) # (sinstruction_IFID(21) & 
-- (((!sinstruction_IFID(22))) # (\reg_file|registers[15][26]~q\))) ) ) ) # ( \reg_file|registers[14][26]~q\ & ( !\reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[12][26]~q\) # (sinstruction_IFID(22))))) # 
-- (sinstruction_IFID(21) & (\reg_file|registers[15][26]~q\ & (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|registers[14][26]~q\ & ( !\reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22) & \reg_file|registers[12][26]~q\)))) 
-- # (sinstruction_IFID(21) & (\reg_file|registers[15][26]~q\ & (sinstruction_IFID(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[15][26]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[12][26]~q\,
	datae => \reg_file|ALT_INV_registers[14][26]~q\,
	dataf => \reg_file|ALT_INV_registers[13][26]~q\,
	combout => \reg_file|Mux5~7_combout\);

-- Location: FF_X50_Y15_N29
\reg_file|registers[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][26]~q\);

-- Location: FF_X55_Y15_N38
\reg_file|registers[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][26]~q\);

-- Location: FF_X51_Y16_N53
\reg_file|registers[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][26]~q\);

-- Location: FF_X50_Y15_N50
\reg_file|registers[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][26]~q\);

-- Location: LABCELL_X50_Y15_N3
\reg_file|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux5~8_combout\ = ( \reg_file|registers[4][26]~q\ & ( \reg_file|registers[5][26]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & (\reg_file|registers[6][26]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[7][26]~q\)))) ) ) ) # 
-- ( !\reg_file|registers[4][26]~q\ & ( \reg_file|registers[5][26]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[6][26]~q\ & ((sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[7][26]~q\)))) ) ) ) 
-- # ( \reg_file|registers[4][26]~q\ & ( !\reg_file|registers[5][26]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[6][26]~q\))) # (sinstruction_IFID(21) & (((\reg_file|registers[7][26]~q\ & sinstruction_IFID(22))))) ) ) 
-- ) # ( !\reg_file|registers[4][26]~q\ & ( !\reg_file|registers[5][26]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[6][26]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[7][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][26]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[7][26]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[4][26]~q\,
	dataf => \reg_file|ALT_INV_registers[5][26]~q\,
	combout => \reg_file|Mux5~8_combout\);

-- Location: FF_X43_Y17_N20
\reg_file|registers[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][26]~q\);

-- Location: FF_X43_Y17_N50
\reg_file|registers[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][26]~q\);

-- Location: FF_X43_Y17_N5
\reg_file|registers[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][26]~q\);

-- Location: FF_X46_Y18_N23
\reg_file|registers[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][26]~q\);

-- Location: LABCELL_X43_Y17_N51
\reg_file|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux5~6_combout\ = ( \reg_file|registers[1][26]~q\ & ( \reg_file|registers[0][26]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[2][26]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][26]~q\))) ) ) ) # 
-- ( !\reg_file|registers[1][26]~q\ & ( \reg_file|registers[0][26]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][26]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[3][26]~q\)))) ) ) ) # ( \reg_file|registers[1][26]~q\ & ( !\reg_file|registers[0][26]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[2][26]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][26]~q\)))) ) ) ) # ( !\reg_file|registers[1][26]~q\ & ( !\reg_file|registers[0][26]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[2][26]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][26]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[2][26]~q\,
	datae => \reg_file|ALT_INV_registers[1][26]~q\,
	dataf => \reg_file|ALT_INV_registers[0][26]~q\,
	combout => \reg_file|Mux5~6_combout\);

-- Location: LABCELL_X48_Y15_N33
\reg_file|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux5~9_combout\ = ( \reg_file|Mux5~8_combout\ & ( \reg_file|Mux5~6_combout\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|Mux5~5_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux5~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux5~8_combout\ & ( \reg_file|Mux5~6_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|Mux5~5_combout\))) # (sinstruction_IFID(23) & (((\reg_file|Mux5~7_combout\ & sinstruction_IFID(24))))) ) ) ) # ( 
-- \reg_file|Mux5~8_combout\ & ( !\reg_file|Mux5~6_combout\ & ( (!sinstruction_IFID(23) & (\reg_file|Mux5~5_combout\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|Mux5~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux5~8_combout\ & ( !\reg_file|Mux5~6_combout\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux5~5_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux5~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_Mux5~5_combout\,
	datac => \reg_file|ALT_INV_Mux5~7_combout\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_Mux5~8_combout\,
	dataf => \reg_file|ALT_INV_Mux5~6_combout\,
	combout => \reg_file|Mux5~9_combout\);

-- Location: LABCELL_X56_Y14_N57
\reg_file|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux5~10_combout\ = ( \reg_file|Mux5~4_combout\ & ( \reg_file|Mux5~9_combout\ ) ) # ( !\reg_file|Mux5~4_combout\ & ( \reg_file|Mux5~9_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux5~4_combout\ & ( !\reg_file|Mux5~9_combout\ & ( 
-- sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux5~4_combout\,
	dataf => \reg_file|ALT_INV_Mux5~9_combout\,
	combout => \reg_file|Mux5~10_combout\);

-- Location: FF_X56_Y14_N56
\sreaddata1_IDEX[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux5~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(26));

-- Location: LABCELL_X63_Y15_N39
\forward|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux5~0_combout\ = ( \forward|Mux31~5_combout\ & ( \alu_main|Result\(26) & ( (!\forward|Mux31~4_combout\) # (sreaddata1_IDEX(26)) ) ) ) # ( !\forward|Mux31~5_combout\ & ( \alu_main|Result\(26) & ( (!\forward|Mux31~4_combout\ & 
-- (salumainresult_EXMEM(26))) # (\forward|Mux31~4_combout\ & ((sreaddata1_IDEX(26)))) ) ) ) # ( \forward|Mux31~5_combout\ & ( !\alu_main|Result\(26) & ( (sreaddata1_IDEX(26) & \forward|Mux31~4_combout\) ) ) ) # ( !\forward|Mux31~5_combout\ & ( 
-- !\alu_main|Result\(26) & ( (!\forward|Mux31~4_combout\ & (salumainresult_EXMEM(26))) # (\forward|Mux31~4_combout\ & ((sreaddata1_IDEX(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000011001101010101001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(26),
	datab => ALT_INV_sreaddata1_IDEX(26),
	datad => \forward|ALT_INV_Mux31~4_combout\,
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_Result\(26),
	combout => \forward|Mux5~0_combout\);

-- Location: LABCELL_X60_Y16_N15
\forward|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux37~1_combout\ = (!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(26))) # (\forward|Mux49~6_combout\ & ((\alu_main|Result\(26))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datac => ALT_INV_salumainresult_EXMEM(26),
	datad => \alu_main|ALT_INV_Result\(26),
	combout => \forward|Mux37~1_combout\);

-- Location: MLABCELL_X59_Y14_N21
\alu_main|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~105_sumout\ = SUM(( \forward|Mux5~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux37~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(26))))) ) + ( \alu_main|Add0~102\ ))
-- \alu_main|Add0~106\ = CARRY(( \forward|Mux5~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux37~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(26))))) ) + ( \alu_main|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(26),
	datad => \forward|ALT_INV_Mux5~0_combout\,
	dataf => \forward|ALT_INV_Mux37~1_combout\,
	cin => \alu_main|Add0~102\,
	sumout => \alu_main|Add0~105_sumout\,
	cout => \alu_main|Add0~106\);

-- Location: LABCELL_X64_Y15_N12
\alu_main|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~4_combout\ = ( \forward|Mux37~0_combout\ & ( \alu_main|Add0~105_sumout\ & ( (!salucontrol_IDEX(0) & ((\forward|Mux5~0_combout\) # (salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1))) ) ) ) # ( !\forward|Mux37~0_combout\ 
-- & ( \alu_main|Add0~105_sumout\ & ( (!salucontrol_IDEX(0) & (salucontrol_IDEX(1))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & \forward|Mux5~0_combout\)) ) ) ) # ( \forward|Mux37~0_combout\ & ( !\alu_main|Add0~105_sumout\ & ( (!salucontrol_IDEX(1) & 
-- ((\forward|Mux5~0_combout\) # (salucontrol_IDEX(0)))) ) ) ) # ( !\forward|Mux37~0_combout\ & ( !\alu_main|Add0~105_sumout\ & ( (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & \forward|Mux5~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000001100001111000000001100001111000011110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \forward|ALT_INV_Mux5~0_combout\,
	datae => \forward|ALT_INV_Mux37~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~105_sumout\,
	combout => \alu_main|Mux26~4_combout\);

-- Location: LABCELL_X64_Y19_N6
\alu_main|ShiftLeft0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~37_combout\ = ( \forward|Mux41~0_combout\ & ( \forward|Mux44~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # ((\forward|Mux42~0_combout\)))) # (sinstruction_IFID(7) & (((\forward|Mux43~0_combout\)) # 
-- (sinstruction_IFID(6)))) ) ) ) # ( !\forward|Mux41~0_combout\ & ( \forward|Mux44~0_combout\ & ( (!sinstruction_IFID(7) & (sinstruction_IFID(6) & (\forward|Mux42~0_combout\))) # (sinstruction_IFID(7) & (((\forward|Mux43~0_combout\)) # 
-- (sinstruction_IFID(6)))) ) ) ) # ( \forward|Mux41~0_combout\ & ( !\forward|Mux44~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # ((\forward|Mux42~0_combout\)))) # (sinstruction_IFID(7) & (!sinstruction_IFID(6) & 
-- ((\forward|Mux43~0_combout\)))) ) ) ) # ( !\forward|Mux41~0_combout\ & ( !\forward|Mux44~0_combout\ & ( (!sinstruction_IFID(7) & (sinstruction_IFID(6) & (\forward|Mux42~0_combout\))) # (sinstruction_IFID(7) & (!sinstruction_IFID(6) & 
-- ((\forward|Mux43~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux42~0_combout\,
	datad => \forward|ALT_INV_Mux43~0_combout\,
	datae => \forward|ALT_INV_Mux41~0_combout\,
	dataf => \forward|ALT_INV_Mux44~0_combout\,
	combout => \alu_main|ShiftLeft0~37_combout\);

-- Location: LABCELL_X64_Y17_N21
\alu_main|ShiftLeft0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~27_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux52~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux51~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux50~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux49~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux50~0_combout\,
	datab => \forward|ALT_INV_Mux51~0_combout\,
	datac => \forward|ALT_INV_Mux49~7_combout\,
	datad => \forward|ALT_INV_Mux52~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftLeft0~27_combout\);

-- Location: MLABCELL_X65_Y17_N42
\alu_main|ShiftLeft0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~41_combout\ = ( \forward|Mux38~0_combout\ & ( \forward|Mux37~0_combout\ & ( (!sinstruction_IFID(7)) # ((!sinstruction_IFID(6) & ((\forward|Mux39~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux40~0_combout\))) ) ) ) # ( 
-- !\forward|Mux38~0_combout\ & ( \forward|Mux37~0_combout\ & ( (!sinstruction_IFID(7) & (!sinstruction_IFID(6))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux39~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux40~0_combout\)))) ) ) 
-- ) # ( \forward|Mux38~0_combout\ & ( !\forward|Mux37~0_combout\ & ( (!sinstruction_IFID(7) & (sinstruction_IFID(6))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux39~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux40~0_combout\)))) 
-- ) ) ) # ( !\forward|Mux38~0_combout\ & ( !\forward|Mux37~0_combout\ & ( (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux39~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux40~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux40~0_combout\,
	datad => \forward|ALT_INV_Mux39~0_combout\,
	datae => \forward|ALT_INV_Mux38~0_combout\,
	dataf => \forward|ALT_INV_Mux37~0_combout\,
	combout => \alu_main|ShiftLeft0~41_combout\);

-- Location: LABCELL_X66_Y15_N54
\alu_main|ShiftLeft0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~33_combout\ = ( \forward|Mux47~0_combout\ & ( \forward|Mux48~0_combout\ & ( ((!sinstruction_IFID(6) & (\forward|Mux45~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux46~0_combout\)))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux47~0_combout\ & ( \forward|Mux48~0_combout\ & ( (!sinstruction_IFID(6) & (\forward|Mux45~0_combout\ & (!sinstruction_IFID(7)))) # (sinstruction_IFID(6) & (((\forward|Mux46~0_combout\) # (sinstruction_IFID(7))))) ) ) ) # ( 
-- \forward|Mux47~0_combout\ & ( !\forward|Mux48~0_combout\ & ( (!sinstruction_IFID(6) & (((sinstruction_IFID(7))) # (\forward|Mux45~0_combout\))) # (sinstruction_IFID(6) & (((!sinstruction_IFID(7) & \forward|Mux46~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux47~0_combout\ & ( !\forward|Mux48~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux45~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux46~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux45~0_combout\,
	datab => ALT_INV_sinstruction_IFID(6),
	datac => ALT_INV_sinstruction_IFID(7),
	datad => \forward|ALT_INV_Mux46~0_combout\,
	datae => \forward|ALT_INV_Mux47~0_combout\,
	dataf => \forward|ALT_INV_Mux48~0_combout\,
	combout => \alu_main|ShiftLeft0~33_combout\);

-- Location: LABCELL_X64_Y17_N12
\alu_main|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~0_combout\ = ( \alu_main|ShiftLeft0~41_combout\ & ( \alu_main|ShiftLeft0~33_combout\ & ( (!sinstruction_IFID(8)) # ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~37_combout\)) # (sinstruction_IFID(9) & 
-- ((\alu_main|ShiftLeft0~27_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~41_combout\ & ( \alu_main|ShiftLeft0~33_combout\ & ( (!sinstruction_IFID(8) & (((sinstruction_IFID(9))))) # (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & 
-- (\alu_main|ShiftLeft0~37_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~27_combout\))))) ) ) ) # ( \alu_main|ShiftLeft0~41_combout\ & ( !\alu_main|ShiftLeft0~33_combout\ & ( (!sinstruction_IFID(8) & (((!sinstruction_IFID(9))))) # 
-- (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~37_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~27_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft0~41_combout\ & ( !\alu_main|ShiftLeft0~33_combout\ & ( 
-- (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~37_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~27_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~37_combout\,
	datab => ALT_INV_sinstruction_IFID(8),
	datac => \alu_main|ALT_INV_ShiftLeft0~27_combout\,
	datad => ALT_INV_sinstruction_IFID(9),
	datae => \alu_main|ALT_INV_ShiftLeft0~41_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~33_combout\,
	combout => \alu_main|Mux26~0_combout\);

-- Location: LABCELL_X64_Y18_N9
\alu_main|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~4_combout\ = ( salucontrol_IDEX(0) & ( (!salucontrol_IDEX(1) & !sinstruction_IFID(10)) ) ) # ( !salucontrol_IDEX(0) & ( (!salucontrol_IDEX(1) & sinstruction_IFID(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datad => ALT_INV_sinstruction_IFID(10),
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux19~4_combout\);

-- Location: LABCELL_X67_Y15_N30
\alu_main|ShiftLeft0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~48_combout\ = ( \forward|Mux49~6_combout\ & ( \forward|Mux63~0_combout\ & ( ((!\forward|Mux49~5_combout\) # (sreaddata2_IDEX(2))) # (sinstruction_IFID(7)) ) ) ) # ( !\forward|Mux49~6_combout\ & ( \forward|Mux63~0_combout\ & ( 
-- ((!\forward|Mux49~5_combout\ & (salumainresult_EXMEM(2))) # (\forward|Mux49~5_combout\ & ((sreaddata2_IDEX(2))))) # (sinstruction_IFID(7)) ) ) ) # ( \forward|Mux49~6_combout\ & ( !\forward|Mux63~0_combout\ & ( (!sinstruction_IFID(7) & 
-- ((!\forward|Mux49~5_combout\) # (sreaddata2_IDEX(2)))) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\forward|Mux63~0_combout\ & ( (!sinstruction_IFID(7) & ((!\forward|Mux49~5_combout\ & (salumainresult_EXMEM(2))) # (\forward|Mux49~5_combout\ & 
-- ((sreaddata2_IDEX(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010101000001010101001110101011111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => ALT_INV_salumainresult_EXMEM(2),
	datac => \forward|ALT_INV_Mux49~5_combout\,
	datad => ALT_INV_sreaddata2_IDEX(2),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \forward|ALT_INV_Mux63~0_combout\,
	combout => \alu_main|ShiftLeft0~48_combout\);

-- Location: LABCELL_X66_Y15_N42
\alu_main|ShiftLeft0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~58_combout\ = ( !sinstruction_IFID(6) & ( (\alu_main|ShiftLeft0~48_combout\ & ((((!\forward|Mux49~6_combout\) # (\forward|Mux49~5_combout\)) # (\alu_main|Result\(2))) # (sinstruction_IFID(7)))) ) ) # ( sinstruction_IFID(6) & ( 
-- (!sinstruction_IFID(7) & (((\forward|Mux62~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000010100000101011110111111111110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => \alu_main|ALT_INV_Result\(2),
	datac => \forward|ALT_INV_Mux62~0_combout\,
	datad => \forward|ALT_INV_Mux49~5_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => \alu_main|ALT_INV_ShiftLeft0~48_combout\,
	datag => \forward|ALT_INV_Mux49~6_combout\,
	combout => \alu_main|ShiftLeft0~58_combout\);

-- Location: LABCELL_X66_Y15_N30
\alu_main|ShiftLeft0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~19_combout\ = ( \forward|Mux54~0_combout\ & ( \forward|Mux53~0_combout\ & ( (!sinstruction_IFID(7)) # ((!sinstruction_IFID(6) & ((\forward|Mux55~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux56~0_combout\))) ) ) ) # ( 
-- !\forward|Mux54~0_combout\ & ( \forward|Mux53~0_combout\ & ( (!sinstruction_IFID(7) & (((!sinstruction_IFID(6))))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux55~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux56~0_combout\)))) 
-- ) ) ) # ( \forward|Mux54~0_combout\ & ( !\forward|Mux53~0_combout\ & ( (!sinstruction_IFID(7) & (((sinstruction_IFID(6))))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux55~0_combout\))) # (sinstruction_IFID(6) & 
-- (\forward|Mux56~0_combout\)))) ) ) ) # ( !\forward|Mux54~0_combout\ & ( !\forward|Mux53~0_combout\ & ( (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux55~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux56~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => \forward|ALT_INV_Mux56~0_combout\,
	datac => \forward|ALT_INV_Mux55~0_combout\,
	datad => ALT_INV_sinstruction_IFID(6),
	datae => \forward|ALT_INV_Mux54~0_combout\,
	dataf => \forward|ALT_INV_Mux53~0_combout\,
	combout => \alu_main|ShiftLeft0~19_combout\);

-- Location: LABCELL_X66_Y15_N39
\alu_main|ShiftLeft0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~20_combout\ = ( \alu_main|ShiftLeft0~19_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8)) # ((\alu_main|ShiftLeft0~11_combout\)))) # (sinstruction_IFID(9) & (!sinstruction_IFID(8) & (\alu_main|ShiftLeft0~58_combout\))) ) 
-- ) # ( !\alu_main|ShiftLeft0~19_combout\ & ( (!sinstruction_IFID(9) & (sinstruction_IFID(8) & ((\alu_main|ShiftLeft0~11_combout\)))) # (sinstruction_IFID(9) & (!sinstruction_IFID(8) & (\alu_main|ShiftLeft0~58_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => ALT_INV_sinstruction_IFID(8),
	datac => \alu_main|ALT_INV_ShiftLeft0~58_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~11_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~19_combout\,
	combout => \alu_main|ShiftLeft0~20_combout\);

-- Location: FF_X61_Y17_N47
\spc_EXMEM[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(27),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(27));

-- Location: FF_X61_Y17_N41
\spc_MEMWB[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(27),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(27));

-- Location: LABCELL_X61_Y17_N54
\mux_jal|output[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[27]~27_combout\ = ( \alu_main|Result\(27) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(27)) ) ) # ( !\alu_main|Result\(27) & ( (spc_MEMWB(27) & \sjal_MEMWB~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_spc_MEMWB(27),
	datad => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(27),
	combout => \mux_jal|output[27]~27_combout\);

-- Location: FF_X53_Y18_N50
\reg_file|registers[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][27]~q\);

-- Location: FF_X53_Y18_N26
\reg_file|registers[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][27]~q\);

-- Location: FF_X53_Y18_N47
\reg_file|registers[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][27]~q\);

-- Location: LABCELL_X48_Y17_N30
\reg_file|registers[1][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][27]~feeder_combout\ = \mux_jal|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[1][27]~feeder_combout\);

-- Location: FF_X48_Y17_N32
\reg_file|registers[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][27]~q\);

-- Location: LABCELL_X53_Y18_N15
\reg_file|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux4~6_combout\ = ( \reg_file|registers[0][27]~q\ & ( \reg_file|registers[1][27]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[2][27]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][27]~q\))) ) ) ) # 
-- ( !\reg_file|registers[0][27]~q\ & ( \reg_file|registers[1][27]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22) & \reg_file|registers[2][27]~q\)))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[3][27]~q\))) ) ) ) 
-- # ( \reg_file|registers[0][27]~q\ & ( !\reg_file|registers[1][27]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[2][27]~q\)))) # (sinstruction_IFID(21) & (\reg_file|registers[3][27]~q\ & (sinstruction_IFID(22)))) ) ) ) 
-- # ( !\reg_file|registers[0][27]~q\ & ( !\reg_file|registers[1][27]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][27]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][27]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[2][27]~q\,
	datae => \reg_file|ALT_INV_registers[0][27]~q\,
	dataf => \reg_file|ALT_INV_registers[1][27]~q\,
	combout => \reg_file|Mux4~6_combout\);

-- Location: FF_X45_Y20_N14
\reg_file|registers[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][27]~q\);

-- Location: FF_X45_Y20_N32
\reg_file|registers[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][27]~q\);

-- Location: FF_X45_Y20_N52
\reg_file|registers[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][27]~q\);

-- Location: FF_X46_Y20_N37
\reg_file|registers[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][27]~q\);

-- Location: LABCELL_X45_Y20_N54
\reg_file|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux4~5_combout\ = ( \reg_file|registers[9][27]~q\ & ( \reg_file|registers[8][27]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[10][27]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[11][27]~q\))) ) ) ) 
-- # ( !\reg_file|registers[9][27]~q\ & ( \reg_file|registers[8][27]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[10][27]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[11][27]~q\)))) ) ) ) # ( \reg_file|registers[9][27]~q\ & ( !\reg_file|registers[8][27]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[10][27]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[11][27]~q\)))) ) ) ) # ( !\reg_file|registers[9][27]~q\ & ( !\reg_file|registers[8][27]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[10][27]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[11][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[11][27]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[10][27]~q\,
	datae => \reg_file|ALT_INV_registers[9][27]~q\,
	dataf => \reg_file|ALT_INV_registers[8][27]~q\,
	combout => \reg_file|Mux4~5_combout\);

-- Location: FF_X47_Y16_N26
\reg_file|registers[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][27]~q\);

-- Location: FF_X46_Y16_N14
\reg_file|registers[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][27]~q\);

-- Location: FF_X46_Y16_N31
\reg_file|registers[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][27]~q\);

-- Location: MLABCELL_X52_Y14_N18
\reg_file|registers[13][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[13][27]~feeder_combout\);

-- Location: FF_X52_Y14_N19
\reg_file|registers[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][27]~q\);

-- Location: LABCELL_X46_Y16_N45
\reg_file|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux4~7_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[13][27]~q\ & ( (!sinstruction_IFID(21) & ((\reg_file|registers[14][27]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[15][27]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( 
-- \reg_file|registers[13][27]~q\ & ( (\reg_file|registers[12][27]~q\) # (sinstruction_IFID(21)) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[13][27]~q\ & ( (!sinstruction_IFID(21) & ((\reg_file|registers[14][27]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[15][27]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[13][27]~q\ & ( (!sinstruction_IFID(21) & \reg_file|registers[12][27]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][27]~q\,
	datab => \reg_file|ALT_INV_registers[14][27]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[12][27]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[13][27]~q\,
	combout => \reg_file|Mux4~7_combout\);

-- Location: FF_X48_Y20_N44
\reg_file|registers[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][27]~q\);

-- Location: FF_X48_Y20_N38
\reg_file|registers[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][27]~q\);

-- Location: LABCELL_X48_Y14_N12
\reg_file|registers[4][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[4][27]~feeder_combout\);

-- Location: FF_X48_Y14_N13
\reg_file|registers[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][27]~q\);

-- Location: LABCELL_X57_Y20_N54
\reg_file|registers[7][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[7][27]~feeder_combout\);

-- Location: FF_X57_Y20_N56
\reg_file|registers[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][27]~q\);

-- Location: LABCELL_X48_Y20_N54
\reg_file|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux4~8_combout\ = ( \reg_file|registers[4][27]~q\ & ( \reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[5][27]~q\))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21)) # 
-- (\reg_file|registers[6][27]~q\)))) ) ) ) # ( !\reg_file|registers[4][27]~q\ & ( \reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][27]~q\ & ((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21)) # 
-- (\reg_file|registers[6][27]~q\)))) ) ) ) # ( \reg_file|registers[4][27]~q\ & ( !\reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[5][27]~q\))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[6][27]~q\ & !sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[4][27]~q\ & ( !\reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][27]~q\ & ((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[6][27]~q\ & !sinstruction_IFID(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[5][27]~q\,
	datac => \reg_file|ALT_INV_registers[6][27]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[4][27]~q\,
	dataf => \reg_file|ALT_INV_registers[7][27]~q\,
	combout => \reg_file|Mux4~8_combout\);

-- Location: LABCELL_X53_Y16_N33
\reg_file|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux4~9_combout\ = ( \reg_file|Mux4~7_combout\ & ( \reg_file|Mux4~8_combout\ & ( ((!sinstruction_IFID(24) & (\reg_file|Mux4~6_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux4~5_combout\)))) # (sinstruction_IFID(23)) ) ) ) # ( 
-- !\reg_file|Mux4~7_combout\ & ( \reg_file|Mux4~8_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|Mux4~6_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux4~5_combout\))))) # (sinstruction_IFID(23) & 
-- (((!sinstruction_IFID(24))))) ) ) ) # ( \reg_file|Mux4~7_combout\ & ( !\reg_file|Mux4~8_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|Mux4~6_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux4~5_combout\))))) # 
-- (sinstruction_IFID(23) & (((sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|Mux4~7_combout\ & ( !\reg_file|Mux4~8_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|Mux4~6_combout\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|Mux4~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_Mux4~6_combout\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_Mux4~5_combout\,
	datae => \reg_file|ALT_INV_Mux4~7_combout\,
	dataf => \reg_file|ALT_INV_Mux4~8_combout\,
	combout => \reg_file|Mux4~9_combout\);

-- Location: MLABCELL_X47_Y11_N9
\reg_file|registers[17][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[17][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[17][27]~feeder_combout\);

-- Location: FF_X47_Y11_N11
\reg_file|registers[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][27]~q\);

-- Location: LABCELL_X46_Y11_N54
\reg_file|registers[25][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[25][27]~feeder_combout\);

-- Location: FF_X46_Y11_N56
\reg_file|registers[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][27]~q\);

-- Location: MLABCELL_X47_Y11_N3
\reg_file|registers[29][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[29][27]~feeder_combout\);

-- Location: FF_X47_Y11_N5
\reg_file|registers[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][27]~q\);

-- Location: FF_X55_Y11_N17
\reg_file|registers[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][27]~q\);

-- Location: MLABCELL_X47_Y11_N18
\reg_file|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux4~1_combout\ = ( \reg_file|registers[29][27]~q\ & ( \reg_file|registers[21][27]~q\ & ( ((!sinstruction_IFID(24) & (\reg_file|registers[17][27]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][27]~q\)))) # (sinstruction_IFID(23)) ) ) 
-- ) # ( !\reg_file|registers[29][27]~q\ & ( \reg_file|registers[21][27]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[17][27]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][27]~q\))))) # (sinstruction_IFID(23) & 
-- (((!sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[29][27]~q\ & ( !\reg_file|registers[21][27]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[17][27]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[25][27]~q\))))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|registers[29][27]~q\ & ( !\reg_file|registers[21][27]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[17][27]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[17][27]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[25][27]~q\,
	datae => \reg_file|ALT_INV_registers[29][27]~q\,
	dataf => \reg_file|ALT_INV_registers[21][27]~q\,
	combout => \reg_file|Mux4~1_combout\);

-- Location: LABCELL_X46_Y12_N36
\reg_file|registers[22][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[22][27]~feeder_combout\);

-- Location: FF_X46_Y12_N37
\reg_file|registers[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][27]~q\);

-- Location: MLABCELL_X52_Y10_N3
\reg_file|registers[30][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[30][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[30][27]~feeder_combout\);

-- Location: FF_X52_Y10_N5
\reg_file|registers[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[30][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][27]~q\);

-- Location: FF_X51_Y10_N28
\reg_file|registers[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][27]~q\);

-- Location: MLABCELL_X52_Y10_N30
\reg_file|registers[26][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[26][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[26][27]~feeder_combout\);

-- Location: FF_X52_Y10_N32
\reg_file|registers[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[26][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][27]~q\);

-- Location: MLABCELL_X52_Y10_N15
\reg_file|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux4~2_combout\ = ( \reg_file|registers[18][27]~q\ & ( \reg_file|registers[26][27]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\reg_file|registers[22][27]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[30][27]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[18][27]~q\ & ( \reg_file|registers[26][27]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[22][27]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[30][27]~q\))))) ) ) ) # ( \reg_file|registers[18][27]~q\ & ( !\reg_file|registers[26][27]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[22][27]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[30][27]~q\))))) ) ) ) # ( !\reg_file|registers[18][27]~q\ & ( !\reg_file|registers[26][27]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[22][27]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[30][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[22][27]~q\,
	datad => \reg_file|ALT_INV_registers[30][27]~q\,
	datae => \reg_file|ALT_INV_registers[18][27]~q\,
	dataf => \reg_file|ALT_INV_registers[26][27]~q\,
	combout => \reg_file|Mux4~2_combout\);

-- Location: LABCELL_X53_Y10_N48
\reg_file|registers[31][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[31][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[31][27]~feeder_combout\);

-- Location: FF_X53_Y10_N50
\reg_file|registers[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[31][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][27]~q\);

-- Location: FF_X53_Y10_N38
\reg_file|registers[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][27]~q\);

-- Location: LABCELL_X53_Y10_N21
\reg_file|registers[27][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[27][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[27][27]~feeder_combout\);

-- Location: FF_X53_Y10_N23
\reg_file|registers[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[27][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][27]~q\);

-- Location: MLABCELL_X52_Y15_N48
\reg_file|registers[23][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][27]~feeder_combout\ = \mux_jal|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[23][27]~feeder_combout\);

-- Location: FF_X52_Y15_N50
\reg_file|registers[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][27]~q\);

-- Location: LABCELL_X53_Y10_N42
\reg_file|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux4~3_combout\ = ( \reg_file|registers[27][27]~q\ & ( \reg_file|registers[23][27]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23)) # (\reg_file|registers[19][27]~q\)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # 
-- (\reg_file|registers[31][27]~q\))) ) ) ) # ( !\reg_file|registers[27][27]~q\ & ( \reg_file|registers[23][27]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23)) # (\reg_file|registers[19][27]~q\)))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[31][27]~q\ & ((sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[27][27]~q\ & ( !\reg_file|registers[23][27]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[19][27]~q\ & !sinstruction_IFID(23))))) # 
-- (sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[31][27]~q\))) ) ) ) # ( !\reg_file|registers[27][27]~q\ & ( !\reg_file|registers[23][27]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[19][27]~q\ & 
-- !sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (\reg_file|registers[31][27]~q\ & ((sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][27]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[19][27]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[27][27]~q\,
	dataf => \reg_file|ALT_INV_registers[23][27]~q\,
	combout => \reg_file|Mux4~3_combout\);

-- Location: FF_X48_Y12_N40
\reg_file|registers[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][27]~q\);

-- Location: FF_X53_Y14_N44
\reg_file|registers[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[27]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][27]~q\);

-- Location: LABCELL_X53_Y14_N57
\reg_file|registers[20][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[20][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[20][27]~feeder_combout\);

-- Location: FF_X53_Y14_N59
\reg_file|registers[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[20][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][27]~q\);

-- Location: LABCELL_X46_Y11_N3
\reg_file|registers[24][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][27]~feeder_combout\ = ( \mux_jal|output[27]~27_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[27]~27_combout\,
	combout => \reg_file|registers[24][27]~feeder_combout\);

-- Location: FF_X46_Y11_N5
\reg_file|registers[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][27]~q\);

-- Location: LABCELL_X53_Y14_N45
\reg_file|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux4~0_combout\ = ( \reg_file|registers[20][27]~q\ & ( \reg_file|registers[24][27]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24)) # (\reg_file|registers[16][27]~q\)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # 
-- (\reg_file|registers[28][27]~q\))) ) ) ) # ( !\reg_file|registers[20][27]~q\ & ( \reg_file|registers[24][27]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24)) # (\reg_file|registers[16][27]~q\)))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[28][27]~q\ & ((sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[20][27]~q\ & ( !\reg_file|registers[24][27]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][27]~q\ & !sinstruction_IFID(24))))) # 
-- (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[28][27]~q\))) ) ) ) # ( !\reg_file|registers[20][27]~q\ & ( !\reg_file|registers[24][27]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][27]~q\ & 
-- !sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (\reg_file|registers[28][27]~q\ & ((sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[28][27]~q\,
	datac => \reg_file|ALT_INV_registers[16][27]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[20][27]~q\,
	dataf => \reg_file|ALT_INV_registers[24][27]~q\,
	combout => \reg_file|Mux4~0_combout\);

-- Location: LABCELL_X53_Y13_N6
\reg_file|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux4~4_combout\ = ( \reg_file|Mux4~3_combout\ & ( \reg_file|Mux4~0_combout\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|Mux4~1_combout\))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21)) # 
-- (\reg_file|Mux4~2_combout\)))) ) ) ) # ( !\reg_file|Mux4~3_combout\ & ( \reg_file|Mux4~0_combout\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|Mux4~1_combout\))) # (sinstruction_IFID(22) & (((\reg_file|Mux4~2_combout\ & 
-- !sinstruction_IFID(21))))) ) ) ) # ( \reg_file|Mux4~3_combout\ & ( !\reg_file|Mux4~0_combout\ & ( (!sinstruction_IFID(22) & (\reg_file|Mux4~1_combout\ & ((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21)) # 
-- (\reg_file|Mux4~2_combout\)))) ) ) ) # ( !\reg_file|Mux4~3_combout\ & ( !\reg_file|Mux4~0_combout\ & ( (!sinstruction_IFID(22) & (\reg_file|Mux4~1_combout\ & ((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((\reg_file|Mux4~2_combout\ & 
-- !sinstruction_IFID(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux4~1_combout\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux4~2_combout\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_Mux4~3_combout\,
	dataf => \reg_file|ALT_INV_Mux4~0_combout\,
	combout => \reg_file|Mux4~4_combout\);

-- Location: LABCELL_X63_Y16_N9
\reg_file|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux4~10_combout\ = ( \reg_file|Mux4~4_combout\ & ( (\reg_file|Mux4~9_combout\) # (sinstruction_IFID(25)) ) ) # ( !\reg_file|Mux4~4_combout\ & ( (!sinstruction_IFID(25) & \reg_file|Mux4~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datac => \reg_file|ALT_INV_Mux4~9_combout\,
	dataf => \reg_file|ALT_INV_Mux4~4_combout\,
	combout => \reg_file|Mux4~10_combout\);

-- Location: FF_X63_Y16_N41
\sreaddata1_IDEX[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux4~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(27));

-- Location: LABCELL_X60_Y17_N42
\forward|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux4~0_combout\ = ( salumainresult_EXMEM(27) & ( (!\forward|Mux31~4_combout\ & ((!\forward|Mux31~5_combout\) # ((\alu_main|Result\(27))))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(27))))) ) ) # ( !salumainresult_EXMEM(27) & ( 
-- (!\forward|Mux31~4_combout\ & (\forward|Mux31~5_combout\ & ((\alu_main|Result\(27))))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => ALT_INV_sreaddata1_IDEX(27),
	datad => \alu_main|ALT_INV_Result\(27),
	dataf => ALT_INV_salumainresult_EXMEM(27),
	combout => \forward|Mux4~0_combout\);

-- Location: LABCELL_X46_Y16_N57
\reg_file|Mux36~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux36~7_combout\ = ( \reg_file|registers[14][27]~q\ & ( \reg_file|registers[13][27]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[12][27]~q\))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|registers[15][27]~q\)))) ) ) ) # ( !\reg_file|registers[14][27]~q\ & ( \reg_file|registers[13][27]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[12][27]~q\ & (!sinstruction_IFID(17)))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17)) # (\reg_file|registers[15][27]~q\)))) ) ) ) # ( \reg_file|registers[14][27]~q\ & ( !\reg_file|registers[13][27]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[12][27]~q\))) # 
-- (sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[15][27]~q\)))) ) ) ) # ( !\reg_file|registers[14][27]~q\ & ( !\reg_file|registers[13][27]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[12][27]~q\ & (!sinstruction_IFID(17)))) 
-- # (sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[15][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][27]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[15][27]~q\,
	datae => \reg_file|ALT_INV_registers[14][27]~q\,
	dataf => \reg_file|ALT_INV_registers[13][27]~q\,
	combout => \reg_file|Mux36~7_combout\);

-- Location: LABCELL_X45_Y20_N24
\reg_file|Mux36~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux36~5_combout\ = ( \reg_file|registers[9][27]~q\ & ( \reg_file|registers[8][27]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\reg_file|registers[10][27]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][27]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[9][27]~q\ & ( \reg_file|registers[8][27]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[10][27]~q\))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[11][27]~q\)))) 
-- ) ) ) # ( \reg_file|registers[9][27]~q\ & ( !\reg_file|registers[8][27]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[10][27]~q\ & (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|registers[11][27]~q\)))) ) ) ) # ( !\reg_file|registers[9][27]~q\ & ( !\reg_file|registers[8][27]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[10][27]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[11][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[10][27]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[11][27]~q\,
	datae => \reg_file|ALT_INV_registers[9][27]~q\,
	dataf => \reg_file|ALT_INV_registers[8][27]~q\,
	combout => \reg_file|Mux36~5_combout\);

-- Location: LABCELL_X53_Y18_N54
\reg_file|Mux36~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux36~6_combout\ = ( \reg_file|registers[0][27]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[1][27]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][27]~q\)) ) ) ) # ( !\reg_file|registers[0][27]~q\ & 
-- ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[1][27]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][27]~q\)) ) ) ) # ( \reg_file|registers[0][27]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # 
-- (\reg_file|registers[2][27]~q\) ) ) ) # ( !\reg_file|registers[0][27]~q\ & ( !sinstruction_IFID(16) & ( (sinstruction_IFID(17) & \reg_file|registers[2][27]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][27]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[2][27]~q\,
	datad => \reg_file|ALT_INV_registers[1][27]~q\,
	datae => \reg_file|ALT_INV_registers[0][27]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \reg_file|Mux36~6_combout\);

-- Location: LABCELL_X48_Y20_N0
\reg_file|Mux36~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux36~8_combout\ = ( \reg_file|registers[4][27]~q\ & ( \reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][27]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[6][27]~q\))) ) ) ) # ( !\reg_file|registers[4][27]~q\ & ( \reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16) & \reg_file|registers[5][27]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[6][27]~q\))) ) ) ) # ( \reg_file|registers[4][27]~q\ & ( !\reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][27]~q\)))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[6][27]~q\ & (!sinstruction_IFID(16)))) ) ) ) # ( !\reg_file|registers[4][27]~q\ & ( !\reg_file|registers[7][27]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16) & \reg_file|registers[5][27]~q\)))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[6][27]~q\ & (!sinstruction_IFID(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][27]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[5][27]~q\,
	datae => \reg_file|ALT_INV_registers[4][27]~q\,
	dataf => \reg_file|ALT_INV_registers[7][27]~q\,
	combout => \reg_file|Mux36~8_combout\);

-- Location: LABCELL_X55_Y16_N54
\reg_file|Mux36~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux36~9_combout\ = ( \reg_file|Mux36~6_combout\ & ( \reg_file|Mux36~8_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|Mux36~5_combout\))) # (sinstruction_IFID(18) & (\reg_file|Mux36~7_combout\))) ) ) ) # ( 
-- !\reg_file|Mux36~6_combout\ & ( \reg_file|Mux36~8_combout\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & ((\reg_file|Mux36~5_combout\)))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux36~7_combout\)))) ) ) ) # ( 
-- \reg_file|Mux36~6_combout\ & ( !\reg_file|Mux36~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux36~5_combout\)))) # (sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|Mux36~7_combout\))) ) ) ) # ( 
-- !\reg_file|Mux36~6_combout\ & ( !\reg_file|Mux36~8_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|Mux36~5_combout\))) # (sinstruction_IFID(18) & (\reg_file|Mux36~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux36~7_combout\,
	datad => \reg_file|ALT_INV_Mux36~5_combout\,
	datae => \reg_file|ALT_INV_Mux36~6_combout\,
	dataf => \reg_file|ALT_INV_Mux36~8_combout\,
	combout => \reg_file|Mux36~9_combout\);

-- Location: LABCELL_X51_Y10_N57
\reg_file|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux36~2_combout\ = ( \reg_file|registers[30][27]~q\ & ( \reg_file|registers[22][27]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[18][27]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][27]~q\)))) # (sinstruction_IFID(18)) ) ) 
-- ) # ( !\reg_file|registers[30][27]~q\ & ( \reg_file|registers[22][27]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[18][27]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][27]~q\))))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[30][27]~q\ & ( !\reg_file|registers[22][27]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[18][27]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[26][27]~q\))))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[30][27]~q\ & ( !\reg_file|registers[22][27]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[18][27]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][27]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[18][27]~q\,
	datac => \reg_file|ALT_INV_registers[26][27]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[30][27]~q\,
	dataf => \reg_file|ALT_INV_registers[22][27]~q\,
	combout => \reg_file|Mux36~2_combout\);

-- Location: LABCELL_X53_Y14_N27
\reg_file|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux36~0_combout\ = ( \reg_file|registers[28][27]~q\ & ( \reg_file|registers[24][27]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[16][27]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][27]~q\))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[28][27]~q\ & ( \reg_file|registers[24][27]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[16][27]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][27]~q\)))) # (sinstruction_IFID(19) & 
-- (((!sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[28][27]~q\ & ( !\reg_file|registers[24][27]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[16][27]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[20][27]~q\)))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[28][27]~q\ & ( !\reg_file|registers[24][27]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[16][27]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[20][27]~q\,
	datac => \reg_file|ALT_INV_registers[16][27]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[28][27]~q\,
	dataf => \reg_file|ALT_INV_registers[24][27]~q\,
	combout => \reg_file|Mux36~0_combout\);

-- Location: LABCELL_X53_Y12_N12
\reg_file|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux36~1_combout\ = ( \reg_file|registers[25][27]~q\ & ( \reg_file|registers[21][27]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[17][27]~q\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # 
-- ((\reg_file|registers[29][27]~q\)))) ) ) ) # ( !\reg_file|registers[25][27]~q\ & ( \reg_file|registers[21][27]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\reg_file|registers[17][27]~q\))) # (sinstruction_IFID(18) & 
-- ((!sinstruction_IFID(19)) # ((\reg_file|registers[29][27]~q\)))) ) ) ) # ( \reg_file|registers[25][27]~q\ & ( !\reg_file|registers[21][27]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[17][27]~q\)) # (sinstruction_IFID(19)))) # 
-- (sinstruction_IFID(18) & (sinstruction_IFID(19) & ((\reg_file|registers[29][27]~q\)))) ) ) ) # ( !\reg_file|registers[25][27]~q\ & ( !\reg_file|registers[21][27]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\reg_file|registers[17][27]~q\))) 
-- # (sinstruction_IFID(18) & (sinstruction_IFID(19) & ((\reg_file|registers[29][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[17][27]~q\,
	datad => \reg_file|ALT_INV_registers[29][27]~q\,
	datae => \reg_file|ALT_INV_registers[25][27]~q\,
	dataf => \reg_file|ALT_INV_registers[21][27]~q\,
	combout => \reg_file|Mux36~1_combout\);

-- Location: LABCELL_X53_Y10_N39
\reg_file|Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux36~3_combout\ = ( \reg_file|registers[19][27]~q\ & ( \reg_file|registers[23][27]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[27][27]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][27]~q\))) ) 
-- ) ) # ( !\reg_file|registers[19][27]~q\ & ( \reg_file|registers[23][27]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \reg_file|registers[27][27]~q\)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # 
-- (\reg_file|registers[31][27]~q\))) ) ) ) # ( \reg_file|registers[19][27]~q\ & ( !\reg_file|registers[23][27]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[27][27]~q\)))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][27]~q\ & (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|registers[19][27]~q\ & ( !\reg_file|registers[23][27]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[27][27]~q\))) # (sinstruction_IFID(18) 
-- & (\reg_file|registers[31][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][27]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[27][27]~q\,
	datae => \reg_file|ALT_INV_registers[19][27]~q\,
	dataf => \reg_file|ALT_INV_registers[23][27]~q\,
	combout => \reg_file|Mux36~3_combout\);

-- Location: LABCELL_X55_Y16_N15
\reg_file|Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux36~4_combout\ = ( \reg_file|Mux36~1_combout\ & ( \reg_file|Mux36~3_combout\ & ( ((!sinstruction_IFID(17) & ((\reg_file|Mux36~0_combout\))) # (sinstruction_IFID(17) & (\reg_file|Mux36~2_combout\))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|Mux36~1_combout\ & ( \reg_file|Mux36~3_combout\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|Mux36~0_combout\)))) # (sinstruction_IFID(17) & (((\reg_file|Mux36~2_combout\)) # (sinstruction_IFID(16)))) ) ) ) # ( 
-- \reg_file|Mux36~1_combout\ & ( !\reg_file|Mux36~3_combout\ & ( (!sinstruction_IFID(17) & (((\reg_file|Mux36~0_combout\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & (\reg_file|Mux36~2_combout\))) ) ) ) # ( 
-- !\reg_file|Mux36~1_combout\ & ( !\reg_file|Mux36~3_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux36~0_combout\))) # (sinstruction_IFID(17) & (\reg_file|Mux36~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_Mux36~2_combout\,
	datad => \reg_file|ALT_INV_Mux36~0_combout\,
	datae => \reg_file|ALT_INV_Mux36~1_combout\,
	dataf => \reg_file|ALT_INV_Mux36~3_combout\,
	combout => \reg_file|Mux36~4_combout\);

-- Location: LABCELL_X55_Y16_N0
\reg_file|Mux36~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux36~10_combout\ = ( \reg_file|Mux36~9_combout\ & ( \reg_file|Mux36~4_combout\ ) ) # ( !\reg_file|Mux36~9_combout\ & ( \reg_file|Mux36~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux36~9_combout\ & ( !\reg_file|Mux36~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux36~9_combout\,
	dataf => \reg_file|ALT_INV_Mux36~4_combout\,
	combout => \reg_file|Mux36~10_combout\);

-- Location: FF_X55_Y16_N14
\sreaddata2_IDEX[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux36~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(27));

-- Location: LABCELL_X57_Y14_N45
\forward|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux36~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(27) ) ) # ( !\forward|Mux49~6_combout\ & ( \alu_main|Result\(27) & ( salumainresult_EXMEM(27) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\alu_main|Result\(27) & ( 
-- salumainresult_EXMEM(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(27),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(27),
	combout => \forward|Mux36~1_combout\);

-- Location: MLABCELL_X59_Y14_N24
\alu_main|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~109_sumout\ = SUM(( \forward|Mux4~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux36~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(27))))) ) + ( \alu_main|Add0~106\ ))
-- \alu_main|Add0~110\ = CARRY(( \forward|Mux4~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux36~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(27))))) ) + ( \alu_main|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(27),
	datad => \forward|ALT_INV_Mux4~0_combout\,
	dataf => \forward|ALT_INV_Mux36~1_combout\,
	cin => \alu_main|Add0~106\,
	sumout => \alu_main|Add0~109_sumout\,
	cout => \alu_main|Add0~110\);

-- Location: MLABCELL_X65_Y15_N9
\alu_main|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~4_combout\ = ( \forward|Mux36~0_combout\ & ( \alu_main|Add0~109_sumout\ & ( (!salucontrol_IDEX(0) & ((salucontrol_IDEX(1)) # (\forward|Mux4~0_combout\))) # (salucontrol_IDEX(0) & ((!salucontrol_IDEX(1)))) ) ) ) # ( 
-- !\forward|Mux36~0_combout\ & ( \alu_main|Add0~109_sumout\ & ( (!salucontrol_IDEX(0) & ((salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (\forward|Mux4~0_combout\ & !salucontrol_IDEX(1))) ) ) ) # ( \forward|Mux36~0_combout\ & ( !\alu_main|Add0~109_sumout\ 
-- & ( (!salucontrol_IDEX(1) & ((\forward|Mux4~0_combout\) # (salucontrol_IDEX(0)))) ) ) ) # ( !\forward|Mux36~0_combout\ & ( !\alu_main|Add0~109_sumout\ & ( (salucontrol_IDEX(0) & (\forward|Mux4~0_combout\ & !salucontrol_IDEX(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000001111110000000000000011110011000011111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \forward|ALT_INV_Mux4~0_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \forward|ALT_INV_Mux36~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~109_sumout\,
	combout => \alu_main|Mux27~4_combout\);

-- Location: MLABCELL_X59_Y18_N54
\alu_main|ShiftRight0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~28_combout\ = ( \forward|Mux35~0_combout\ & ( \forward|Mux36~0_combout\ & ( (!sinstruction_IFID(7)) # ((!sinstruction_IFID(6) & (\forward|Mux34~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux33~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux35~0_combout\ & ( \forward|Mux36~0_combout\ & ( (!sinstruction_IFID(6) & ((!sinstruction_IFID(7)) # ((\forward|Mux34~0_combout\)))) # (sinstruction_IFID(6) & (sinstruction_IFID(7) & ((\forward|Mux33~0_combout\)))) ) ) ) # ( 
-- \forward|Mux35~0_combout\ & ( !\forward|Mux36~0_combout\ & ( (!sinstruction_IFID(6) & (sinstruction_IFID(7) & (\forward|Mux34~0_combout\))) # (sinstruction_IFID(6) & ((!sinstruction_IFID(7)) # ((\forward|Mux33~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux35~0_combout\ & ( !\forward|Mux36~0_combout\ & ( (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux34~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux33~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => ALT_INV_sinstruction_IFID(7),
	datac => \forward|ALT_INV_Mux34~0_combout\,
	datad => \forward|ALT_INV_Mux33~0_combout\,
	datae => \forward|ALT_INV_Mux35~0_combout\,
	dataf => \forward|ALT_INV_Mux36~0_combout\,
	combout => \alu_main|ShiftRight0~28_combout\);

-- Location: LABCELL_X63_Y18_N12
\alu_main|ShiftRight0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~41_combout\ = ( \alu_main|ShiftRight0~28_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8)) # (\alu_main|ShiftRight0~29_combout\))) ) ) # ( !\alu_main|ShiftRight0~28_combout\ & ( (sinstruction_IFID(8) & 
-- (!sinstruction_IFID(9) & \alu_main|ShiftRight0~29_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(8),
	datac => ALT_INV_sinstruction_IFID(9),
	datad => \alu_main|ALT_INV_ShiftRight0~29_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~28_combout\,
	combout => \alu_main|ShiftRight0~41_combout\);

-- Location: MLABCELL_X65_Y16_N48
\alu_main|ShiftLeft0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~46_combout\ = ( \forward|Mux60~0_combout\ & ( (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((!\forward|Mux62~0_combout\))) # (sinstruction_IFID(6) & (!\forward|Mux63~0_combout\)))) ) ) # ( !\forward|Mux60~0_combout\ & ( 
-- (!sinstruction_IFID(6) & (((!\forward|Mux62~0_combout\) # (!sinstruction_IFID(7))))) # (sinstruction_IFID(6) & (!\forward|Mux63~0_combout\ & ((sinstruction_IFID(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011001010111100001100101000000000110010100000000011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux63~0_combout\,
	datab => \forward|ALT_INV_Mux62~0_combout\,
	datac => ALT_INV_sinstruction_IFID(6),
	datad => ALT_INV_sinstruction_IFID(7),
	dataf => \forward|ALT_INV_Mux60~0_combout\,
	combout => \alu_main|ShiftLeft0~46_combout\);

-- Location: LABCELL_X60_Y16_N24
\alu_main|ShiftLeft0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~21_combout\ = ( \forward|Mux55~0_combout\ & ( \forward|Mux52~0_combout\ & ( (!sinstruction_IFID(7) & (((!sinstruction_IFID(6)) # (\forward|Mux53~0_combout\)))) # (sinstruction_IFID(7) & (((sinstruction_IFID(6))) # 
-- (\forward|Mux54~0_combout\))) ) ) ) # ( !\forward|Mux55~0_combout\ & ( \forward|Mux52~0_combout\ & ( (!sinstruction_IFID(7) & (((!sinstruction_IFID(6)) # (\forward|Mux53~0_combout\)))) # (sinstruction_IFID(7) & (\forward|Mux54~0_combout\ & 
-- ((!sinstruction_IFID(6))))) ) ) ) # ( \forward|Mux55~0_combout\ & ( !\forward|Mux52~0_combout\ & ( (!sinstruction_IFID(7) & (((\forward|Mux53~0_combout\ & sinstruction_IFID(6))))) # (sinstruction_IFID(7) & (((sinstruction_IFID(6))) # 
-- (\forward|Mux54~0_combout\))) ) ) ) # ( !\forward|Mux55~0_combout\ & ( !\forward|Mux52~0_combout\ & ( (!sinstruction_IFID(7) & (((\forward|Mux53~0_combout\ & sinstruction_IFID(6))))) # (sinstruction_IFID(7) & (\forward|Mux54~0_combout\ & 
-- ((!sinstruction_IFID(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux54~0_combout\,
	datab => ALT_INV_sinstruction_IFID(7),
	datac => \forward|ALT_INV_Mux53~0_combout\,
	datad => ALT_INV_sinstruction_IFID(6),
	datae => \forward|ALT_INV_Mux55~0_combout\,
	dataf => \forward|ALT_INV_Mux52~0_combout\,
	combout => \alu_main|ShiftLeft0~21_combout\);

-- Location: LABCELL_X61_Y19_N57
\alu_main|ShiftLeft0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~13_combout\ = ( \forward|Mux57~0_combout\ & ( \forward|Mux56~0_combout\ & ( (!sinstruction_IFID(7)) # ((!sinstruction_IFID(6) & (\forward|Mux58~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux59~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux57~0_combout\ & ( \forward|Mux56~0_combout\ & ( (!sinstruction_IFID(6) & (((!sinstruction_IFID(7))) # (\forward|Mux58~0_combout\))) # (sinstruction_IFID(6) & (((\forward|Mux59~0_combout\ & sinstruction_IFID(7))))) ) ) ) # ( 
-- \forward|Mux57~0_combout\ & ( !\forward|Mux56~0_combout\ & ( (!sinstruction_IFID(6) & (\forward|Mux58~0_combout\ & ((sinstruction_IFID(7))))) # (sinstruction_IFID(6) & (((!sinstruction_IFID(7)) # (\forward|Mux59~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux57~0_combout\ & ( !\forward|Mux56~0_combout\ & ( (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux58~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux59~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => \forward|ALT_INV_Mux58~0_combout\,
	datac => \forward|ALT_INV_Mux59~0_combout\,
	datad => ALT_INV_sinstruction_IFID(7),
	datae => \forward|ALT_INV_Mux57~0_combout\,
	dataf => \forward|ALT_INV_Mux56~0_combout\,
	combout => \alu_main|ShiftLeft0~13_combout\);

-- Location: LABCELL_X60_Y16_N45
\alu_main|ShiftLeft0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~49_combout\ = ( \alu_main|ShiftLeft0~13_combout\ & ( (!sinstruction_IFID(9) & ((sinstruction_IFID(8)) # (\alu_main|ShiftLeft0~21_combout\))) # (sinstruction_IFID(9) & ((!sinstruction_IFID(8)))) ) ) # ( 
-- !\alu_main|ShiftLeft0~13_combout\ & ( (!sinstruction_IFID(8) & ((sinstruction_IFID(9)) # (\alu_main|ShiftLeft0~21_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000011100000111000001111100011111000111110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~21_combout\,
	datab => ALT_INV_sinstruction_IFID(9),
	datac => ALT_INV_sinstruction_IFID(8),
	dataf => \alu_main|ALT_INV_ShiftLeft0~13_combout\,
	combout => \alu_main|ShiftLeft0~49_combout\);

-- Location: LABCELL_X60_Y16_N18
\alu_main|ShiftLeft0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~22_combout\ = ( \alu_main|ShiftLeft0~49_combout\ & ( \forward|Mux61~0_combout\ & ( (!\alu_main|ShiftLeft0~46_combout\) # (!sinstruction_IFID(9)) ) ) ) # ( \alu_main|ShiftLeft0~49_combout\ & ( !\forward|Mux61~0_combout\ & ( 
-- (!sinstruction_IFID(9)) # ((!\alu_main|ShiftLeft0~46_combout\ & ((!sinstruction_IFID(6)) # (sinstruction_IFID(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111001000000000000000001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~46_combout\,
	datab => ALT_INV_sinstruction_IFID(7),
	datac => ALT_INV_sinstruction_IFID(9),
	datad => ALT_INV_sinstruction_IFID(6),
	datae => \alu_main|ALT_INV_ShiftLeft0~49_combout\,
	dataf => \forward|ALT_INV_Mux61~0_combout\,
	combout => \alu_main|ShiftLeft0~22_combout\);

-- Location: MLABCELL_X65_Y14_N36
\alu_main|ShiftLeft0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~38_combout\ = ( \forward|Mux41~0_combout\ & ( \forward|Mux43~0_combout\ & ( ((!sinstruction_IFID(7) & ((\forward|Mux40~0_combout\))) # (sinstruction_IFID(7) & (\forward|Mux42~0_combout\))) # (sinstruction_IFID(6)) ) ) ) # ( 
-- !\forward|Mux41~0_combout\ & ( \forward|Mux43~0_combout\ & ( (!sinstruction_IFID(6) & ((!sinstruction_IFID(7) & ((\forward|Mux40~0_combout\))) # (sinstruction_IFID(7) & (\forward|Mux42~0_combout\)))) # (sinstruction_IFID(6) & (((sinstruction_IFID(7))))) ) 
-- ) ) # ( \forward|Mux41~0_combout\ & ( !\forward|Mux43~0_combout\ & ( (!sinstruction_IFID(6) & ((!sinstruction_IFID(7) & ((\forward|Mux40~0_combout\))) # (sinstruction_IFID(7) & (\forward|Mux42~0_combout\)))) # (sinstruction_IFID(6) & 
-- (((!sinstruction_IFID(7))))) ) ) ) # ( !\forward|Mux41~0_combout\ & ( !\forward|Mux43~0_combout\ & ( (!sinstruction_IFID(6) & ((!sinstruction_IFID(7) & ((\forward|Mux40~0_combout\))) # (sinstruction_IFID(7) & (\forward|Mux42~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => \forward|ALT_INV_Mux42~0_combout\,
	datac => \forward|ALT_INV_Mux40~0_combout\,
	datad => ALT_INV_sinstruction_IFID(7),
	datae => \forward|ALT_INV_Mux41~0_combout\,
	dataf => \forward|ALT_INV_Mux43~0_combout\,
	combout => \alu_main|ShiftLeft0~38_combout\);

-- Location: LABCELL_X60_Y18_N15
\alu_main|ShiftLeft0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~34_combout\ = ( \forward|Mux44~0_combout\ & ( \forward|Mux47~0_combout\ & ( (!sinstruction_IFID(6) & (((!sinstruction_IFID(7))) # (\forward|Mux46~0_combout\))) # (sinstruction_IFID(6) & (((\forward|Mux45~0_combout\) # 
-- (sinstruction_IFID(7))))) ) ) ) # ( !\forward|Mux44~0_combout\ & ( \forward|Mux47~0_combout\ & ( (!sinstruction_IFID(6) & (\forward|Mux46~0_combout\ & (sinstruction_IFID(7)))) # (sinstruction_IFID(6) & (((\forward|Mux45~0_combout\) # 
-- (sinstruction_IFID(7))))) ) ) ) # ( \forward|Mux44~0_combout\ & ( !\forward|Mux47~0_combout\ & ( (!sinstruction_IFID(6) & (((!sinstruction_IFID(7))) # (\forward|Mux46~0_combout\))) # (sinstruction_IFID(6) & (((!sinstruction_IFID(7) & 
-- \forward|Mux45~0_combout\)))) ) ) ) # ( !\forward|Mux44~0_combout\ & ( !\forward|Mux47~0_combout\ & ( (!sinstruction_IFID(6) & (\forward|Mux46~0_combout\ & (sinstruction_IFID(7)))) # (sinstruction_IFID(6) & (((!sinstruction_IFID(7) & 
-- \forward|Mux45~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => \forward|ALT_INV_Mux46~0_combout\,
	datac => ALT_INV_sinstruction_IFID(7),
	datad => \forward|ALT_INV_Mux45~0_combout\,
	datae => \forward|ALT_INV_Mux44~0_combout\,
	dataf => \forward|ALT_INV_Mux47~0_combout\,
	combout => \alu_main|ShiftLeft0~34_combout\);

-- Location: LABCELL_X60_Y17_N27
\alu_main|ShiftLeft0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~42_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux39~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux38~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux37~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux36~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux37~0_combout\,
	datab => \forward|ALT_INV_Mux38~0_combout\,
	datac => \forward|ALT_INV_Mux36~0_combout\,
	datad => \forward|ALT_INV_Mux39~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftLeft0~42_combout\);

-- Location: LABCELL_X61_Y19_N48
\alu_main|ShiftLeft0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~29_combout\ = ( \forward|Mux50~0_combout\ & ( \forward|Mux51~0_combout\ & ( ((!sinstruction_IFID(6) & ((\forward|Mux48~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux49~7_combout\))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux50~0_combout\ & ( \forward|Mux51~0_combout\ & ( (!sinstruction_IFID(6) & (((!sinstruction_IFID(7) & \forward|Mux48~0_combout\)))) # (sinstruction_IFID(6) & (((sinstruction_IFID(7))) # (\forward|Mux49~7_combout\))) ) ) ) # ( 
-- \forward|Mux50~0_combout\ & ( !\forward|Mux51~0_combout\ & ( (!sinstruction_IFID(6) & (((\forward|Mux48~0_combout\) # (sinstruction_IFID(7))))) # (sinstruction_IFID(6) & (\forward|Mux49~7_combout\ & (!sinstruction_IFID(7)))) ) ) ) # ( 
-- !\forward|Mux50~0_combout\ & ( !\forward|Mux51~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux48~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux49~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => \forward|ALT_INV_Mux49~7_combout\,
	datac => ALT_INV_sinstruction_IFID(7),
	datad => \forward|ALT_INV_Mux48~0_combout\,
	datae => \forward|ALT_INV_Mux50~0_combout\,
	dataf => \forward|ALT_INV_Mux51~0_combout\,
	combout => \alu_main|ShiftLeft0~29_combout\);

-- Location: LABCELL_X61_Y14_N39
\alu_main|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~0_combout\ = ( \alu_main|ShiftLeft0~42_combout\ & ( \alu_main|ShiftLeft0~29_combout\ & ( (!sinstruction_IFID(8) & (((!sinstruction_IFID(9)) # (\alu_main|ShiftLeft0~34_combout\)))) # (sinstruction_IFID(8) & (((sinstruction_IFID(9))) # 
-- (\alu_main|ShiftLeft0~38_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~42_combout\ & ( \alu_main|ShiftLeft0~29_combout\ & ( (!sinstruction_IFID(8) & (((sinstruction_IFID(9) & \alu_main|ShiftLeft0~34_combout\)))) # (sinstruction_IFID(8) & 
-- (((sinstruction_IFID(9))) # (\alu_main|ShiftLeft0~38_combout\))) ) ) ) # ( \alu_main|ShiftLeft0~42_combout\ & ( !\alu_main|ShiftLeft0~29_combout\ & ( (!sinstruction_IFID(8) & (((!sinstruction_IFID(9)) # (\alu_main|ShiftLeft0~34_combout\)))) # 
-- (sinstruction_IFID(8) & (\alu_main|ShiftLeft0~38_combout\ & (!sinstruction_IFID(9)))) ) ) ) # ( !\alu_main|ShiftLeft0~42_combout\ & ( !\alu_main|ShiftLeft0~29_combout\ & ( (!sinstruction_IFID(8) & (((sinstruction_IFID(9) & 
-- \alu_main|ShiftLeft0~34_combout\)))) # (sinstruction_IFID(8) & (\alu_main|ShiftLeft0~38_combout\ & (!sinstruction_IFID(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datab => \alu_main|ALT_INV_ShiftLeft0~38_combout\,
	datac => ALT_INV_sinstruction_IFID(9),
	datad => \alu_main|ALT_INV_ShiftLeft0~34_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~42_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~29_combout\,
	combout => \alu_main|Mux27~0_combout\);

-- Location: LABCELL_X63_Y12_N21
\alu_main|Mux19~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~11_combout\ = ( \alu_main|Result\(4) & ( \forward|Mux31~5_combout\ & ( (!sreaddata1_IDEX(4) & \forward|Mux31~4_combout\) ) ) ) # ( !\alu_main|Result\(4) & ( \forward|Mux31~5_combout\ & ( (!sreaddata1_IDEX(4)) # (!\forward|Mux31~4_combout\) 
-- ) ) ) # ( \alu_main|Result\(4) & ( !\forward|Mux31~5_combout\ & ( (!\forward|Mux31~4_combout\ & ((!salumainresult_EXMEM(4)))) # (\forward|Mux31~4_combout\ & (!sreaddata1_IDEX(4))) ) ) ) # ( !\alu_main|Result\(4) & ( !\forward|Mux31~5_combout\ & ( 
-- (!\forward|Mux31~4_combout\ & ((!salumainresult_EXMEM(4)))) # (\forward|Mux31~4_combout\ & (!sreaddata1_IDEX(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101011001010110010101100101011111010111110100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(4),
	datab => ALT_INV_salumainresult_EXMEM(4),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datae => \alu_main|ALT_INV_Result\(4),
	dataf => \forward|ALT_INV_Mux31~5_combout\,
	combout => \alu_main|Mux19~11_combout\);

-- Location: LABCELL_X64_Y15_N0
\alu_main|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~9_combout\ = ( \alu_main|ShiftLeft1~5_combout\ & ( (\alu_main|ShiftLeft1~6_combout\ & (\alu_main|ShiftLeft1~3_combout\ & \alu_main|ShiftLeft1~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~5_combout\,
	combout => \alu_main|Mux5~9_combout\);

-- Location: LABCELL_X64_Y15_N54
\alu_main|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~2_combout\ = ( \alu_main|Mux5~9_combout\ & ( salucontrol_IDEX(0) & ( (!salucontrol_IDEX(1) & (!sinstruction_IFID(10))) # (salucontrol_IDEX(1) & (((!\alu_main|ShiftLeft1~2_combout\ & \alu_main|Mux19~11_combout\)))) ) ) ) # ( 
-- !\alu_main|Mux5~9_combout\ & ( salucontrol_IDEX(0) & ( (!salucontrol_IDEX(1) & !sinstruction_IFID(10)) ) ) ) # ( \alu_main|Mux5~9_combout\ & ( !salucontrol_IDEX(0) & ( (!\alu_main|Mux19~11_combout\ & ((!salucontrol_IDEX(1)) # 
-- (!\alu_main|ShiftLeft1~2_combout\))) ) ) ) # ( !\alu_main|Mux5~9_combout\ & ( !salucontrol_IDEX(0) & ( (!salucontrol_IDEX(1) & !\alu_main|Mux19~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000111110100000000010001000100010001000100011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_sinstruction_IFID(10),
	datac => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datad => \alu_main|ALT_INV_Mux19~11_combout\,
	datae => \alu_main|ALT_INV_Mux5~9_combout\,
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux19~2_combout\);

-- Location: LABCELL_X64_Y15_N48
\alu_main|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~3_combout\ = ( \alu_main|Mux5~9_combout\ & ( salucontrol_IDEX(0) & ( (!salucontrol_IDEX(1) & (!sinstruction_IFID(10))) # (salucontrol_IDEX(1) & (((!\alu_main|ShiftLeft1~2_combout\ & !\forward|Mux27~0_combout\)))) ) ) ) # ( 
-- !\alu_main|Mux5~9_combout\ & ( salucontrol_IDEX(0) & ( (!salucontrol_IDEX(1) & !sinstruction_IFID(10)) ) ) ) # ( \alu_main|Mux5~9_combout\ & ( !salucontrol_IDEX(0) & ( (!\forward|Mux27~0_combout\ & ((!salucontrol_IDEX(1)) # 
-- (!\alu_main|ShiftLeft1~2_combout\))) ) ) ) # ( !\alu_main|Mux5~9_combout\ & ( !salucontrol_IDEX(0) & ( (!salucontrol_IDEX(1) & !\forward|Mux27~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000111110100000000010001000100010001101100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_sinstruction_IFID(10),
	datac => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datad => \forward|ALT_INV_Mux27~0_combout\,
	datae => \alu_main|ALT_INV_Mux5~9_combout\,
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux19~3_combout\);

-- Location: LABCELL_X62_Y16_N39
\alu_main|ShiftLeft1~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~56_combout\ = ( sreaddata1_IDEX(3) & ( ((salumainresult_EXMEM(3) & !\forward|Mux31~5_combout\)) # (\forward|Mux31~4_combout\) ) ) # ( !sreaddata1_IDEX(3) & ( (!\forward|Mux31~4_combout\ & (salumainresult_EXMEM(3) & 
-- !\forward|Mux31~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000001110101011101010111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => ALT_INV_salumainresult_EXMEM(3),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	dataf => ALT_INV_sreaddata1_IDEX(3),
	combout => \alu_main|ShiftLeft1~56_combout\);

-- Location: LABCELL_X61_Y17_N57
\alu_main|ShiftRight1~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~40_combout\ = ( \forward|Mux31~4_combout\ & ( !sreaddata1_IDEX(1) ) ) # ( !\forward|Mux31~4_combout\ & ( (!salumainresult_EXMEM(1) & !\forward|Mux31~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(1),
	datac => ALT_INV_sreaddata1_IDEX(1),
	datad => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \forward|ALT_INV_Mux31~4_combout\,
	combout => \alu_main|ShiftRight1~40_combout\);

-- Location: LABCELL_X62_Y16_N12
\alu_main|ShiftLeft1~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~50_combout\ = ( \forward|Mux31~5_combout\ & ( \alu_main|ShiftRight1~40_combout\ & ( (\forward|Mux52~0_combout\ & !\forward|Mux31~6_combout\) ) ) ) # ( !\forward|Mux31~5_combout\ & ( \alu_main|ShiftRight1~40_combout\ & ( 
-- (\forward|Mux52~0_combout\ & !\forward|Mux31~6_combout\) ) ) ) # ( \forward|Mux31~5_combout\ & ( !\alu_main|ShiftRight1~40_combout\ & ( (!\forward|Mux31~6_combout\ & ((!\forward|Mux31~4_combout\ & ((\forward|Mux52~0_combout\))) # 
-- (\forward|Mux31~4_combout\ & (\forward|Mux54~0_combout\)))) # (\forward|Mux31~6_combout\ & (((\forward|Mux31~4_combout\)))) ) ) ) # ( !\forward|Mux31~5_combout\ & ( !\alu_main|ShiftRight1~40_combout\ & ( (\forward|Mux31~6_combout\) # 
-- (\forward|Mux54~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111001100000101111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux54~0_combout\,
	datab => \forward|ALT_INV_Mux52~0_combout\,
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux31~4_combout\,
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	combout => \alu_main|ShiftLeft1~50_combout\);

-- Location: LABCELL_X62_Y16_N42
\alu_main|ShiftLeft1~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~70_combout\ = ( !\forward|Mux31~6_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & ((!\alu_main|Result\(1) & (((\alu_main|ShiftLeft1~50_combout\)))) # (\alu_main|Result\(1) & (\forward|Mux54~0_combout\)))) # 
-- (\alu_main|ShiftRight1~40_combout\ & ((((\alu_main|ShiftLeft1~50_combout\))))) ) ) # ( \forward|Mux31~6_combout\ & ( (!\alu_main|Result\(1) & (((!\alu_main|ShiftLeft1~50_combout\ & (\forward|Mux53~0_combout\)) # (\alu_main|ShiftLeft1~50_combout\ & 
-- ((\forward|Mux55~0_combout\)))))) # (\alu_main|Result\(1) & ((!\alu_main|ShiftRight1~40_combout\ & (((\forward|Mux55~0_combout\)))) # (\alu_main|ShiftRight1~40_combout\ & (\forward|Mux53~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000011010010111111011111110111110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datab => \alu_main|ALT_INV_Result\(1),
	datac => \forward|ALT_INV_Mux53~0_combout\,
	datad => \forward|ALT_INV_Mux55~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~50_combout\,
	datag => \forward|ALT_INV_Mux54~0_combout\,
	combout => \alu_main|ShiftLeft1~70_combout\);

-- Location: MLABCELL_X65_Y16_N12
\alu_main|ShiftLeft1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~12_combout\ = ( \forward|Mux63~0_combout\ & ( \forward|Mux62~0_combout\ & ( (!\alu_main|ShiftRight1~39_combout\) # ((!\forward|Mux31~6_combout\ & ((\forward|Mux60~0_combout\))) # (\forward|Mux31~6_combout\ & 
-- (\forward|Mux61~0_combout\))) ) ) ) # ( !\forward|Mux63~0_combout\ & ( \forward|Mux62~0_combout\ & ( (!\forward|Mux31~6_combout\ & (((!\alu_main|ShiftRight1~39_combout\) # (\forward|Mux60~0_combout\)))) # (\forward|Mux31~6_combout\ & 
-- (\forward|Mux61~0_combout\ & (\alu_main|ShiftRight1~39_combout\))) ) ) ) # ( \forward|Mux63~0_combout\ & ( !\forward|Mux62~0_combout\ & ( (!\forward|Mux31~6_combout\ & (((\alu_main|ShiftRight1~39_combout\ & \forward|Mux60~0_combout\)))) # 
-- (\forward|Mux31~6_combout\ & (((!\alu_main|ShiftRight1~39_combout\)) # (\forward|Mux61~0_combout\))) ) ) ) # ( !\forward|Mux63~0_combout\ & ( !\forward|Mux62~0_combout\ & ( (\alu_main|ShiftRight1~39_combout\ & ((!\forward|Mux31~6_combout\ & 
-- ((\forward|Mux60~0_combout\))) # (\forward|Mux31~6_combout\ & (\forward|Mux61~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux61~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datad => \forward|ALT_INV_Mux60~0_combout\,
	datae => \forward|ALT_INV_Mux63~0_combout\,
	dataf => \forward|ALT_INV_Mux62~0_combout\,
	combout => \alu_main|ShiftLeft1~12_combout\);

-- Location: LABCELL_X62_Y16_N18
\alu_main|ShiftLeft1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~57_combout\ = ( \alu_main|ShiftLeft1~12_combout\ & ( \alu_main|ShiftLeft1~70_combout\ & ( (!\forward|Mux29~0_combout\) # ((!\alu_main|ShiftLeft1~56_combout\ & ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\)))) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~12_combout\ & ( \alu_main|ShiftLeft1~70_combout\ & ( (!\alu_main|ShiftLeft1~56_combout\ & ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~12_combout\ & ( !\alu_main|ShiftLeft1~70_combout\ 
-- & ( !\forward|Mux29~0_combout\ $ (((!\alu_main|ShiftLeft1~56_combout\ & ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft1~12_combout\ & ( !\alu_main|ShiftLeft1~70_combout\ & ( (\forward|Mux29~0_combout\ & 
-- (!\alu_main|ShiftLeft1~56_combout\ & ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100000000011001011010101011001111000000001110111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~56_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~12_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~70_combout\,
	combout => \alu_main|ShiftLeft1~57_combout\);

-- Location: LABCELL_X60_Y19_N21
\alu_main|ShiftLeft1~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~46_combout\ = ( \forward|Mux31~6_combout\ & ( ((!sreaddata1_IDEX(1) & \forward|Mux31~4_combout\)) # (\forward|Mux59~0_combout\) ) ) # ( !\forward|Mux31~6_combout\ & ( ((!sreaddata1_IDEX(1) & \forward|Mux31~4_combout\)) # 
-- (\forward|Mux58~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111000011001111111101011101010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux59~0_combout\,
	datab => ALT_INV_sreaddata1_IDEX(1),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \forward|ALT_INV_Mux58~0_combout\,
	dataf => \forward|ALT_INV_Mux31~6_combout\,
	combout => \alu_main|ShiftLeft1~46_combout\);

-- Location: LABCELL_X60_Y19_N12
\alu_main|ShiftLeft1~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~47_combout\ = ( \forward|Mux57~0_combout\ & ( \forward|Mux31~6_combout\ ) ) # ( \forward|Mux57~0_combout\ & ( !\forward|Mux31~6_combout\ & ( \forward|Mux56~0_combout\ ) ) ) # ( !\forward|Mux57~0_combout\ & ( !\forward|Mux31~6_combout\ 
-- & ( \forward|Mux56~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux56~0_combout\,
	datae => \forward|ALT_INV_Mux57~0_combout\,
	dataf => \forward|ALT_INV_Mux31~6_combout\,
	combout => \alu_main|ShiftLeft1~47_combout\);

-- Location: LABCELL_X60_Y19_N51
\alu_main|ShiftLeft1~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~82_combout\ = ( !\forward|Mux31~4_combout\ & ( (!\forward|Mux31~5_combout\ & ((!salumainresult_EXMEM(1) & (((\alu_main|ShiftLeft1~47_combout\)))) # (salumainresult_EXMEM(1) & (((\alu_main|ShiftLeft1~46_combout\)))))) # 
-- (\forward|Mux31~5_combout\ & (((!\alu_main|Result\(1) & ((\alu_main|ShiftLeft1~47_combout\))) # (\alu_main|Result\(1) & (\alu_main|ShiftLeft1~46_combout\))))) ) ) # ( \forward|Mux31~4_combout\ & ( ((!sreaddata1_IDEX(1) & (\alu_main|ShiftLeft1~47_combout\ 
-- & ((!\alu_main|Result\(1)) # (\alu_main|ShiftLeft1~46_combout\)))) # (sreaddata1_IDEX(1) & (((\alu_main|ShiftLeft1~46_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010011000000000000111110101100111111111100000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(1),
	datab => \alu_main|ALT_INV_Result\(1),
	datac => ALT_INV_sreaddata1_IDEX(1),
	datad => \alu_main|ALT_INV_ShiftLeft1~46_combout\,
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~47_combout\,
	datag => \forward|ALT_INV_Mux31~5_combout\,
	combout => \alu_main|ShiftLeft1~82_combout\);

-- Location: LABCELL_X61_Y14_N42
\alu_main|ShiftLeft1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~20_combout\ = ( \alu_main|ShiftLeft1~57_combout\ & ( \alu_main|ShiftLeft1~82_combout\ & ( ((!\alu_main|ShiftLeft1~56_combout\ & ((\alu_main|ShiftLeft1~70_combout\) # (\forward|Mux29~0_combout\))) # (\alu_main|ShiftLeft1~56_combout\ & 
-- (!\forward|Mux29~0_combout\))) # (\alu_main|Result\(3)) ) ) ) # ( !\alu_main|ShiftLeft1~57_combout\ & ( \alu_main|ShiftLeft1~82_combout\ & ( (!\alu_main|ShiftLeft1~56_combout\ & (!\alu_main|Result\(3) & ((\alu_main|ShiftLeft1~70_combout\) # 
-- (\forward|Mux29~0_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~57_combout\ & ( !\alu_main|ShiftLeft1~82_combout\ & ( (!\forward|Mux29~0_combout\ & (((\alu_main|ShiftLeft1~70_combout\) # (\alu_main|Result\(3))) # (\alu_main|ShiftLeft1~56_combout\))) ) ) ) # 
-- ( !\alu_main|ShiftLeft1~57_combout\ & ( !\alu_main|ShiftLeft1~82_combout\ & ( (!\alu_main|ShiftLeft1~56_combout\ & (!\forward|Mux29~0_combout\ & (!\alu_main|Result\(3) & \alu_main|ShiftLeft1~70_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000010011001100110000100000101000000110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~56_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_Result\(3),
	datad => \alu_main|ALT_INV_ShiftLeft1~70_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~57_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~82_combout\,
	combout => \alu_main|ShiftLeft1~20_combout\);

-- Location: LABCELL_X61_Y14_N48
\alu_main|ShiftLeft1~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~39_combout\ = ( \forward|Mux41~0_combout\ & ( \forward|Mux43~0_combout\ & ( ((!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux42~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux40~0_combout\)))) # 
-- (\forward|Mux31~6_combout\) ) ) ) # ( !\forward|Mux41~0_combout\ & ( \forward|Mux43~0_combout\ & ( (!\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux42~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & 
-- ((\forward|Mux40~0_combout\))))) # (\forward|Mux31~6_combout\ & (((!\alu_main|ShiftRight1~39_combout\)))) ) ) ) # ( \forward|Mux41~0_combout\ & ( !\forward|Mux43~0_combout\ & ( (!\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~39_combout\ & 
-- (\forward|Mux42~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux40~0_combout\))))) # (\forward|Mux31~6_combout\ & (((\alu_main|ShiftRight1~39_combout\)))) ) ) ) # ( !\forward|Mux41~0_combout\ & ( !\forward|Mux43~0_combout\ & ( 
-- (!\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux42~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux40~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux42~0_combout\,
	datab => \forward|ALT_INV_Mux40~0_combout\,
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datae => \forward|ALT_INV_Mux41~0_combout\,
	dataf => \forward|ALT_INV_Mux43~0_combout\,
	combout => \alu_main|ShiftLeft1~39_combout\);

-- Location: LABCELL_X60_Y17_N24
\alu_main|ShiftLeft1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~42_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux39~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux38~0_combout\ ) ) ) # ( \forward|Mux31~6_combout\ 
-- & ( !\forward|Mux30~0_combout\ & ( \forward|Mux37~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux36~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux37~0_combout\,
	datab => \forward|ALT_INV_Mux38~0_combout\,
	datac => \forward|ALT_INV_Mux39~0_combout\,
	datad => \forward|ALT_INV_Mux36~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~42_combout\);

-- Location: LABCELL_X60_Y18_N54
\alu_main|ShiftLeft1~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~31_combout\ = ( \forward|Mux31~6_combout\ & ( \alu_main|ShiftRight1~39_combout\ & ( \forward|Mux45~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \alu_main|ShiftRight1~39_combout\ & ( \forward|Mux44~0_combout\ ) ) ) # ( 
-- \forward|Mux31~6_combout\ & ( !\alu_main|ShiftRight1~39_combout\ & ( \forward|Mux47~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\alu_main|ShiftRight1~39_combout\ & ( \forward|Mux46~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux45~0_combout\,
	datab => \forward|ALT_INV_Mux47~0_combout\,
	datac => \forward|ALT_INV_Mux44~0_combout\,
	datad => \forward|ALT_INV_Mux46~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	combout => \alu_main|ShiftLeft1~31_combout\);

-- Location: LABCELL_X62_Y14_N6
\alu_main|ShiftLeft1~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~62_combout\ = ( !\forward|Mux31~4_combout\ & ( (!salumainresult_EXMEM(1) & ((!\forward|Mux31~5_combout\ & (((!\forward|Mux31~6_combout\) # (\forward|Mux49~7_combout\)))) # (\forward|Mux31~5_combout\ & (\forward|Mux51~0_combout\ & 
-- (\forward|Mux31~6_combout\))))) # (salumainresult_EXMEM(1) & (\forward|Mux51~0_combout\ & (((\forward|Mux31~6_combout\))))) ) ) # ( \forward|Mux31~4_combout\ & ( ((!sreaddata1_IDEX(1) & (((!\forward|Mux31~6_combout\) # (\forward|Mux49~7_combout\)))) # 
-- (sreaddata1_IDEX(1) & (\forward|Mux51~0_combout\ & (\forward|Mux31~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100000000010101111100000000010111000000110101011111000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux51~0_combout\,
	datab => ALT_INV_salumainresult_EXMEM(1),
	datac => ALT_INV_sreaddata1_IDEX(1),
	datad => \forward|ALT_INV_Mux31~6_combout\,
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \forward|ALT_INV_Mux49~7_combout\,
	datag => \forward|ALT_INV_Mux31~5_combout\,
	combout => \alu_main|ShiftLeft1~62_combout\);

-- Location: LABCELL_X62_Y14_N48
\alu_main|ShiftLeft1~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~52_combout\ = ( \forward|Mux49~7_combout\ & ( (!\alu_main|ShiftLeft1~62_combout\ & ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\))) ) ) # ( !\forward|Mux49~7_combout\ & ( (!\forward|Mux31~4_combout\ & 
-- ((!\forward|Mux31~5_combout\ & (!\alu_main|ShiftLeft1~62_combout\)) # (\forward|Mux31~5_combout\ & ((\forward|Mux31~6_combout\))))) # (\forward|Mux31~4_combout\ & (!\alu_main|ShiftLeft1~62_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011001110110001001100111011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~62_combout\,
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux49~7_combout\,
	combout => \alu_main|ShiftLeft1~52_combout\);

-- Location: LABCELL_X62_Y14_N0
\alu_main|ShiftLeft1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~26_combout\ = ( \alu_main|Result\(1) & ( \forward|Mux48~0_combout\ & ( ((!\forward|Mux31~6_combout\ & \forward|Mux50~0_combout\)) # (\alu_main|ShiftLeft1~62_combout\) ) ) ) # ( !\alu_main|Result\(1) & ( \forward|Mux48~0_combout\ & ( 
-- (!\alu_main|ShiftLeft1~52_combout\) # ((!\forward|Mux31~6_combout\ & \forward|Mux50~0_combout\)) ) ) ) # ( \alu_main|Result\(1) & ( !\forward|Mux48~0_combout\ & ( (!\forward|Mux31~6_combout\ & (!\alu_main|ShiftLeft1~62_combout\ & 
-- \forward|Mux50~0_combout\)) # (\forward|Mux31~6_combout\ & (\alu_main|ShiftLeft1~62_combout\)) ) ) ) # ( !\alu_main|Result\(1) & ( !\forward|Mux48~0_combout\ & ( (!\forward|Mux31~6_combout\ & (\alu_main|ShiftLeft1~52_combout\ & \forward|Mux50~0_combout\)) 
-- # (\forward|Mux31~6_combout\ & (!\alu_main|ShiftLeft1~52_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011010000100011001100111110000111110100011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~62_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~52_combout\,
	datad => \forward|ALT_INV_Mux50~0_combout\,
	datae => \alu_main|ALT_INV_Result\(1),
	dataf => \forward|ALT_INV_Mux48~0_combout\,
	combout => \alu_main|ShiftLeft1~26_combout\);

-- Location: LABCELL_X61_Y14_N54
\alu_main|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~1_combout\ = ( \alu_main|ShiftLeft1~31_combout\ & ( \alu_main|ShiftLeft1~26_combout\ & ( (!\alu_main|Mux5~10_combout\) # ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~42_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~39_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~31_combout\ & ( \alu_main|ShiftLeft1~26_combout\ & ( (!\alu_main|Mux5~10_combout\ & (((\forward|Mux29~0_combout\)))) # (\alu_main|Mux5~10_combout\ & ((!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~42_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~39_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~31_combout\ & ( !\alu_main|ShiftLeft1~26_combout\ & ( (!\alu_main|Mux5~10_combout\ & 
-- (((!\forward|Mux29~0_combout\)))) # (\alu_main|Mux5~10_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~42_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~39_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~31_combout\ & ( 
-- !\alu_main|ShiftLeft1~26_combout\ & ( (\alu_main|Mux5~10_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~42_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~39_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~39_combout\,
	datab => \alu_main|ALT_INV_Mux5~10_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~42_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~31_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~26_combout\,
	combout => \alu_main|Mux27~1_combout\);

-- Location: MLABCELL_X65_Y18_N6
\alu_main|ShiftRight1~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~54_combout\ = ( !\forward|Mux31~5_combout\ & ( (\forward|Mux32~0_combout\ & (!\forward|Mux31~6_combout\ & ((!\forward|Mux31~4_combout\ & ((!salumainresult_EXMEM(1)))) # (\forward|Mux31~4_combout\ & (!sreaddata1_IDEX(1)))))) ) ) # ( 
-- \forward|Mux31~5_combout\ & ( (\forward|Mux32~0_combout\ & (!\forward|Mux31~6_combout\ & ((!\forward|Mux31~4_combout\ & ((!\alu_main|Result\(1)))) # (\forward|Mux31~4_combout\ & (!sreaddata1_IDEX(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101000001000100010100000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux32~0_combout\,
	datab => ALT_INV_sreaddata1_IDEX(1),
	datac => \alu_main|ALT_INV_Result\(1),
	datad => \forward|ALT_INV_Mux31~4_combout\,
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \forward|ALT_INV_Mux31~6_combout\,
	datag => ALT_INV_salumainresult_EXMEM(1),
	combout => \alu_main|ShiftRight1~54_combout\);

-- Location: LABCELL_X62_Y18_N54
\alu_main|ShiftRight1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~53_combout\ = ( \forward|Mux31~4_combout\ & ( \forward|Mux29~0_combout\ & ( (!sreaddata1_IDEX(3) & \alu_main|ShiftRight1~54_combout\) ) ) ) # ( !\forward|Mux31~4_combout\ & ( \forward|Mux29~0_combout\ & ( 
-- (\alu_main|ShiftRight1~54_combout\ & ((!salumainresult_EXMEM(3)) # (\forward|Mux31~5_combout\))) ) ) ) # ( \forward|Mux31~4_combout\ & ( !\forward|Mux29~0_combout\ & ( !sreaddata1_IDEX(3) ) ) ) # ( !\forward|Mux31~4_combout\ & ( !\forward|Mux29~0_combout\ 
-- & ( (!salumainresult_EXMEM(3)) # (\forward|Mux31~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111101010101010101000000000110011110000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(3),
	datab => ALT_INV_salumainresult_EXMEM(3),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~54_combout\,
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|ShiftRight1~53_combout\);

-- Location: LABCELL_X60_Y14_N54
\alu_main|ShiftRight1~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~47_combout\ = ( !\forward|Mux36~0_combout\ & ( \forward|Mux35~0_combout\ & ( (!\forward|Mux31~6_combout\ & (((\forward|Mux31~5_combout\ & !\forward|Mux31~4_combout\)) # (\alu_main|ShiftRight1~40_combout\))) ) ) ) # ( 
-- \forward|Mux36~0_combout\ & ( !\forward|Mux35~0_combout\ & ( (\forward|Mux31~6_combout\ & (((\forward|Mux31~5_combout\ & !\forward|Mux31~4_combout\)) # (\alu_main|ShiftRight1~40_combout\))) ) ) ) # ( !\forward|Mux36~0_combout\ & ( 
-- !\forward|Mux35~0_combout\ & ( ((\forward|Mux31~5_combout\ & !\forward|Mux31~4_combout\)) # (\alu_main|ShiftRight1~40_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111000101010000010100101010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datad => \forward|ALT_INV_Mux31~4_combout\,
	datae => \forward|ALT_INV_Mux36~0_combout\,
	dataf => \forward|ALT_INV_Mux35~0_combout\,
	combout => \alu_main|ShiftRight1~47_combout\);

-- Location: LABCELL_X60_Y14_N39
\alu_main|ShiftRight1~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~48_combout\ = ( \forward|Mux33~0_combout\ & ( (\forward|Mux34~0_combout\) # (\forward|Mux31~6_combout\) ) ) # ( !\forward|Mux33~0_combout\ & ( (!\forward|Mux31~6_combout\ & \forward|Mux34~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux34~0_combout\,
	dataf => \forward|ALT_INV_Mux33~0_combout\,
	combout => \alu_main|ShiftRight1~48_combout\);

-- Location: LABCELL_X60_Y14_N42
\alu_main|ShiftRight1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~26_combout\ = ( \alu_main|ShiftRight1~47_combout\ & ( \alu_main|ShiftRight1~48_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & ((!\forward|Mux31~5_combout\) # ((\forward|Mux31~4_combout\) # (\alu_main|Result\(1))))) ) ) ) # ( 
-- !\alu_main|ShiftRight1~47_combout\ & ( \alu_main|ShiftRight1~48_combout\ ) ) # ( !\alu_main|ShiftRight1~47_combout\ & ( !\alu_main|ShiftRight1~48_combout\ & ( ((\forward|Mux31~5_combout\ & (!\alu_main|Result\(1) & !\forward|Mux31~4_combout\))) # 
-- (\alu_main|ShiftRight1~40_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100001111000000000000000011111111111111111011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~5_combout\,
	datab => \alu_main|ALT_INV_Result\(1),
	datac => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datad => \forward|ALT_INV_Mux31~4_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~47_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~48_combout\,
	combout => \alu_main|ShiftRight1~26_combout\);

-- Location: LABCELL_X61_Y18_N24
\alu_main|ShiftRight1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~38_combout\ = ( \alu_main|ShiftRight1~53_combout\ & ( \alu_main|ShiftRight1~26_combout\ & ( (!\alu_main|Result\(3)) # ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\)) ) ) ) # ( \alu_main|ShiftRight1~53_combout\ & ( 
-- !\alu_main|ShiftRight1~26_combout\ & ( (\forward|Mux29~0_combout\ & ((!\alu_main|Result\(3)) # ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010100010100000000000000001111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_Result\(3),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \forward|ALT_INV_Mux31~5_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~53_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~26_combout\,
	combout => \alu_main|ShiftRight1~38_combout\);

-- Location: LABCELL_X61_Y14_N27
\alu_main|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~2_combout\ = ( \alu_main|ShiftRight1~38_combout\ & ( (!\alu_main|Mux19~2_combout\ & (\alu_main|Mux19~3_combout\ & ((\alu_main|Mux27~1_combout\)))) # (\alu_main|Mux19~2_combout\ & (((\alu_main|ShiftLeft1~20_combout\)) # 
-- (\alu_main|Mux19~3_combout\))) ) ) # ( !\alu_main|ShiftRight1~38_combout\ & ( (!\alu_main|Mux19~2_combout\ & (\alu_main|Mux19~3_combout\ & ((\alu_main|Mux27~1_combout\)))) # (\alu_main|Mux19~2_combout\ & (!\alu_main|Mux19~3_combout\ & 
-- (\alu_main|ShiftLeft1~20_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~2_combout\,
	datab => \alu_main|ALT_INV_Mux19~3_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~20_combout\,
	datad => \alu_main|ALT_INV_Mux27~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~38_combout\,
	combout => \alu_main|Mux27~2_combout\);

-- Location: LABCELL_X61_Y17_N12
\alu_main|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~3_combout\ = ( \alu_main|Mux27~0_combout\ & ( \alu_main|Mux27~2_combout\ & ( (!\alu_main|Mux19~4_combout\) # ((!\alu_main|Mux30~0_combout\ & (\alu_main|ShiftRight0~41_combout\)) # (\alu_main|Mux30~0_combout\ & 
-- ((\alu_main|ShiftLeft0~22_combout\)))) ) ) ) # ( !\alu_main|Mux27~0_combout\ & ( \alu_main|Mux27~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (((!\alu_main|Mux19~4_combout\)) # (\alu_main|ShiftRight0~41_combout\))) # (\alu_main|Mux30~0_combout\ & 
-- (((\alu_main|Mux19~4_combout\ & \alu_main|ShiftLeft0~22_combout\)))) ) ) ) # ( \alu_main|Mux27~0_combout\ & ( !\alu_main|Mux27~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (\alu_main|ShiftRight0~41_combout\ & (\alu_main|Mux19~4_combout\))) # 
-- (\alu_main|Mux30~0_combout\ & (((!\alu_main|Mux19~4_combout\) # (\alu_main|ShiftLeft0~22_combout\)))) ) ) ) # ( !\alu_main|Mux27~0_combout\ & ( !\alu_main|Mux27~2_combout\ & ( (\alu_main|Mux19~4_combout\ & ((!\alu_main|Mux30~0_combout\ & 
-- (\alu_main|ShiftRight0~41_combout\)) # (\alu_main|Mux30~0_combout\ & ((\alu_main|ShiftLeft0~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux30~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight0~41_combout\,
	datac => \alu_main|ALT_INV_Mux19~4_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~22_combout\,
	datae => \alu_main|ALT_INV_Mux27~0_combout\,
	dataf => \alu_main|ALT_INV_Mux27~2_combout\,
	combout => \alu_main|Mux27~3_combout\);

-- Location: LABCELL_X61_Y17_N42
\alu_main|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux27~5_combout\ = ( \alu_main|Mux27~4_combout\ & ( \alu_main|Mux27~3_combout\ & ( (!\alu_main|Mux19~0_combout\) # ((!\alu_main|Mux19~1_combout\ & (!\forward|Mux36~0_combout\ & !\forward|Mux4~0_combout\)) # (\alu_main|Mux19~1_combout\ & 
-- (\forward|Mux36~0_combout\))) ) ) ) # ( !\alu_main|Mux27~4_combout\ & ( \alu_main|Mux27~3_combout\ & ( (!\alu_main|Mux19~0_combout\ & (\alu_main|Mux19~1_combout\)) # (\alu_main|Mux19~0_combout\ & ((!\alu_main|Mux19~1_combout\ & (!\forward|Mux36~0_combout\ 
-- & !\forward|Mux4~0_combout\)) # (\alu_main|Mux19~1_combout\ & (\forward|Mux36~0_combout\)))) ) ) ) # ( \alu_main|Mux27~4_combout\ & ( !\alu_main|Mux27~3_combout\ & ( (!\alu_main|Mux19~0_combout\ & (!\alu_main|Mux19~1_combout\)) # 
-- (\alu_main|Mux19~0_combout\ & ((!\alu_main|Mux19~1_combout\ & (!\forward|Mux36~0_combout\ & !\forward|Mux4~0_combout\)) # (\alu_main|Mux19~1_combout\ & (\forward|Mux36~0_combout\)))) ) ) ) # ( !\alu_main|Mux27~4_combout\ & ( !\alu_main|Mux27~3_combout\ & 
-- ( (\alu_main|Mux19~0_combout\ & ((!\alu_main|Mux19~1_combout\ & (!\forward|Mux36~0_combout\ & !\forward|Mux4~0_combout\)) # (\alu_main|Mux19~1_combout\ & (\forward|Mux36~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100000001110010011000100101100011001000111110101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~0_combout\,
	datab => \alu_main|ALT_INV_Mux19~1_combout\,
	datac => \forward|ALT_INV_Mux36~0_combout\,
	datad => \forward|ALT_INV_Mux4~0_combout\,
	datae => \alu_main|ALT_INV_Mux27~4_combout\,
	dataf => \alu_main|ALT_INV_Mux27~3_combout\,
	combout => \alu_main|Mux27~5_combout\);

-- Location: LABCELL_X61_Y17_N30
\alu_main|Result[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(27) = ( \alu_main|Mux27~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(27)) ) ) # ( !\alu_main|Mux27~5_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Result\(27),
	dataf => \alu_main|ALT_INV_Mux27~5_combout\,
	combout => \alu_main|Result\(27));

-- Location: FF_X60_Y17_N20
\salumainresult_EXMEM[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(27),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(27));

-- Location: LABCELL_X60_Y17_N18
\forward|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux36~0_combout\ = ( sreaddata2_IDEX(27) & ( ((!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(27))) # (\forward|Mux49~6_combout\ & ((\alu_main|Result\(27))))) # (\forward|Mux49~5_combout\) ) ) # ( !sreaddata2_IDEX(27) & ( 
-- (!\forward|Mux49~5_combout\ & ((!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(27))) # (\forward|Mux49~6_combout\ & ((\alu_main|Result\(27)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_salumainresult_EXMEM(27),
	datad => \alu_main|ALT_INV_Result\(27),
	dataf => ALT_INV_sreaddata2_IDEX(27),
	combout => \forward|Mux36~0_combout\);

-- Location: LABCELL_X60_Y17_N57
\alu_main|ShiftRight0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~20_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux34~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux35~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux36~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux37~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux35~0_combout\,
	datab => \forward|ALT_INV_Mux34~0_combout\,
	datac => \forward|ALT_INV_Mux36~0_combout\,
	datad => \forward|ALT_INV_Mux37~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftRight0~20_combout\);

-- Location: MLABCELL_X59_Y18_N51
\alu_main|ShiftRight0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~40_combout\ = ( \alu_main|ShiftRight0~20_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8)) # (\alu_main|ShiftRight0~21_combout\))) ) ) # ( !\alu_main|ShiftRight0~20_combout\ & ( (!sinstruction_IFID(9) & 
-- (\alu_main|ShiftRight0~21_combout\ & sinstruction_IFID(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftRight0~21_combout\,
	datad => ALT_INV_sinstruction_IFID(8),
	dataf => \alu_main|ALT_INV_ShiftRight0~20_combout\,
	combout => \alu_main|ShiftRight0~40_combout\);

-- Location: LABCELL_X64_Y17_N18
\alu_main|ShiftLeft1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~24_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux52~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux51~0_combout\ ) ) ) # ( \forward|Mux31~6_combout\ 
-- & ( !\forward|Mux30~0_combout\ & ( \forward|Mux50~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux49~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux50~0_combout\,
	datab => \forward|ALT_INV_Mux51~0_combout\,
	datac => \forward|ALT_INV_Mux52~0_combout\,
	datad => \forward|ALT_INV_Mux49~7_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~24_combout\);

-- Location: LABCELL_X64_Y17_N36
\alu_main|ShiftLeft1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~37_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux44~0_combout\ & ( (!\alu_main|ShiftRight1~39_combout\) # (\forward|Mux42~0_combout\) ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux44~0_combout\ & ( 
-- (!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux43~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux41~0_combout\))) ) ) ) # ( \forward|Mux31~6_combout\ & ( !\forward|Mux44~0_combout\ & ( (\alu_main|ShiftRight1~39_combout\ & 
-- \forward|Mux42~0_combout\) ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux44~0_combout\ & ( (!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux43~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux41~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datab => \forward|ALT_INV_Mux43~0_combout\,
	datac => \forward|ALT_INV_Mux41~0_combout\,
	datad => \forward|ALT_INV_Mux42~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux44~0_combout\,
	combout => \alu_main|ShiftLeft1~37_combout\);

-- Location: LABCELL_X61_Y17_N9
\alu_main|ShiftLeft1~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~55_combout\ = ( \alu_main|ShiftRight1~40_combout\ & ( \forward|Mux40~0_combout\ & ( (\forward|Mux31~6_combout\ & \forward|Mux38~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~40_combout\ & ( \forward|Mux40~0_combout\ & ( 
-- (!\forward|Mux31~5_combout\) # (((\forward|Mux31~6_combout\ & \forward|Mux38~0_combout\)) # (\forward|Mux31~4_combout\)) ) ) ) # ( \alu_main|ShiftRight1~40_combout\ & ( !\forward|Mux40~0_combout\ & ( (\forward|Mux31~6_combout\ & \forward|Mux38~0_combout\) 
-- ) ) ) # ( !\alu_main|ShiftRight1~40_combout\ & ( !\forward|Mux40~0_combout\ & ( (!\forward|Mux31~6_combout\ & ((!\forward|Mux31~5_combout\) # ((\forward|Mux31~4_combout\)))) # (\forward|Mux31~6_combout\ & (\forward|Mux31~5_combout\ & 
-- (\forward|Mux38~0_combout\ & !\forward|Mux31~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100110101010000001010000010111001101111111110000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => \forward|ALT_INV_Mux38~0_combout\,
	datad => \forward|ALT_INV_Mux31~4_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	dataf => \forward|ALT_INV_Mux40~0_combout\,
	combout => \alu_main|ShiftLeft1~55_combout\);

-- Location: LABCELL_X64_Y17_N0
\alu_main|ShiftLeft1~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~58_combout\ = ( !\forward|Mux31~6_combout\ & ( (!\alu_main|Result\(1) & (((!\alu_main|ShiftLeft1~55_combout\ & (\forward|Mux37~0_combout\)) # (\alu_main|ShiftLeft1~55_combout\ & ((\forward|Mux39~0_combout\)))))) # 
-- (\alu_main|Result\(1) & ((!\alu_main|ShiftRight1~40_combout\ & (((\forward|Mux39~0_combout\)))) # (\alu_main|ShiftRight1~40_combout\ & (\forward|Mux37~0_combout\)))) ) ) # ( \forward|Mux31~6_combout\ & ( (!\alu_main|Result\(1) & 
-- ((((\alu_main|ShiftLeft1~55_combout\))))) # (\alu_main|Result\(1) & ((!\alu_main|ShiftRight1~40_combout\ & (\forward|Mux40~0_combout\)) # (\alu_main|ShiftRight1~40_combout\ & (((\alu_main|ShiftLeft1~55_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101101001111000001000000010000000001111011111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(1),
	datab => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datac => \forward|ALT_INV_Mux40~0_combout\,
	datad => \forward|ALT_INV_Mux39~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~55_combout\,
	datag => \forward|ALT_INV_Mux37~0_combout\,
	combout => \alu_main|ShiftLeft1~58_combout\);

-- Location: LABCELL_X60_Y18_N48
\alu_main|ShiftLeft1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~30_combout\ = ( \forward|Mux31~6_combout\ & ( \alu_main|ShiftRight1~39_combout\ & ( \forward|Mux46~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \alu_main|ShiftRight1~39_combout\ & ( \forward|Mux45~0_combout\ ) ) ) # ( 
-- \forward|Mux31~6_combout\ & ( !\alu_main|ShiftRight1~39_combout\ & ( \forward|Mux48~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\alu_main|ShiftRight1~39_combout\ & ( \forward|Mux47~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux48~0_combout\,
	datab => \forward|ALT_INV_Mux46~0_combout\,
	datac => \forward|ALT_INV_Mux45~0_combout\,
	datad => \forward|ALT_INV_Mux47~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	combout => \alu_main|ShiftLeft1~30_combout\);

-- Location: LABCELL_X64_Y17_N54
\alu_main|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~1_combout\ = ( \alu_main|ShiftLeft1~58_combout\ & ( \alu_main|ShiftLeft1~30_combout\ & ( (!\forward|Mux29~0_combout\) # ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~37_combout\))) # (\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftLeft1~24_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~58_combout\ & ( \alu_main|ShiftLeft1~30_combout\ & ( (!\forward|Mux28~0_combout\ & (((\alu_main|ShiftLeft1~37_combout\ & \forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & 
-- (((!\forward|Mux29~0_combout\)) # (\alu_main|ShiftLeft1~24_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~58_combout\ & ( !\alu_main|ShiftLeft1~30_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # 
-- (\alu_main|ShiftLeft1~37_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~24_combout\ & ((\forward|Mux29~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~58_combout\ & ( !\alu_main|ShiftLeft1~30_combout\ & ( (\forward|Mux29~0_combout\ & 
-- ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~37_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~24_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~37_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~58_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~30_combout\,
	combout => \alu_main|Mux26~1_combout\);

-- Location: MLABCELL_X65_Y18_N18
\alu_main|ShiftRight1~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~51_combout\ = ( \forward|Mux32~0_combout\ & ( \forward|Mux31~6_combout\ & ( (!\forward|Mux31~4_combout\ & (((!salumainresult_EXMEM(1))) # (\forward|Mux31~5_combout\))) # (\forward|Mux31~4_combout\ & (((!sreaddata1_IDEX(1))))) ) ) ) # 
-- ( \forward|Mux32~0_combout\ & ( !\forward|Mux31~6_combout\ & ( (!\forward|Mux31~4_combout\ & (((!salumainresult_EXMEM(1))) # (\forward|Mux31~5_combout\))) # (\forward|Mux31~4_combout\ & (((!sreaddata1_IDEX(1))))) ) ) ) # ( !\forward|Mux32~0_combout\ & ( 
-- !\forward|Mux31~6_combout\ & ( (!\forward|Mux31~4_combout\ & (((!salumainresult_EXMEM(1))) # (\forward|Mux31~5_combout\))) # (\forward|Mux31~4_combout\ & (((!sreaddata1_IDEX(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111000100111101111100010000000000000000001111011111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~5_combout\,
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => ALT_INV_salumainresult_EXMEM(1),
	datad => ALT_INV_sreaddata1_IDEX(1),
	datae => \forward|ALT_INV_Mux32~0_combout\,
	dataf => \forward|ALT_INV_Mux31~6_combout\,
	combout => \alu_main|ShiftRight1~51_combout\);

-- Location: MLABCELL_X65_Y18_N42
\alu_main|ShiftRight1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~19_combout\ = ( \forward|Mux33~0_combout\ & ( \alu_main|ShiftRight1~51_combout\ & ( (!\forward|Mux31~5_combout\) # ((!\alu_main|Result\(1)) # (\forward|Mux31~4_combout\)) ) ) ) # ( !\forward|Mux33~0_combout\ & ( 
-- \alu_main|ShiftRight1~51_combout\ & ( (\forward|Mux31~6_combout\ & ((!\forward|Mux31~5_combout\) # ((!\alu_main|Result\(1)) # (\forward|Mux31~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000010111111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~5_combout\,
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \alu_main|ALT_INV_Result\(1),
	datae => \forward|ALT_INV_Mux33~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~51_combout\,
	combout => \alu_main|ShiftRight1~19_combout\);

-- Location: LABCELL_X60_Y17_N54
\alu_main|ShiftRight1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~18_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux34~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux35~0_combout\ ) ) ) # ( 
-- \forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux36~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux37~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux35~0_combout\,
	datab => \forward|ALT_INV_Mux34~0_combout\,
	datac => \forward|ALT_INV_Mux37~0_combout\,
	datad => \forward|ALT_INV_Mux36~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~18_combout\);

-- Location: MLABCELL_X65_Y18_N3
\alu_main|ShiftRight1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~37_combout\ = ( \alu_main|ShiftRight1~18_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # (\alu_main|ShiftRight1~19_combout\))) ) ) # ( !\alu_main|ShiftRight1~18_combout\ & ( (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~19_combout\ & !\forward|Mux28~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~19_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~18_combout\,
	combout => \alu_main|ShiftRight1~37_combout\);

-- Location: LABCELL_X64_Y17_N42
\alu_main|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~2_combout\ = ( \alu_main|Mux19~2_combout\ & ( (!\alu_main|Mux19~3_combout\ & ((\alu_main|ShiftLeft1~19_combout\))) # (\alu_main|Mux19~3_combout\ & (\alu_main|ShiftRight1~37_combout\)) ) ) # ( !\alu_main|Mux19~2_combout\ & ( 
-- (\alu_main|Mux26~1_combout\ & \alu_main|Mux19~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux26~1_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~37_combout\,
	datac => \alu_main|ALT_INV_Mux19~3_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~19_combout\,
	dataf => \alu_main|ALT_INV_Mux19~2_combout\,
	combout => \alu_main|Mux26~2_combout\);

-- Location: LABCELL_X64_Y17_N24
\alu_main|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~3_combout\ = ( \alu_main|ShiftRight0~40_combout\ & ( \alu_main|Mux26~2_combout\ & ( (!\alu_main|Mux30~0_combout\) # ((!\alu_main|Mux19~4_combout\ & (\alu_main|Mux26~0_combout\)) # (\alu_main|Mux19~4_combout\ & 
-- ((\alu_main|ShiftLeft0~20_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~40_combout\ & ( \alu_main|Mux26~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (((!\alu_main|Mux19~4_combout\)))) # (\alu_main|Mux30~0_combout\ & ((!\alu_main|Mux19~4_combout\ & 
-- (\alu_main|Mux26~0_combout\)) # (\alu_main|Mux19~4_combout\ & ((\alu_main|ShiftLeft0~20_combout\))))) ) ) ) # ( \alu_main|ShiftRight0~40_combout\ & ( !\alu_main|Mux26~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (((\alu_main|Mux19~4_combout\)))) # 
-- (\alu_main|Mux30~0_combout\ & ((!\alu_main|Mux19~4_combout\ & (\alu_main|Mux26~0_combout\)) # (\alu_main|Mux19~4_combout\ & ((\alu_main|ShiftLeft0~20_combout\))))) ) ) ) # ( !\alu_main|ShiftRight0~40_combout\ & ( !\alu_main|Mux26~2_combout\ & ( 
-- (\alu_main|Mux30~0_combout\ & ((!\alu_main|Mux19~4_combout\ & (\alu_main|Mux26~0_combout\)) # (\alu_main|Mux19~4_combout\ & ((\alu_main|ShiftLeft0~20_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux30~0_combout\,
	datab => \alu_main|ALT_INV_Mux26~0_combout\,
	datac => \alu_main|ALT_INV_Mux19~4_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~20_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~40_combout\,
	dataf => \alu_main|ALT_INV_Mux26~2_combout\,
	combout => \alu_main|Mux26~3_combout\);

-- Location: LABCELL_X64_Y15_N21
\alu_main|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux26~5_combout\ = ( \forward|Mux37~0_combout\ & ( \alu_main|Mux26~3_combout\ & ( ((!\alu_main|Mux19~0_combout\ & \alu_main|Mux26~4_combout\)) # (\alu_main|Mux19~1_combout\) ) ) ) # ( !\forward|Mux37~0_combout\ & ( \alu_main|Mux26~3_combout\ & ( 
-- (!\alu_main|Mux19~0_combout\ & (((\alu_main|Mux19~1_combout\)) # (\alu_main|Mux26~4_combout\))) # (\alu_main|Mux19~0_combout\ & (((!\forward|Mux5~0_combout\ & !\alu_main|Mux19~1_combout\)))) ) ) ) # ( \forward|Mux37~0_combout\ & ( 
-- !\alu_main|Mux26~3_combout\ & ( (!\alu_main|Mux19~0_combout\ & (\alu_main|Mux26~4_combout\ & !\alu_main|Mux19~1_combout\)) # (\alu_main|Mux19~0_combout\ & ((\alu_main|Mux19~1_combout\))) ) ) ) # ( !\forward|Mux37~0_combout\ & ( !\alu_main|Mux26~3_combout\ 
-- & ( (!\alu_main|Mux19~1_combout\ & ((!\alu_main|Mux19~0_combout\ & (\alu_main|Mux26~4_combout\)) # (\alu_main|Mux19~0_combout\ & ((!\forward|Mux5~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001000000000001000100101010101110010101010100010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~0_combout\,
	datab => \alu_main|ALT_INV_Mux26~4_combout\,
	datac => \forward|ALT_INV_Mux5~0_combout\,
	datad => \alu_main|ALT_INV_Mux19~1_combout\,
	datae => \forward|ALT_INV_Mux37~0_combout\,
	dataf => \alu_main|ALT_INV_Mux26~3_combout\,
	combout => \alu_main|Mux26~5_combout\);

-- Location: LABCELL_X61_Y16_N48
\alu_main|Result[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(26) = ( \alu_main|Result\(26) & ( (\alu_main|Mux26~5_combout\) # (\alu_main|Mux32~0_combout\) ) ) # ( !\alu_main|Result\(26) & ( (!\alu_main|Mux32~0_combout\ & \alu_main|Mux26~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Mux26~5_combout\,
	dataf => \alu_main|ALT_INV_Result\(26),
	combout => \alu_main|Result\(26));

-- Location: LABCELL_X55_Y16_N6
\mux_jal|output[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[26]~26_combout\ = ( spc_MEMWB(26) & ( \alu_main|Result\(26) ) ) # ( !spc_MEMWB(26) & ( \alu_main|Result\(26) & ( !\sjal_MEMWB~q\ ) ) ) # ( spc_MEMWB(26) & ( !\alu_main|Result\(26) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_spc_MEMWB(26),
	dataf => \alu_main|ALT_INV_Result\(26),
	combout => \mux_jal|output[26]~26_combout\);

-- Location: FF_X48_Y13_N7
\reg_file|registers[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[26]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][26]~q\);

-- Location: MLABCELL_X52_Y13_N30
\reg_file|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux37~1_combout\ = ( \reg_file|registers[25][26]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18)) # (\reg_file|registers[29][26]~q\) ) ) ) # ( !\reg_file|registers[25][26]~q\ & ( sinstruction_IFID(19) & ( (sinstruction_IFID(18) & 
-- \reg_file|registers[29][26]~q\) ) ) ) # ( \reg_file|registers[25][26]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[17][26]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][26]~q\))) ) ) ) # ( 
-- !\reg_file|registers[25][26]~q\ & ( !sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[17][26]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[29][26]~q\,
	datac => \reg_file|ALT_INV_registers[17][26]~q\,
	datad => \reg_file|ALT_INV_registers[21][26]~q\,
	datae => \reg_file|ALT_INV_registers[25][26]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \reg_file|Mux37~1_combout\);

-- Location: MLABCELL_X52_Y15_N27
\reg_file|Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux37~3_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[19][26]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][26]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][26]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \reg_file|registers[19][26]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[23][26]~q\) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[19][26]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][26]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[31][26]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[19][26]~q\ & ( (\reg_file|registers[23][26]~q\ & sinstruction_IFID(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][26]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[27][26]~q\,
	datad => \reg_file|ALT_INV_registers[31][26]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[19][26]~q\,
	combout => \reg_file|Mux37~3_combout\);

-- Location: LABCELL_X48_Y12_N9
\reg_file|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux37~0_combout\ = ( \reg_file|registers[24][26]~q\ & ( \reg_file|registers[16][26]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|registers[20][26]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][26]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[24][26]~q\ & ( \reg_file|registers[16][26]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[20][26]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[28][26]~q\))))) ) ) ) # ( \reg_file|registers[24][26]~q\ & ( !\reg_file|registers[16][26]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[20][26]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][26]~q\))))) ) ) ) # ( !\reg_file|registers[24][26]~q\ & ( !\reg_file|registers[16][26]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[20][26]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][26]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[20][26]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[28][26]~q\,
	datae => \reg_file|ALT_INV_registers[24][26]~q\,
	dataf => \reg_file|ALT_INV_registers[16][26]~q\,
	combout => \reg_file|Mux37~0_combout\);

-- Location: LABCELL_X50_Y20_N48
\reg_file|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux37~2_combout\ = ( \reg_file|registers[30][26]~q\ & ( \reg_file|registers[26][26]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[18][26]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[22][26]~q\))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[30][26]~q\ & ( \reg_file|registers[26][26]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[18][26]~q\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\reg_file|registers[22][26]~q\))) 
-- ) ) ) # ( \reg_file|registers[30][26]~q\ & ( !\reg_file|registers[26][26]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|registers[18][26]~q\)))) # (sinstruction_IFID(18) & (((\reg_file|registers[22][26]~q\)) # 
-- (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|registers[30][26]~q\ & ( !\reg_file|registers[26][26]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[18][26]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[22][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[22][26]~q\,
	datad => \reg_file|ALT_INV_registers[18][26]~q\,
	datae => \reg_file|ALT_INV_registers[30][26]~q\,
	dataf => \reg_file|ALT_INV_registers[26][26]~q\,
	combout => \reg_file|Mux37~2_combout\);

-- Location: LABCELL_X55_Y17_N36
\reg_file|Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux37~4_combout\ = ( \reg_file|Mux37~0_combout\ & ( \reg_file|Mux37~2_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|Mux37~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux37~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux37~0_combout\ & ( \reg_file|Mux37~2_combout\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux37~1_combout\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|Mux37~3_combout\))))) ) ) ) # ( \reg_file|Mux37~0_combout\ & ( !\reg_file|Mux37~2_combout\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux37~1_combout\)) # 
-- (sinstruction_IFID(17) & ((\reg_file|Mux37~3_combout\))))) ) ) ) # ( !\reg_file|Mux37~0_combout\ & ( !\reg_file|Mux37~2_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux37~1_combout\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|Mux37~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_Mux37~1_combout\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_Mux37~3_combout\,
	datae => \reg_file|ALT_INV_Mux37~0_combout\,
	dataf => \reg_file|ALT_INV_Mux37~2_combout\,
	combout => \reg_file|Mux37~4_combout\);

-- Location: LABCELL_X50_Y16_N15
\reg_file|Mux37~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux37~5_combout\ = ( \reg_file|registers[11][26]~q\ & ( \reg_file|registers[8][26]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|registers[9][26]~q\)))) # (sinstruction_IFID(17) & (((\reg_file|registers[10][26]~q\)) # 
-- (sinstruction_IFID(16)))) ) ) ) # ( !\reg_file|registers[11][26]~q\ & ( \reg_file|registers[8][26]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|registers[9][26]~q\)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & 
-- ((\reg_file|registers[10][26]~q\)))) ) ) ) # ( \reg_file|registers[11][26]~q\ & ( !\reg_file|registers[8][26]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & (\reg_file|registers[9][26]~q\))) # (sinstruction_IFID(17) & 
-- (((\reg_file|registers[10][26]~q\)) # (sinstruction_IFID(16)))) ) ) ) # ( !\reg_file|registers[11][26]~q\ & ( !\reg_file|registers[8][26]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & (\reg_file|registers[9][26]~q\))) # (sinstruction_IFID(17) 
-- & (!sinstruction_IFID(16) & ((\reg_file|registers[10][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[9][26]~q\,
	datad => \reg_file|ALT_INV_registers[10][26]~q\,
	datae => \reg_file|ALT_INV_registers[11][26]~q\,
	dataf => \reg_file|ALT_INV_registers[8][26]~q\,
	combout => \reg_file|Mux37~5_combout\);

-- Location: LABCELL_X48_Y15_N21
\reg_file|Mux37~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux37~7_combout\ = ( \reg_file|registers[14][26]~q\ & ( \reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][26]~q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[15][26]~q\))) ) ) ) # ( !\reg_file|registers[14][26]~q\ & ( \reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[12][26]~q\)))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))) # (\reg_file|registers[15][26]~q\))) ) ) ) # ( \reg_file|registers[14][26]~q\ & ( !\reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][26]~q\) # (sinstruction_IFID(17))))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[15][26]~q\ & (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|registers[14][26]~q\ & ( !\reg_file|registers[13][26]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[12][26]~q\)))) 
-- # (sinstruction_IFID(16) & (\reg_file|registers[15][26]~q\ & (sinstruction_IFID(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][26]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[12][26]~q\,
	datae => \reg_file|ALT_INV_registers[14][26]~q\,
	dataf => \reg_file|ALT_INV_registers[13][26]~q\,
	combout => \reg_file|Mux37~7_combout\);

-- Location: LABCELL_X50_Y15_N9
\reg_file|Mux37~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux37~8_combout\ = ( \reg_file|registers[7][26]~q\ & ( sinstruction_IFID(16) & ( (sinstruction_IFID(17)) # (\reg_file|registers[5][26]~q\) ) ) ) # ( !\reg_file|registers[7][26]~q\ & ( sinstruction_IFID(16) & ( (\reg_file|registers[5][26]~q\ & 
-- !sinstruction_IFID(17)) ) ) ) # ( \reg_file|registers[7][26]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[4][26]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][26]~q\)) ) ) ) # ( 
-- !\reg_file|registers[7][26]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[4][26]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][26]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][26]~q\,
	datab => \reg_file|ALT_INV_registers[6][26]~q\,
	datac => \reg_file|ALT_INV_registers[4][26]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[7][26]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \reg_file|Mux37~8_combout\);

-- Location: LABCELL_X43_Y17_N27
\reg_file|Mux37~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux37~6_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[2][26]~q\ & ( (!sinstruction_IFID(16)) # (\reg_file|registers[3][26]~q\) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[2][26]~q\ & ( (!sinstruction_IFID(16) & 
-- (\reg_file|registers[0][26]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][26]~q\))) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[2][26]~q\ & ( (\reg_file|registers[3][26]~q\ & sinstruction_IFID(16)) ) ) ) # ( !sinstruction_IFID(17) 
-- & ( !\reg_file|registers[2][26]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[0][26]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[1][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][26]~q\,
	datab => \reg_file|ALT_INV_registers[0][26]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[1][26]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[2][26]~q\,
	combout => \reg_file|Mux37~6_combout\);

-- Location: LABCELL_X51_Y17_N33
\reg_file|Mux37~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux37~9_combout\ = ( \reg_file|Mux37~8_combout\ & ( \reg_file|Mux37~6_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|Mux37~5_combout\)) # (sinstruction_IFID(18) & ((\reg_file|Mux37~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux37~8_combout\ & ( \reg_file|Mux37~6_combout\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|Mux37~5_combout\))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19) & \reg_file|Mux37~7_combout\)))) ) ) ) # ( 
-- \reg_file|Mux37~8_combout\ & ( !\reg_file|Mux37~6_combout\ & ( (!sinstruction_IFID(18) & (\reg_file|Mux37~5_combout\ & (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|Mux37~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux37~8_combout\ & ( !\reg_file|Mux37~6_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|Mux37~5_combout\)) # (sinstruction_IFID(18) & ((\reg_file|Mux37~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_Mux37~5_combout\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_Mux37~7_combout\,
	datae => \reg_file|ALT_INV_Mux37~8_combout\,
	dataf => \reg_file|ALT_INV_Mux37~6_combout\,
	combout => \reg_file|Mux37~9_combout\);

-- Location: LABCELL_X55_Y17_N3
\reg_file|Mux37~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux37~10_combout\ = ( \reg_file|Mux37~4_combout\ & ( \reg_file|Mux37~9_combout\ ) ) # ( !\reg_file|Mux37~4_combout\ & ( \reg_file|Mux37~9_combout\ & ( !sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux37~4_combout\ & ( !\reg_file|Mux37~9_combout\ & 
-- ( sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux37~4_combout\,
	dataf => \reg_file|ALT_INV_Mux37~9_combout\,
	combout => \reg_file|Mux37~10_combout\);

-- Location: FF_X55_Y17_N26
\sreaddata2_IDEX[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux37~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(26));

-- Location: LABCELL_X60_Y17_N21
\forward|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux37~0_combout\ = ( salumainresult_EXMEM(26) & ( (!\forward|Mux49~5_combout\ & ((!\forward|Mux49~6_combout\) # ((\alu_main|Result\(26))))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(26))))) ) ) # ( !salumainresult_EXMEM(26) & ( 
-- (!\forward|Mux49~5_combout\ & (\forward|Mux49~6_combout\ & ((\alu_main|Result\(26))))) # (\forward|Mux49~5_combout\ & (((sreaddata2_IDEX(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(26),
	datad => \alu_main|ALT_INV_Result\(26),
	dataf => ALT_INV_salumainresult_EXMEM(26),
	combout => \forward|Mux37~0_combout\);

-- Location: LABCELL_X60_Y17_N3
\alu_main|ShiftRight0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~12_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux35~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux36~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux37~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux38~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux37~0_combout\,
	datab => \forward|ALT_INV_Mux38~0_combout\,
	datac => \forward|ALT_INV_Mux36~0_combout\,
	datad => \forward|ALT_INV_Mux35~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftRight0~12_combout\);

-- Location: MLABCELL_X65_Y14_N12
\alu_main|ShiftRight0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~39_combout\ = ( \alu_main|ShiftRight0~12_combout\ & ( \alu_main|ShiftRight0~13_combout\ & ( !sinstruction_IFID(9) ) ) ) # ( !\alu_main|ShiftRight0~12_combout\ & ( \alu_main|ShiftRight0~13_combout\ & ( (!sinstruction_IFID(9) & 
-- sinstruction_IFID(8)) ) ) ) # ( \alu_main|ShiftRight0~12_combout\ & ( !\alu_main|ShiftRight0~13_combout\ & ( (!sinstruction_IFID(9) & !sinstruction_IFID(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(9),
	datad => ALT_INV_sinstruction_IFID(8),
	datae => \alu_main|ALT_INV_ShiftRight0~12_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~13_combout\,
	combout => \alu_main|ShiftRight0~39_combout\);

-- Location: LABCELL_X67_Y17_N30
\alu_main|ShiftLeft0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~18_combout\ = ( sinstruction_IFID(9) & ( \alu_main|ShiftLeft0~17_combout\ & ( (!sinstruction_IFID(8) & \alu_main|ShiftLeft0~5_combout\) ) ) ) # ( !sinstruction_IFID(9) & ( \alu_main|ShiftLeft0~17_combout\ & ( (!sinstruction_IFID(8)) # 
-- (\alu_main|ShiftLeft0~9_combout\) ) ) ) # ( sinstruction_IFID(9) & ( !\alu_main|ShiftLeft0~17_combout\ & ( (!sinstruction_IFID(8) & \alu_main|ShiftLeft0~5_combout\) ) ) ) # ( !sinstruction_IFID(9) & ( !\alu_main|ShiftLeft0~17_combout\ & ( 
-- (sinstruction_IFID(8) & \alu_main|ShiftLeft0~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000001010101010101111101011110000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datac => \alu_main|ALT_INV_ShiftLeft0~9_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~5_combout\,
	datae => ALT_INV_sinstruction_IFID(9),
	dataf => \alu_main|ALT_INV_ShiftLeft0~17_combout\,
	combout => \alu_main|ShiftLeft0~18_combout\);

-- Location: MLABCELL_X65_Y17_N21
\alu_main|ShiftLeft0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~40_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux41~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux40~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux39~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux38~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux40~0_combout\,
	datab => \forward|ALT_INV_Mux39~0_combout\,
	datac => \forward|ALT_INV_Mux41~0_combout\,
	datad => \forward|ALT_INV_Mux38~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftLeft0~40_combout\);

-- Location: LABCELL_X64_Y19_N54
\alu_main|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~0_combout\ = ( \alu_main|ShiftLeft0~40_combout\ & ( \alu_main|ShiftLeft0~25_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9)) # ((\alu_main|ShiftLeft0~32_combout\)))) # (sinstruction_IFID(8) & 
-- (((\alu_main|ShiftLeft0~36_combout\)) # (sinstruction_IFID(9)))) ) ) ) # ( !\alu_main|ShiftLeft0~40_combout\ & ( \alu_main|ShiftLeft0~25_combout\ & ( (!sinstruction_IFID(8) & (sinstruction_IFID(9) & (\alu_main|ShiftLeft0~32_combout\))) # 
-- (sinstruction_IFID(8) & (((\alu_main|ShiftLeft0~36_combout\)) # (sinstruction_IFID(9)))) ) ) ) # ( \alu_main|ShiftLeft0~40_combout\ & ( !\alu_main|ShiftLeft0~25_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9)) # 
-- ((\alu_main|ShiftLeft0~32_combout\)))) # (sinstruction_IFID(8) & (!sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~36_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~40_combout\ & ( !\alu_main|ShiftLeft0~25_combout\ & ( (!sinstruction_IFID(8) & 
-- (sinstruction_IFID(9) & (\alu_main|ShiftLeft0~32_combout\))) # (sinstruction_IFID(8) & (!sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~36_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datab => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftLeft0~32_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~36_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~40_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~25_combout\,
	combout => \alu_main|Mux25~0_combout\);

-- Location: LABCELL_X62_Y16_N54
\alu_main|ShiftLeft1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~16_combout\ = ( \forward|Mux30~0_combout\ & ( \forward|Mux31~6_combout\ & ( \forward|Mux57~0_combout\ ) ) ) # ( !\forward|Mux30~0_combout\ & ( \forward|Mux31~6_combout\ & ( \forward|Mux55~0_combout\ ) ) ) # ( \forward|Mux30~0_combout\ 
-- & ( !\forward|Mux31~6_combout\ & ( \forward|Mux56~0_combout\ ) ) ) # ( !\forward|Mux30~0_combout\ & ( !\forward|Mux31~6_combout\ & ( \forward|Mux54~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux54~0_combout\,
	datab => \forward|ALT_INV_Mux57~0_combout\,
	datac => \forward|ALT_INV_Mux56~0_combout\,
	datad => \forward|ALT_INV_Mux55~0_combout\,
	datae => \forward|ALT_INV_Mux30~0_combout\,
	dataf => \forward|ALT_INV_Mux31~6_combout\,
	combout => \alu_main|ShiftLeft1~16_combout\);

-- Location: MLABCELL_X65_Y18_N0
\alu_main|ShiftLeft1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~17_combout\ = ( \alu_main|ShiftLeft1~10_combout\ & ( (!\forward|Mux29~0_combout\ & (((\alu_main|ShiftLeft1~16_combout\)) # (\forward|Mux28~0_combout\))) # (\forward|Mux29~0_combout\ & (!\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftLeft1~14_combout\))) ) ) # ( !\alu_main|ShiftLeft1~10_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~16_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~14_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~16_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~10_combout\,
	combout => \alu_main|ShiftLeft1~17_combout\);

-- Location: LABCELL_X60_Y18_N6
\alu_main|ShiftLeft1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~29_combout\ = ( \forward|Mux31~6_combout\ & ( \alu_main|ShiftRight1~39_combout\ & ( \forward|Mux47~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \alu_main|ShiftRight1~39_combout\ & ( \forward|Mux46~0_combout\ ) ) ) # ( 
-- \forward|Mux31~6_combout\ & ( !\alu_main|ShiftRight1~39_combout\ & ( \forward|Mux49~7_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\alu_main|ShiftRight1~39_combout\ & ( \forward|Mux48~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux48~0_combout\,
	datab => \forward|ALT_INV_Mux46~0_combout\,
	datac => \forward|ALT_INV_Mux47~0_combout\,
	datad => \forward|ALT_INV_Mux49~7_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	combout => \alu_main|ShiftLeft1~29_combout\);

-- Location: LABCELL_X60_Y17_N33
\alu_main|ShiftLeft1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~22_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux52~0_combout\ & ( (!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux53~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux51~0_combout\))) ) ) ) # ( 
-- !\forward|Mux31~6_combout\ & ( \forward|Mux52~0_combout\ & ( (!\alu_main|ShiftRight1~39_combout\) # (\forward|Mux50~0_combout\) ) ) ) # ( \forward|Mux31~6_combout\ & ( !\forward|Mux52~0_combout\ & ( (!\alu_main|ShiftRight1~39_combout\ & 
-- (\forward|Mux53~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux51~0_combout\))) ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux52~0_combout\ & ( (\alu_main|ShiftRight1~39_combout\ & \forward|Mux50~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux53~0_combout\,
	datab => \forward|ALT_INV_Mux51~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datad => \forward|ALT_INV_Mux50~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux52~0_combout\,
	combout => \alu_main|ShiftLeft1~22_combout\);

-- Location: LABCELL_X66_Y17_N54
\alu_main|ShiftLeft1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~35_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux45~0_combout\ & ( (!\alu_main|ShiftRight1~39_combout\) # (\forward|Mux43~0_combout\) ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux45~0_combout\ & ( 
-- (!\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux44~0_combout\))) # (\alu_main|ShiftRight1~39_combout\ & (\forward|Mux42~0_combout\)) ) ) ) # ( \forward|Mux31~6_combout\ & ( !\forward|Mux45~0_combout\ & ( (\forward|Mux43~0_combout\ & 
-- \alu_main|ShiftRight1~39_combout\) ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux45~0_combout\ & ( (!\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux44~0_combout\))) # (\alu_main|ShiftRight1~39_combout\ & (\forward|Mux42~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux43~0_combout\,
	datab => \forward|ALT_INV_Mux42~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datad => \forward|ALT_INV_Mux44~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux45~0_combout\,
	combout => \alu_main|ShiftLeft1~35_combout\);

-- Location: MLABCELL_X65_Y17_N18
\alu_main|ShiftLeft1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~41_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux41~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux40~0_combout\ ) ) ) # ( \forward|Mux31~6_combout\ 
-- & ( !\forward|Mux30~0_combout\ & ( \forward|Mux39~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux38~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux40~0_combout\,
	datab => \forward|ALT_INV_Mux39~0_combout\,
	datac => \forward|ALT_INV_Mux38~0_combout\,
	datad => \forward|ALT_INV_Mux41~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~41_combout\);

-- Location: MLABCELL_X65_Y17_N0
\alu_main|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~1_combout\ = ( \alu_main|ShiftLeft1~35_combout\ & ( \alu_main|ShiftLeft1~41_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~29_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~22_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~35_combout\ & ( \alu_main|ShiftLeft1~41_combout\ & ( (!\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\)) # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~29_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~22_combout\))))) ) ) ) # ( \alu_main|ShiftLeft1~35_combout\ & ( !\alu_main|ShiftLeft1~41_combout\ & ( (!\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\)) # 
-- (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~29_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~22_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft1~35_combout\ & ( !\alu_main|ShiftLeft1~41_combout\ & ( 
-- (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~29_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~29_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~22_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~35_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~41_combout\,
	combout => \alu_main|Mux25~1_combout\);

-- Location: LABCELL_X60_Y17_N0
\alu_main|ShiftRight1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~10_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux35~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux36~0_combout\ ) ) ) # ( 
-- \forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux37~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux38~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux37~0_combout\,
	datab => \forward|ALT_INV_Mux38~0_combout\,
	datac => \forward|ALT_INV_Mux35~0_combout\,
	datad => \forward|ALT_INV_Mux36~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~10_combout\);

-- Location: MLABCELL_X59_Y17_N6
\alu_main|ShiftRight1~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~36_combout\ = ( \alu_main|ShiftRight1~10_combout\ & ( \alu_main|ShiftRight1~11_combout\ & ( !\forward|Mux28~0_combout\ ) ) ) # ( !\alu_main|ShiftRight1~10_combout\ & ( \alu_main|ShiftRight1~11_combout\ & ( (\forward|Mux29~0_combout\ 
-- & !\forward|Mux28~0_combout\) ) ) ) # ( \alu_main|ShiftRight1~10_combout\ & ( !\alu_main|ShiftRight1~11_combout\ & ( (!\forward|Mux29~0_combout\ & !\forward|Mux28~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000001010000010100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~11_combout\,
	combout => \alu_main|ShiftRight1~36_combout\);

-- Location: LABCELL_X64_Y15_N45
\alu_main|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~2_combout\ = ( \alu_main|ShiftRight1~36_combout\ & ( \alu_main|Mux19~2_combout\ & ( (\alu_main|ShiftLeft1~17_combout\) # (\alu_main|Mux19~3_combout\) ) ) ) # ( !\alu_main|ShiftRight1~36_combout\ & ( \alu_main|Mux19~2_combout\ & ( 
-- (!\alu_main|Mux19~3_combout\ & \alu_main|ShiftLeft1~17_combout\) ) ) ) # ( \alu_main|ShiftRight1~36_combout\ & ( !\alu_main|Mux19~2_combout\ & ( (\alu_main|Mux19~3_combout\ & \alu_main|Mux25~1_combout\) ) ) ) # ( !\alu_main|ShiftRight1~36_combout\ & ( 
-- !\alu_main|Mux19~2_combout\ & ( (\alu_main|Mux19~3_combout\ & \alu_main|Mux25~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~3_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~17_combout\,
	datad => \alu_main|ALT_INV_Mux25~1_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~36_combout\,
	dataf => \alu_main|ALT_INV_Mux19~2_combout\,
	combout => \alu_main|Mux25~2_combout\);

-- Location: LABCELL_X64_Y15_N30
\alu_main|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~3_combout\ = ( \alu_main|Mux25~0_combout\ & ( \alu_main|Mux25~2_combout\ & ( (!\alu_main|Mux19~4_combout\) # ((!\alu_main|Mux30~0_combout\ & (\alu_main|ShiftRight0~39_combout\)) # (\alu_main|Mux30~0_combout\ & 
-- ((\alu_main|ShiftLeft0~18_combout\)))) ) ) ) # ( !\alu_main|Mux25~0_combout\ & ( \alu_main|Mux25~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (((!\alu_main|Mux19~4_combout\)) # (\alu_main|ShiftRight0~39_combout\))) # (\alu_main|Mux30~0_combout\ & 
-- (((\alu_main|ShiftLeft0~18_combout\ & \alu_main|Mux19~4_combout\)))) ) ) ) # ( \alu_main|Mux25~0_combout\ & ( !\alu_main|Mux25~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (\alu_main|ShiftRight0~39_combout\ & ((\alu_main|Mux19~4_combout\)))) # 
-- (\alu_main|Mux30~0_combout\ & (((!\alu_main|Mux19~4_combout\) # (\alu_main|ShiftLeft0~18_combout\)))) ) ) ) # ( !\alu_main|Mux25~0_combout\ & ( !\alu_main|Mux25~2_combout\ & ( (\alu_main|Mux19~4_combout\ & ((!\alu_main|Mux30~0_combout\ & 
-- (\alu_main|ShiftRight0~39_combout\)) # (\alu_main|Mux30~0_combout\ & ((\alu_main|ShiftLeft0~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux30~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight0~39_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~18_combout\,
	datad => \alu_main|ALT_INV_Mux19~4_combout\,
	datae => \alu_main|ALT_INV_Mux25~0_combout\,
	dataf => \alu_main|ALT_INV_Mux25~2_combout\,
	combout => \alu_main|Mux25~3_combout\);

-- Location: LABCELL_X64_Y15_N36
\alu_main|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux25~5_combout\ = ( \forward|Mux38~0_combout\ & ( \alu_main|Mux25~3_combout\ & ( ((\alu_main|Mux25~4_combout\ & !\alu_main|Mux19~0_combout\)) # (\alu_main|Mux19~1_combout\) ) ) ) # ( !\forward|Mux38~0_combout\ & ( \alu_main|Mux25~3_combout\ & ( 
-- (!\alu_main|Mux19~1_combout\ & ((!\alu_main|Mux19~0_combout\ & (\alu_main|Mux25~4_combout\)) # (\alu_main|Mux19~0_combout\ & ((!\forward|Mux6~0_combout\))))) # (\alu_main|Mux19~1_combout\ & (((!\alu_main|Mux19~0_combout\)))) ) ) ) # ( 
-- \forward|Mux38~0_combout\ & ( !\alu_main|Mux25~3_combout\ & ( (!\alu_main|Mux19~1_combout\ & (\alu_main|Mux25~4_combout\ & !\alu_main|Mux19~0_combout\)) # (\alu_main|Mux19~1_combout\ & ((\alu_main|Mux19~0_combout\))) ) ) ) # ( !\forward|Mux38~0_combout\ & 
-- ( !\alu_main|Mux25~3_combout\ & ( (!\alu_main|Mux19~1_combout\ & ((!\alu_main|Mux19~0_combout\ & (\alu_main|Mux25~4_combout\)) # (\alu_main|Mux19~0_combout\ & ((!\forward|Mux6~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001000000010000110100001101111100011100000111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux25~4_combout\,
	datab => \alu_main|ALT_INV_Mux19~1_combout\,
	datac => \alu_main|ALT_INV_Mux19~0_combout\,
	datad => \forward|ALT_INV_Mux6~0_combout\,
	datae => \forward|ALT_INV_Mux38~0_combout\,
	dataf => \alu_main|ALT_INV_Mux25~3_combout\,
	combout => \alu_main|Mux25~5_combout\);

-- Location: LABCELL_X61_Y16_N39
\alu_main|Result[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(25) = (!\alu_main|Mux32~0_combout\ & ((\alu_main|Mux25~5_combout\))) # (\alu_main|Mux32~0_combout\ & (\alu_main|Result\(25)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Result\(25),
	datac => \alu_main|ALT_INV_Mux25~5_combout\,
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(25));

-- Location: FF_X60_Y17_N32
\salumainresult_EXMEM[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(25),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(25));

-- Location: LABCELL_X60_Y17_N15
\forward|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux38~0_combout\ = ( sreaddata2_IDEX(25) & ( ((!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(25))) # (\forward|Mux49~6_combout\ & ((\alu_main|Result\(25))))) # (\forward|Mux49~5_combout\) ) ) # ( !sreaddata2_IDEX(25) & ( 
-- (!\forward|Mux49~5_combout\ & ((!\forward|Mux49~6_combout\ & (salumainresult_EXMEM(25))) # (\forward|Mux49~6_combout\ & ((\alu_main|Result\(25)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_salumainresult_EXMEM(25),
	datad => \alu_main|ALT_INV_Result\(25),
	dataf => ALT_INV_sreaddata2_IDEX(25),
	combout => \forward|Mux38~0_combout\);

-- Location: MLABCELL_X65_Y17_N15
\alu_main|ShiftRight0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~19_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux38~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux39~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux40~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux41~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux38~0_combout\,
	datab => \forward|ALT_INV_Mux41~0_combout\,
	datac => \forward|ALT_INV_Mux39~0_combout\,
	datad => \forward|ALT_INV_Mux40~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftRight0~19_combout\);

-- Location: MLABCELL_X59_Y18_N42
\alu_main|ShiftRight0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~36_combout\ = ( \alu_main|ShiftRight0~20_combout\ & ( (!sinstruction_IFID(9) & (((sinstruction_IFID(8)) # (\alu_main|ShiftRight0~19_combout\)))) # (sinstruction_IFID(9) & (\alu_main|ShiftRight0~21_combout\ & 
-- ((!sinstruction_IFID(8))))) ) ) # ( !\alu_main|ShiftRight0~20_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & ((\alu_main|ShiftRight0~19_combout\))) # (sinstruction_IFID(9) & (\alu_main|ShiftRight0~21_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011101010100001101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => \alu_main|ALT_INV_ShiftRight0~21_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~19_combout\,
	datad => ALT_INV_sinstruction_IFID(8),
	dataf => \alu_main|ALT_INV_ShiftRight0~20_combout\,
	combout => \alu_main|ShiftRight0~36_combout\);

-- Location: LABCELL_X66_Y14_N57
\alu_main|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~0_combout\ = ( \alu_main|ShiftLeft0~37_combout\ & ( \alu_main|ShiftLeft0~33_combout\ & ( (!sinstruction_IFID(9)) # ((!sinstruction_IFID(8) & ((\alu_main|ShiftLeft0~27_combout\))) # (sinstruction_IFID(8) & 
-- (\alu_main|ShiftLeft0~19_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~37_combout\ & ( \alu_main|ShiftLeft0~33_combout\ & ( (!sinstruction_IFID(9) & (((sinstruction_IFID(8))))) # (sinstruction_IFID(9) & ((!sinstruction_IFID(8) & 
-- ((\alu_main|ShiftLeft0~27_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftLeft0~19_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~37_combout\ & ( !\alu_main|ShiftLeft0~33_combout\ & ( (!sinstruction_IFID(9) & (((!sinstruction_IFID(8))))) # 
-- (sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftLeft0~27_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftLeft0~19_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~37_combout\ & ( !\alu_main|ShiftLeft0~33_combout\ & ( 
-- (sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftLeft0~27_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftLeft0~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => \alu_main|ALT_INV_ShiftLeft0~19_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~27_combout\,
	datad => ALT_INV_sinstruction_IFID(8),
	datae => \alu_main|ALT_INV_ShiftLeft0~37_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~33_combout\,
	combout => \alu_main|Mux22~0_combout\);

-- Location: LABCELL_X64_Y17_N30
\alu_main|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~1_combout\ = ( \forward|Mux28~0_combout\ & ( \alu_main|ShiftLeft1~24_combout\ & ( (!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~18_combout\) ) ) ) # ( !\forward|Mux28~0_combout\ & ( \alu_main|ShiftLeft1~24_combout\ & ( 
-- (!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~37_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~30_combout\))) ) ) ) # ( \forward|Mux28~0_combout\ & ( !\alu_main|ShiftLeft1~24_combout\ & ( (\alu_main|ShiftLeft1~18_combout\ & 
-- \forward|Mux29~0_combout\) ) ) ) # ( !\forward|Mux28~0_combout\ & ( !\alu_main|ShiftLeft1~24_combout\ & ( (!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~37_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~18_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~37_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~30_combout\,
	datae => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~24_combout\,
	combout => \alu_main|Mux22~1_combout\);

-- Location: MLABCELL_X65_Y17_N12
\alu_main|ShiftRight1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~17_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux38~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux39~0_combout\ ) ) ) # ( 
-- \forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux40~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux41~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux38~0_combout\,
	datab => \forward|ALT_INV_Mux41~0_combout\,
	datac => \forward|ALT_INV_Mux40~0_combout\,
	datad => \forward|ALT_INV_Mux39~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~17_combout\);

-- Location: LABCELL_X66_Y18_N0
\alu_main|ShiftRight1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~33_combout\ = ( \alu_main|ShiftRight1~18_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\alu_main|Mux5~10_combout\ & (\alu_main|ShiftRight1~19_combout\)) # (\alu_main|Mux5~10_combout\ & ((\alu_main|ShiftRight1~17_combout\))))) # 
-- (\forward|Mux29~0_combout\ & (((\alu_main|Mux5~10_combout\)))) ) ) # ( !\alu_main|ShiftRight1~18_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\alu_main|Mux5~10_combout\ & (\alu_main|ShiftRight1~19_combout\)) # (\alu_main|Mux5~10_combout\ & 
-- ((\alu_main|ShiftRight1~17_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001000000010101000100101001011110010010100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~19_combout\,
	datac => \alu_main|ALT_INV_Mux5~10_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~17_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~18_combout\,
	combout => \alu_main|ShiftRight1~33_combout\);

-- Location: LABCELL_X64_Y19_N18
\alu_main|ShiftLeft1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~11_combout\ = ( \forward|Mux62~0_combout\ & ( (!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux63~0_combout\ & (!\forward|Mux31~6_combout\))) # (\alu_main|ShiftRight1~39_combout\ & (((\forward|Mux61~0_combout\) # 
-- (\forward|Mux31~6_combout\)))) ) ) # ( !\forward|Mux62~0_combout\ & ( (!\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux63~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux61~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000100101011101010010010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datab => \forward|ALT_INV_Mux63~0_combout\,
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux61~0_combout\,
	dataf => \forward|ALT_INV_Mux62~0_combout\,
	combout => \alu_main|ShiftLeft1~11_combout\);

-- Location: LABCELL_X63_Y16_N27
\alu_main|ShiftLeft1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~45_combout\ = ( \forward|Mux58~0_combout\ & ( (\forward|Mux57~0_combout\) # (\forward|Mux31~6_combout\) ) ) # ( !\forward|Mux58~0_combout\ & ( (!\forward|Mux31~6_combout\ & \forward|Mux57~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux57~0_combout\,
	dataf => \forward|ALT_INV_Mux58~0_combout\,
	combout => \alu_main|ShiftLeft1~45_combout\);

-- Location: LABCELL_X63_Y16_N42
\alu_main|ShiftLeft1~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~44_combout\ = ( \forward|Mux60~0_combout\ & ( \forward|Mux59~0_combout\ ) ) # ( !\forward|Mux60~0_combout\ & ( \forward|Mux59~0_combout\ & ( (!\forward|Mux31~6_combout\) # ((!sreaddata1_IDEX(1) & \forward|Mux31~4_combout\)) ) ) ) # ( 
-- \forward|Mux60~0_combout\ & ( !\forward|Mux59~0_combout\ & ( ((!sreaddata1_IDEX(1) & \forward|Mux31~4_combout\)) # (\forward|Mux31~6_combout\) ) ) ) # ( !\forward|Mux60~0_combout\ & ( !\forward|Mux59~0_combout\ & ( (!sreaddata1_IDEX(1) & 
-- \forward|Mux31~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000011111010111111110000111110101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(1),
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux31~4_combout\,
	datae => \forward|ALT_INV_Mux60~0_combout\,
	dataf => \forward|ALT_INV_Mux59~0_combout\,
	combout => \alu_main|ShiftLeft1~44_combout\);

-- Location: LABCELL_X63_Y16_N54
\alu_main|ShiftLeft1~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~86_combout\ = ( !\forward|Mux31~4_combout\ & ( (!\forward|Mux31~5_combout\ & ((!salumainresult_EXMEM(1) & (\alu_main|ShiftLeft1~45_combout\)) # (salumainresult_EXMEM(1) & (((\alu_main|ShiftLeft1~44_combout\)))))) # 
-- (\forward|Mux31~5_combout\ & (((!\alu_main|Result\(1) & (\alu_main|ShiftLeft1~45_combout\)) # (\alu_main|Result\(1) & ((\alu_main|ShiftLeft1~44_combout\)))))) ) ) # ( \forward|Mux31~4_combout\ & ( ((!sreaddata1_IDEX(1) & (\alu_main|ShiftLeft1~45_combout\ 
-- & ((!\alu_main|Result\(1)) # (\alu_main|ShiftLeft1~44_combout\)))) # (sreaddata1_IDEX(1) & (((\alu_main|ShiftLeft1~44_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010101000000010100000000000001110101011111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~45_combout\,
	datab => ALT_INV_salumainresult_EXMEM(1),
	datac => ALT_INV_sreaddata1_IDEX(1),
	datad => \alu_main|ALT_INV_Result\(1),
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~44_combout\,
	datag => \forward|ALT_INV_Mux31~5_combout\,
	combout => \alu_main|ShiftLeft1~86_combout\);

-- Location: LABCELL_X64_Y19_N24
\alu_main|ShiftLeft1~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~36_combout\ = ( \alu_main|ShiftLeft1~86_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~11_combout\))) ) ) # ( !\alu_main|ShiftLeft1~86_combout\ & ( (\forward|Mux29~0_combout\ & 
-- (!\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~11_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~86_combout\,
	combout => \alu_main|ShiftLeft1~36_combout\);

-- Location: MLABCELL_X65_Y15_N18
\alu_main|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~2_combout\ = ( \alu_main|Mux19~2_combout\ & ( \alu_main|Mux19~3_combout\ & ( \alu_main|ShiftRight1~33_combout\ ) ) ) # ( !\alu_main|Mux19~2_combout\ & ( \alu_main|Mux19~3_combout\ & ( \alu_main|Mux22~1_combout\ ) ) ) # ( 
-- \alu_main|Mux19~2_combout\ & ( !\alu_main|Mux19~3_combout\ & ( \alu_main|ShiftLeft1~36_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux22~1_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~33_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~36_combout\,
	datae => \alu_main|ALT_INV_Mux19~2_combout\,
	dataf => \alu_main|ALT_INV_Mux19~3_combout\,
	combout => \alu_main|Mux22~2_combout\);

-- Location: MLABCELL_X65_Y15_N12
\alu_main|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~3_combout\ = ( \alu_main|Mux19~4_combout\ & ( \alu_main|Mux22~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & ((\alu_main|ShiftRight0~36_combout\))) # (\alu_main|Mux30~0_combout\ & (\alu_main|ShiftLeft0~12_combout\)) ) ) ) # ( 
-- !\alu_main|Mux19~4_combout\ & ( \alu_main|Mux22~2_combout\ & ( (!\alu_main|Mux30~0_combout\) # (\alu_main|Mux22~0_combout\) ) ) ) # ( \alu_main|Mux19~4_combout\ & ( !\alu_main|Mux22~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & 
-- ((\alu_main|ShiftRight0~36_combout\))) # (\alu_main|Mux30~0_combout\ & (\alu_main|ShiftLeft0~12_combout\)) ) ) ) # ( !\alu_main|Mux19~4_combout\ & ( !\alu_main|Mux22~2_combout\ & ( (\alu_main|Mux30~0_combout\ & \alu_main|Mux22~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~12_combout\,
	datab => \alu_main|ALT_INV_Mux30~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~36_combout\,
	datad => \alu_main|ALT_INV_Mux22~0_combout\,
	datae => \alu_main|ALT_INV_Mux19~4_combout\,
	dataf => \alu_main|ALT_INV_Mux22~2_combout\,
	combout => \alu_main|Mux22~3_combout\);

-- Location: LABCELL_X61_Y15_N42
\alu_main|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux22~5_combout\ = ( \alu_main|Mux22~3_combout\ & ( \alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\) # (\forward|Mux41~0_combout\) ) ) ) # ( !\alu_main|Mux22~3_combout\ & ( \alu_main|Mux19~1_combout\ & ( (\forward|Mux41~0_combout\ & 
-- \alu_main|Mux19~0_combout\) ) ) ) # ( \alu_main|Mux22~3_combout\ & ( !\alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\ & (((\alu_main|Mux22~4_combout\)))) # (\alu_main|Mux19~0_combout\ & (!\forward|Mux41~0_combout\ & 
-- ((!\forward|Mux9~0_combout\)))) ) ) ) # ( !\alu_main|Mux22~3_combout\ & ( !\alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\ & (((\alu_main|Mux22~4_combout\)))) # (\alu_main|Mux19~0_combout\ & (!\forward|Mux41~0_combout\ & 
-- ((!\forward|Mux9~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110100000001100111010000000000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux41~0_combout\,
	datab => \alu_main|ALT_INV_Mux22~4_combout\,
	datac => \forward|ALT_INV_Mux9~0_combout\,
	datad => \alu_main|ALT_INV_Mux19~0_combout\,
	datae => \alu_main|ALT_INV_Mux22~3_combout\,
	dataf => \alu_main|ALT_INV_Mux19~1_combout\,
	combout => \alu_main|Mux22~5_combout\);

-- Location: LABCELL_X61_Y15_N27
\alu_main|Result[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(22) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(22) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux22~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(22),
	datac => \alu_main|ALT_INV_Mux22~5_combout\,
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(22));

-- Location: FF_X63_Y15_N11
\salumainresult_EXMEM[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(22));

-- Location: LABCELL_X57_Y14_N6
\forward|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux41~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(22) ) ) # ( !\forward|Mux49~6_combout\ & ( \alu_main|Result\(22) & ( salumainresult_EXMEM(22) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\alu_main|Result\(22) & ( 
-- salumainresult_EXMEM(22) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_salumainresult_EXMEM(22),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(22),
	combout => \forward|Mux41~1_combout\);

-- Location: MLABCELL_X59_Y14_N12
\alu_main|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~93_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux40~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(23))))) ) + ( \forward|Mux8~0_combout\ ) + ( \alu_main|Add0~90\ ))
-- \alu_main|Add0~94\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux40~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(23))))) ) + ( \forward|Mux8~0_combout\ ) + ( \alu_main|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(23),
	datad => \forward|ALT_INV_Mux40~1_combout\,
	dataf => \forward|ALT_INV_Mux8~0_combout\,
	cin => \alu_main|Add0~90\,
	sumout => \alu_main|Add0~93_sumout\,
	cout => \alu_main|Add0~94\);

-- Location: LABCELL_X63_Y14_N57
\alu_main|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~4_combout\ = ( \forward|Mux39~0_combout\ & ( \alu_main|Add0~97_sumout\ & ( (!salucontrol_IDEX(0) & ((\forward|Mux7~0_combout\) # (salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1))) ) ) ) # ( !\forward|Mux39~0_combout\ 
-- & ( \alu_main|Add0~97_sumout\ & ( (!salucontrol_IDEX(0) & (salucontrol_IDEX(1))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & \forward|Mux7~0_combout\)) ) ) ) # ( \forward|Mux39~0_combout\ & ( !\alu_main|Add0~97_sumout\ & ( (!salucontrol_IDEX(1) & 
-- ((\forward|Mux7~0_combout\) # (salucontrol_IDEX(0)))) ) ) ) # ( !\forward|Mux39~0_combout\ & ( !\alu_main|Add0~97_sumout\ & ( (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & \forward|Mux7~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000010100001111000000001010010110100101101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \forward|ALT_INV_Mux7~0_combout\,
	datae => \forward|ALT_INV_Mux39~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~97_sumout\,
	combout => \alu_main|Mux24~4_combout\);

-- Location: LABCELL_X61_Y19_N0
\alu_main|ShiftRight0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~2_combout\ = ( \forward|Mux36~0_combout\ & ( \forward|Mux37~0_combout\ & ( ((!sinstruction_IFID(6) & (\forward|Mux39~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux38~0_combout\)))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux36~0_combout\ & ( \forward|Mux37~0_combout\ & ( (!sinstruction_IFID(6) & (((sinstruction_IFID(7))) # (\forward|Mux39~0_combout\))) # (sinstruction_IFID(6) & (((!sinstruction_IFID(7) & \forward|Mux38~0_combout\)))) ) ) ) # ( 
-- \forward|Mux36~0_combout\ & ( !\forward|Mux37~0_combout\ & ( (!sinstruction_IFID(6) & (\forward|Mux39~0_combout\ & (!sinstruction_IFID(7)))) # (sinstruction_IFID(6) & (((\forward|Mux38~0_combout\) # (sinstruction_IFID(7))))) ) ) ) # ( 
-- !\forward|Mux36~0_combout\ & ( !\forward|Mux37~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux39~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux38~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux39~0_combout\,
	datab => ALT_INV_sinstruction_IFID(6),
	datac => ALT_INV_sinstruction_IFID(7),
	datad => \forward|ALT_INV_Mux38~0_combout\,
	datae => \forward|ALT_INV_Mux36~0_combout\,
	dataf => \forward|ALT_INV_Mux37~0_combout\,
	combout => \alu_main|ShiftRight0~2_combout\);

-- Location: LABCELL_X62_Y19_N0
\alu_main|ShiftRight0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~38_combout\ = ( \alu_main|ShiftRight0~2_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8)) # (\alu_main|ShiftRight0~3_combout\))) ) ) # ( !\alu_main|ShiftRight0~2_combout\ & ( (!sinstruction_IFID(9) & 
-- (\alu_main|ShiftRight0~3_combout\ & sinstruction_IFID(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftRight0~3_combout\,
	datad => ALT_INV_sinstruction_IFID(8),
	dataf => \alu_main|ALT_INV_ShiftRight0~2_combout\,
	combout => \alu_main|ShiftRight0~38_combout\);

-- Location: LABCELL_X66_Y16_N48
\alu_main|ShiftLeft0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~15_combout\ = ( sinstruction_IFID(7) & ( \forward|Mux58~0_combout\ & ( (\forward|Mux57~0_combout\) # (sinstruction_IFID(6)) ) ) ) # ( !sinstruction_IFID(7) & ( \forward|Mux58~0_combout\ & ( (!sinstruction_IFID(6) & 
-- (\forward|Mux55~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux56~0_combout\))) ) ) ) # ( sinstruction_IFID(7) & ( !\forward|Mux58~0_combout\ & ( (!sinstruction_IFID(6) & \forward|Mux57~0_combout\) ) ) ) # ( !sinstruction_IFID(7) & ( 
-- !\forward|Mux58~0_combout\ & ( (!sinstruction_IFID(6) & (\forward|Mux55~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux56~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux55~0_combout\,
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux57~0_combout\,
	datad => \forward|ALT_INV_Mux56~0_combout\,
	datae => ALT_INV_sinstruction_IFID(7),
	dataf => \forward|ALT_INV_Mux58~0_combout\,
	combout => \alu_main|ShiftLeft0~15_combout\);

-- Location: LABCELL_X64_Y17_N45
\alu_main|ShiftLeft0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~0_combout\ = ( !sinstruction_IFID(7) & ( !sinstruction_IFID(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftLeft0~0_combout\);

-- Location: LABCELL_X63_Y12_N30
\alu_main|ShiftLeft0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~1_combout\ = ( \forward|Mux49~5_combout\ & ( \alu_main|Result\(0) & ( (sreaddata2_IDEX(0) & \alu_main|ShiftLeft0~0_combout\) ) ) ) # ( !\forward|Mux49~5_combout\ & ( \alu_main|Result\(0) & ( (\alu_main|ShiftLeft0~0_combout\ & 
-- ((\forward|Mux49~6_combout\) # (salumainresult_EXMEM(0)))) ) ) ) # ( \forward|Mux49~5_combout\ & ( !\alu_main|Result\(0) & ( (sreaddata2_IDEX(0) & \alu_main|ShiftLeft0~0_combout\) ) ) ) # ( !\forward|Mux49~5_combout\ & ( !\alu_main|Result\(0) & ( 
-- (salumainresult_EXMEM(0) & (!\forward|Mux49~6_combout\ & \alu_main|ShiftLeft0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000000111100000000011101110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(0),
	datab => \forward|ALT_INV_Mux49~6_combout\,
	datac => ALT_INV_sreaddata2_IDEX(0),
	datad => \alu_main|ALT_INV_ShiftLeft0~0_combout\,
	datae => \forward|ALT_INV_Mux49~5_combout\,
	dataf => \alu_main|ALT_INV_Result\(0),
	combout => \alu_main|ShiftLeft0~1_combout\);

-- Location: LABCELL_X66_Y16_N9
\alu_main|ShiftLeft0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~45_combout\ = ( \forward|Mux49~6_combout\ & ( \forward|Mux49~5_combout\ ) ) # ( !\forward|Mux49~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux49~5_combout\,
	dataf => \forward|ALT_INV_Mux49~6_combout\,
	combout => \alu_main|ShiftLeft0~45_combout\);

-- Location: LABCELL_X66_Y16_N18
\alu_main|ShiftLeft0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~44_combout\ = ( \forward|Mux49~5_combout\ & ( \forward|Mux59~0_combout\ & ( (!sinstruction_IFID(7)) # (sreaddata2_IDEX(2)) ) ) ) # ( !\forward|Mux49~5_combout\ & ( \forward|Mux59~0_combout\ & ( ((!sinstruction_IFID(7)) # 
-- (salumainresult_EXMEM(2))) # (\forward|Mux49~6_combout\) ) ) ) # ( \forward|Mux49~5_combout\ & ( !\forward|Mux59~0_combout\ & ( (sreaddata2_IDEX(2) & sinstruction_IFID(7)) ) ) ) # ( !\forward|Mux49~5_combout\ & ( !\forward|Mux59~0_combout\ & ( 
-- (sinstruction_IFID(7) & ((salumainresult_EXMEM(2)) # (\forward|Mux49~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000000111111111111011101111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => ALT_INV_salumainresult_EXMEM(2),
	datac => ALT_INV_sreaddata2_IDEX(2),
	datad => ALT_INV_sinstruction_IFID(7),
	datae => \forward|ALT_INV_Mux49~5_combout\,
	dataf => \forward|ALT_INV_Mux59~0_combout\,
	combout => \alu_main|ShiftLeft0~44_combout\);

-- Location: LABCELL_X66_Y16_N30
\alu_main|ShiftLeft0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~50_combout\ = ( !sinstruction_IFID(7) & ( (((!sinstruction_IFID(6) & ((\alu_main|ShiftLeft0~44_combout\))) # (sinstruction_IFID(6) & (\forward|Mux60~0_combout\)))) ) ) # ( sinstruction_IFID(7) & ( (!sinstruction_IFID(6) & 
-- (((\alu_main|ShiftLeft0~44_combout\ & ((\alu_main|Result\(2)) # (\alu_main|ShiftLeft0~45_combout\)))))) # (sinstruction_IFID(6) & (\forward|Mux62~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000101010111111111000011110011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux62~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~45_combout\,
	datac => \alu_main|ALT_INV_Result\(2),
	datad => ALT_INV_sinstruction_IFID(6),
	datae => ALT_INV_sinstruction_IFID(7),
	dataf => \alu_main|ALT_INV_ShiftLeft0~44_combout\,
	datag => \forward|ALT_INV_Mux60~0_combout\,
	combout => \alu_main|ShiftLeft0~50_combout\);

-- Location: LABCELL_X66_Y16_N15
\alu_main|ShiftLeft0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~16_combout\ = ( \alu_main|ShiftLeft0~1_combout\ & ( \alu_main|ShiftLeft0~50_combout\ & ( (!sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~15_combout\) # (sinstruction_IFID(8)))) # (sinstruction_IFID(9) & (!sinstruction_IFID(8))) ) ) ) 
-- # ( !\alu_main|ShiftLeft0~1_combout\ & ( \alu_main|ShiftLeft0~50_combout\ & ( (!sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~15_combout\) # (sinstruction_IFID(8)))) ) ) ) # ( \alu_main|ShiftLeft0~1_combout\ & ( !\alu_main|ShiftLeft0~50_combout\ & ( 
-- (!sinstruction_IFID(8) & ((\alu_main|ShiftLeft0~15_combout\) # (sinstruction_IFID(9)))) ) ) ) # ( !\alu_main|ShiftLeft0~1_combout\ & ( !\alu_main|ShiftLeft0~50_combout\ & ( (!sinstruction_IFID(9) & (!sinstruction_IFID(8) & 
-- \alu_main|ShiftLeft0~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000010100001111000000001010101010100101101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datac => ALT_INV_sinstruction_IFID(8),
	datad => \alu_main|ALT_INV_ShiftLeft0~15_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~50_combout\,
	combout => \alu_main|ShiftLeft0~16_combout\);

-- Location: LABCELL_X62_Y18_N39
\alu_main|ShiftLeft0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~39_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux42~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux41~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux40~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux39~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux41~0_combout\,
	datab => \forward|ALT_INV_Mux39~0_combout\,
	datac => \forward|ALT_INV_Mux42~0_combout\,
	datad => \forward|ALT_INV_Mux40~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftLeft0~39_combout\);

-- Location: LABCELL_X66_Y16_N24
\alu_main|ShiftLeft0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~31_combout\ = ( \forward|Mux47~0_combout\ & ( \forward|Mux49~7_combout\ & ( (!sinstruction_IFID(6)) # ((!sinstruction_IFID(7) & (\forward|Mux48~0_combout\)) # (sinstruction_IFID(7) & ((\forward|Mux50~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux47~0_combout\ & ( \forward|Mux49~7_combout\ & ( (!sinstruction_IFID(7) & (sinstruction_IFID(6) & (\forward|Mux48~0_combout\))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # ((\forward|Mux50~0_combout\)))) ) ) ) # ( 
-- \forward|Mux47~0_combout\ & ( !\forward|Mux49~7_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # ((\forward|Mux48~0_combout\)))) # (sinstruction_IFID(7) & (sinstruction_IFID(6) & ((\forward|Mux50~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux47~0_combout\ & ( !\forward|Mux49~7_combout\ & ( (sinstruction_IFID(6) & ((!sinstruction_IFID(7) & (\forward|Mux48~0_combout\)) # (sinstruction_IFID(7) & ((\forward|Mux50~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux48~0_combout\,
	datad => \forward|ALT_INV_Mux50~0_combout\,
	datae => \forward|ALT_INV_Mux47~0_combout\,
	dataf => \forward|ALT_INV_Mux49~7_combout\,
	combout => \alu_main|ShiftLeft0~31_combout\);

-- Location: MLABCELL_X65_Y14_N42
\alu_main|ShiftLeft0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~35_combout\ = ( \forward|Mux45~0_combout\ & ( \forward|Mux46~0_combout\ & ( ((!sinstruction_IFID(6) & ((\forward|Mux43~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux44~0_combout\))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux45~0_combout\ & ( \forward|Mux46~0_combout\ & ( (!sinstruction_IFID(6) & (((\forward|Mux43~0_combout\ & !sinstruction_IFID(7))))) # (sinstruction_IFID(6) & (((sinstruction_IFID(7))) # (\forward|Mux44~0_combout\))) ) ) ) # ( 
-- \forward|Mux45~0_combout\ & ( !\forward|Mux46~0_combout\ & ( (!sinstruction_IFID(6) & (((sinstruction_IFID(7)) # (\forward|Mux43~0_combout\)))) # (sinstruction_IFID(6) & (\forward|Mux44~0_combout\ & ((!sinstruction_IFID(7))))) ) ) ) # ( 
-- !\forward|Mux45~0_combout\ & ( !\forward|Mux46~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux43~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux44~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => \forward|ALT_INV_Mux44~0_combout\,
	datac => \forward|ALT_INV_Mux43~0_combout\,
	datad => ALT_INV_sinstruction_IFID(7),
	datae => \forward|ALT_INV_Mux45~0_combout\,
	dataf => \forward|ALT_INV_Mux46~0_combout\,
	combout => \alu_main|ShiftLeft0~35_combout\);

-- Location: LABCELL_X66_Y16_N42
\alu_main|ShiftLeft0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~23_combout\ = ( \forward|Mux53~0_combout\ & ( \forward|Mux54~0_combout\ & ( ((!sinstruction_IFID(6) & ((\forward|Mux51~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux52~0_combout\))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux53~0_combout\ & ( \forward|Mux54~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux51~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux52~0_combout\)))) # (sinstruction_IFID(7) & (((sinstruction_IFID(6))))) ) 
-- ) ) # ( \forward|Mux53~0_combout\ & ( !\forward|Mux54~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux51~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux52~0_combout\)))) # (sinstruction_IFID(7) & 
-- (((!sinstruction_IFID(6))))) ) ) ) # ( !\forward|Mux53~0_combout\ & ( !\forward|Mux54~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux51~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux52~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => \forward|ALT_INV_Mux52~0_combout\,
	datac => \forward|ALT_INV_Mux51~0_combout\,
	datad => ALT_INV_sinstruction_IFID(6),
	datae => \forward|ALT_INV_Mux53~0_combout\,
	dataf => \forward|ALT_INV_Mux54~0_combout\,
	combout => \alu_main|ShiftLeft0~23_combout\);

-- Location: LABCELL_X62_Y19_N42
\alu_main|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~0_combout\ = ( \alu_main|ShiftLeft0~35_combout\ & ( \alu_main|ShiftLeft0~23_combout\ & ( ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~39_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~31_combout\)))) # 
-- (sinstruction_IFID(8)) ) ) ) # ( !\alu_main|ShiftLeft0~35_combout\ & ( \alu_main|ShiftLeft0~23_combout\ & ( (!sinstruction_IFID(9) & (!sinstruction_IFID(8) & (\alu_main|ShiftLeft0~39_combout\))) # (sinstruction_IFID(9) & 
-- (((\alu_main|ShiftLeft0~31_combout\)) # (sinstruction_IFID(8)))) ) ) ) # ( \alu_main|ShiftLeft0~35_combout\ & ( !\alu_main|ShiftLeft0~23_combout\ & ( (!sinstruction_IFID(9) & (((\alu_main|ShiftLeft0~39_combout\)) # (sinstruction_IFID(8)))) # 
-- (sinstruction_IFID(9) & (!sinstruction_IFID(8) & ((\alu_main|ShiftLeft0~31_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~35_combout\ & ( !\alu_main|ShiftLeft0~23_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & 
-- (\alu_main|ShiftLeft0~39_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => ALT_INV_sinstruction_IFID(8),
	datac => \alu_main|ALT_INV_ShiftLeft0~39_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~31_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~35_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~23_combout\,
	combout => \alu_main|Mux24~0_combout\);

-- Location: LABCELL_X63_Y18_N0
\alu_main|ShiftLeft1~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~48_combout\ = ( \alu_main|ShiftRight1~40_combout\ & ( \forward|Mux56~0_combout\ & ( (!\forward|Mux55~0_combout\ & !\forward|Mux31~6_combout\) ) ) ) # ( !\alu_main|ShiftRight1~40_combout\ & ( \forward|Mux56~0_combout\ & ( 
-- (\forward|Mux31~5_combout\ & (!\forward|Mux31~4_combout\ & (!\forward|Mux55~0_combout\ & !\forward|Mux31~6_combout\))) ) ) ) # ( \alu_main|ShiftRight1~40_combout\ & ( !\forward|Mux56~0_combout\ & ( (!\forward|Mux55~0_combout\) # 
-- (\forward|Mux31~6_combout\) ) ) ) # ( !\alu_main|ShiftRight1~40_combout\ & ( !\forward|Mux56~0_combout\ & ( (\forward|Mux31~5_combout\ & (!\forward|Mux31~4_combout\ & ((!\forward|Mux55~0_combout\) # (\forward|Mux31~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000100111100001111111101000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~5_combout\,
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => \forward|ALT_INV_Mux55~0_combout\,
	datad => \forward|ALT_INV_Mux31~6_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	dataf => \forward|ALT_INV_Mux56~0_combout\,
	combout => \alu_main|ShiftLeft1~48_combout\);

-- Location: LABCELL_X63_Y18_N30
\alu_main|ShiftLeft1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~15_combout\ = ( \alu_main|ShiftLeft1~48_combout\ & ( \alu_main|ShiftLeft1~45_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & (((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\)) # (\alu_main|Result\(1)))) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~48_combout\ & ( \alu_main|ShiftLeft1~45_combout\ ) ) # ( !\alu_main|ShiftLeft1~48_combout\ & ( !\alu_main|ShiftLeft1~45_combout\ & ( ((!\alu_main|Result\(1) & (!\forward|Mux31~4_combout\ & \forward|Mux31~5_combout\))) # 
-- (\alu_main|ShiftRight1~40_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110001111000000000000000011111111111111111111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(1),
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datad => \forward|ALT_INV_Mux31~5_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~48_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~45_combout\,
	combout => \alu_main|ShiftLeft1~15_combout\);

-- Location: MLABCELL_X65_Y16_N24
\alu_main|ShiftLeft1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~13_combout\ = ( \forward|Mux61~0_combout\ & ( \forward|Mux59~0_combout\ & ( (!\forward|Mux31~6_combout\) # ((!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux62~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & 
-- ((\forward|Mux60~0_combout\)))) ) ) ) # ( !\forward|Mux61~0_combout\ & ( \forward|Mux59~0_combout\ & ( (!\forward|Mux31~6_combout\ & (((\alu_main|ShiftRight1~39_combout\)))) # (\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~39_combout\ & 
-- (\forward|Mux62~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux60~0_combout\))))) ) ) ) # ( \forward|Mux61~0_combout\ & ( !\forward|Mux59~0_combout\ & ( (!\forward|Mux31~6_combout\ & (((!\alu_main|ShiftRight1~39_combout\)))) # 
-- (\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux62~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux60~0_combout\))))) ) ) ) # ( !\forward|Mux61~0_combout\ & ( !\forward|Mux59~0_combout\ & ( 
-- (\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux62~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux60~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux62~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datad => \forward|ALT_INV_Mux60~0_combout\,
	datae => \forward|ALT_INV_Mux61~0_combout\,
	dataf => \forward|ALT_INV_Mux59~0_combout\,
	combout => \alu_main|ShiftLeft1~13_combout\);

-- Location: LABCELL_X63_Y19_N0
\alu_main|ShiftLeft1~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~78_combout\ = ( !\alu_main|Mux5~10_combout\ & ( (!\forward|Mux31~6_combout\ & (!\forward|Mux29~0_combout\ & (!\forward|Mux30~0_combout\ & (\forward|Mux63~0_combout\)))) ) ) # ( \alu_main|Mux5~10_combout\ & ( 
-- ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~15_combout\)) # (\forward|Mux29~0_combout\ & (((\alu_main|ShiftLeft1~13_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000010000000000011000000110000000000100000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~15_combout\,
	datad => \forward|ALT_INV_Mux63~0_combout\,
	datae => \alu_main|ALT_INV_Mux5~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~13_combout\,
	datag => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~78_combout\);

-- Location: LABCELL_X62_Y18_N36
\alu_main|ShiftLeft1~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~40_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux42~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux41~0_combout\ ) ) ) # ( \forward|Mux31~6_combout\ 
-- & ( !\forward|Mux30~0_combout\ & ( \forward|Mux40~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux39~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux41~0_combout\,
	datab => \forward|ALT_INV_Mux39~0_combout\,
	datac => \forward|ALT_INV_Mux40~0_combout\,
	datad => \forward|ALT_INV_Mux42~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~40_combout\);

-- Location: LABCELL_X61_Y18_N30
\alu_main|ShiftLeft1~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~51_combout\ = ( \forward|Mux52~0_combout\ & ( \forward|Mux54~0_combout\ & ( ((!\alu_main|ShiftRight1~40_combout\ & ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\)))) # (\forward|Mux31~6_combout\) ) ) ) # ( 
-- !\forward|Mux52~0_combout\ & ( \forward|Mux54~0_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\))) ) ) ) # ( \forward|Mux52~0_combout\ & ( !\forward|Mux54~0_combout\ & ( 
-- !\forward|Mux31~6_combout\ $ ((((!\forward|Mux31~4_combout\ & \forward|Mux31~5_combout\)) # (\alu_main|ShiftRight1~40_combout\))) ) ) ) # ( !\forward|Mux52~0_combout\ & ( !\forward|Mux54~0_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & 
-- (!\forward|Mux31~6_combout\ & ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000110000110100101111001100010001001100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux31~5_combout\,
	datae => \forward|ALT_INV_Mux52~0_combout\,
	dataf => \forward|ALT_INV_Mux54~0_combout\,
	combout => \alu_main|ShiftLeft1~51_combout\);

-- Location: LABCELL_X61_Y18_N6
\alu_main|ShiftLeft1~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~66_combout\ = ( !\forward|Mux31~6_combout\ & ( (!\alu_main|Result\(1) & (((!\alu_main|ShiftLeft1~51_combout\ & (\forward|Mux51~0_combout\)) # (\alu_main|ShiftLeft1~51_combout\ & ((\forward|Mux53~0_combout\)))))) # 
-- (\alu_main|Result\(1) & ((!\alu_main|ShiftRight1~40_combout\ & (((\forward|Mux53~0_combout\)))) # (\alu_main|ShiftRight1~40_combout\ & (\forward|Mux51~0_combout\)))) ) ) # ( \forward|Mux31~6_combout\ & ( (!\alu_main|Result\(1) & 
-- ((((\alu_main|ShiftLeft1~51_combout\))))) # (\alu_main|Result\(1) & (((!\alu_main|ShiftRight1~40_combout\ & (\forward|Mux54~0_combout\)) # (\alu_main|ShiftRight1~40_combout\ & ((\alu_main|ShiftLeft1~51_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010011100110011000001010000000000001111000110111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(1),
	datab => \forward|ALT_INV_Mux51~0_combout\,
	datac => \forward|ALT_INV_Mux54~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~51_combout\,
	datag => \forward|ALT_INV_Mux53~0_combout\,
	combout => \alu_main|ShiftLeft1~66_combout\);

-- Location: LABCELL_X61_Y18_N39
\alu_main|ShiftLeft1~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~54_combout\ = ( \forward|Mux47~0_combout\ & ( (!\forward|Mux31~6_combout\) # (\forward|Mux48~0_combout\) ) ) # ( !\forward|Mux47~0_combout\ & ( (\forward|Mux31~6_combout\ & \forward|Mux48~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux48~0_combout\,
	dataf => \forward|ALT_INV_Mux47~0_combout\,
	combout => \alu_main|ShiftLeft1~54_combout\);

-- Location: LABCELL_X61_Y18_N42
\alu_main|ShiftLeft1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~53_combout\ = ( \forward|Mux50~0_combout\ & ( (!\forward|Mux31~6_combout\ & (!\alu_main|ShiftRight1~40_combout\ & (!\forward|Mux49~7_combout\))) # (\forward|Mux31~6_combout\ & (\alu_main|ShiftRight1~40_combout\ & 
-- ((!\forward|Mux48~0_combout\)))) ) ) # ( !\forward|Mux50~0_combout\ & ( (!\forward|Mux31~6_combout\ & (!\alu_main|ShiftRight1~40_combout\ & (!\forward|Mux49~7_combout\))) # (\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~40_combout\) # 
-- ((!\forward|Mux48~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010111000100110101011100010010010001100000001001000110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datac => \forward|ALT_INV_Mux49~7_combout\,
	datad => \forward|ALT_INV_Mux48~0_combout\,
	dataf => \forward|ALT_INV_Mux50~0_combout\,
	combout => \alu_main|ShiftLeft1~53_combout\);

-- Location: LABCELL_X61_Y18_N0
\alu_main|ShiftLeft1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~28_combout\ = ( \forward|Mux31~5_combout\ & ( \alu_main|ShiftLeft1~53_combout\ & ( (\alu_main|ShiftLeft1~54_combout\ & (((!\alu_main|Result\(1) & !\forward|Mux31~4_combout\)) # (\alu_main|ShiftRight1~40_combout\))) ) ) ) # ( 
-- !\forward|Mux31~5_combout\ & ( \alu_main|ShiftLeft1~53_combout\ & ( (\alu_main|ShiftLeft1~54_combout\ & \alu_main|ShiftRight1~40_combout\) ) ) ) # ( \forward|Mux31~5_combout\ & ( !\alu_main|ShiftLeft1~53_combout\ & ( ((!\alu_main|ShiftRight1~40_combout\ & 
-- ((\forward|Mux31~4_combout\) # (\alu_main|Result\(1))))) # (\alu_main|ShiftLeft1~54_combout\) ) ) ) # ( !\forward|Mux31~5_combout\ & ( !\alu_main|ShiftLeft1~53_combout\ & ( (!\alu_main|ShiftRight1~40_combout\) # (\alu_main|ShiftLeft1~54_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011011111110011001100000000001100110010000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(1),
	datab => \alu_main|ALT_INV_ShiftLeft1~54_combout\,
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~53_combout\,
	combout => \alu_main|ShiftLeft1~28_combout\);

-- Location: LABCELL_X61_Y16_N57
\alu_main|ShiftLeft1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~33_combout\ = ( \forward|Mux43~0_combout\ & ( \forward|Mux46~0_combout\ & ( (!\forward|Mux31~6_combout\ & (((\alu_main|ShiftRight1~39_combout\)) # (\forward|Mux45~0_combout\))) # (\forward|Mux31~6_combout\ & 
-- (((!\alu_main|ShiftRight1~39_combout\) # (\forward|Mux44~0_combout\)))) ) ) ) # ( !\forward|Mux43~0_combout\ & ( \forward|Mux46~0_combout\ & ( (!\forward|Mux31~6_combout\ & (\forward|Mux45~0_combout\ & (!\alu_main|ShiftRight1~39_combout\))) # 
-- (\forward|Mux31~6_combout\ & (((!\alu_main|ShiftRight1~39_combout\) # (\forward|Mux44~0_combout\)))) ) ) ) # ( \forward|Mux43~0_combout\ & ( !\forward|Mux46~0_combout\ & ( (!\forward|Mux31~6_combout\ & (((\alu_main|ShiftRight1~39_combout\)) # 
-- (\forward|Mux45~0_combout\))) # (\forward|Mux31~6_combout\ & (((\alu_main|ShiftRight1~39_combout\ & \forward|Mux44~0_combout\)))) ) ) ) # ( !\forward|Mux43~0_combout\ & ( !\forward|Mux46~0_combout\ & ( (!\forward|Mux31~6_combout\ & 
-- (\forward|Mux45~0_combout\ & (!\alu_main|ShiftRight1~39_combout\))) # (\forward|Mux31~6_combout\ & (((\alu_main|ShiftRight1~39_combout\ & \forward|Mux44~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux45~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datad => \forward|ALT_INV_Mux44~0_combout\,
	datae => \forward|ALT_INV_Mux43~0_combout\,
	dataf => \forward|ALT_INV_Mux46~0_combout\,
	combout => \alu_main|ShiftLeft1~33_combout\);

-- Location: LABCELL_X61_Y18_N18
\alu_main|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~1_combout\ = ( \alu_main|ShiftLeft1~28_combout\ & ( \alu_main|ShiftLeft1~33_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)) # (\alu_main|ShiftLeft1~40_combout\))) # (\forward|Mux29~0_combout\ & 
-- (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftLeft1~66_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~28_combout\ & ( \alu_main|ShiftLeft1~33_combout\ & ( (!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~40_combout\ & (!\forward|Mux28~0_combout\))) # 
-- (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\) # (\alu_main|ShiftLeft1~66_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~28_combout\ & ( !\alu_main|ShiftLeft1~33_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)) # 
-- (\alu_main|ShiftLeft1~40_combout\))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~66_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~28_combout\ & ( !\alu_main|ShiftLeft1~33_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~40_combout\ & (!\forward|Mux28~0_combout\))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~66_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~40_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~66_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~28_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~33_combout\,
	combout => \alu_main|Mux24~1_combout\);

-- Location: LABCELL_X62_Y17_N27
\alu_main|ShiftRight1~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~46_combout\ = ( \forward|Mux34~0_combout\ & ( (\forward|Mux35~0_combout\) # (\forward|Mux31~6_combout\) ) ) # ( !\forward|Mux34~0_combout\ & ( (!\forward|Mux31~6_combout\ & \forward|Mux35~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux35~0_combout\,
	dataf => \forward|ALT_INV_Mux34~0_combout\,
	combout => \alu_main|ShiftRight1~46_combout\);

-- Location: LABCELL_X62_Y17_N18
\alu_main|ShiftRight1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~45_combout\ = ( \forward|Mux35~0_combout\ & ( \forward|Mux33~0_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & (!\forward|Mux32~0_combout\ & \forward|Mux31~6_combout\)) ) ) ) # ( !\forward|Mux35~0_combout\ & ( 
-- \forward|Mux33~0_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & (!\forward|Mux32~0_combout\ & \forward|Mux31~6_combout\)) # (\alu_main|ShiftRight1~40_combout\ & ((!\forward|Mux31~6_combout\))) ) ) ) # ( \forward|Mux35~0_combout\ & ( 
-- !\forward|Mux33~0_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & ((!\forward|Mux32~0_combout\) # (!\forward|Mux31~6_combout\))) ) ) ) # ( !\forward|Mux35~0_combout\ & ( !\forward|Mux33~0_combout\ & ( (!\forward|Mux31~6_combout\) # 
-- ((!\alu_main|ShiftRight1~40_combout\ & !\forward|Mux32~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000110011001100000000110011110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datac => \forward|ALT_INV_Mux32~0_combout\,
	datad => \forward|ALT_INV_Mux31~6_combout\,
	datae => \forward|ALT_INV_Mux35~0_combout\,
	dataf => \forward|ALT_INV_Mux33~0_combout\,
	combout => \alu_main|ShiftRight1~45_combout\);

-- Location: LABCELL_X62_Y17_N42
\alu_main|ShiftRight1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~2_combout\ = ( \alu_main|ShiftRight1~46_combout\ & ( \alu_main|ShiftRight1~45_combout\ & ( ((!\alu_main|Result\(1) & (\forward|Mux31~5_combout\ & !\forward|Mux31~4_combout\))) # (\alu_main|ShiftRight1~40_combout\) ) ) ) # ( 
-- \alu_main|ShiftRight1~46_combout\ & ( !\alu_main|ShiftRight1~45_combout\ ) ) # ( !\alu_main|ShiftRight1~46_combout\ & ( !\alu_main|ShiftRight1~45_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & (((!\forward|Mux31~5_combout\) # 
-- (\forward|Mux31~4_combout\)) # (\alu_main|Result\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011001100111111111111111100000000000000000011101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(1),
	datab => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => \forward|ALT_INV_Mux31~4_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~46_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~45_combout\,
	combout => \alu_main|ShiftRight1~2_combout\);

-- Location: LABCELL_X61_Y17_N6
\alu_main|ShiftRight1~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~44_combout\ = ( \alu_main|ShiftRight1~40_combout\ & ( \forward|Mux36~0_combout\ & ( (\forward|Mux31~6_combout\ & \forward|Mux38~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~40_combout\ & ( \forward|Mux36~0_combout\ & ( 
-- (!\forward|Mux31~5_combout\) # (((\forward|Mux31~6_combout\ & \forward|Mux38~0_combout\)) # (\forward|Mux31~4_combout\)) ) ) ) # ( \alu_main|ShiftRight1~40_combout\ & ( !\forward|Mux36~0_combout\ & ( (\forward|Mux31~6_combout\ & \forward|Mux38~0_combout\) 
-- ) ) ) # ( !\alu_main|ShiftRight1~40_combout\ & ( !\forward|Mux36~0_combout\ & ( (!\forward|Mux31~6_combout\ & ((!\forward|Mux31~5_combout\) # ((\forward|Mux31~4_combout\)))) # (\forward|Mux31~6_combout\ & (\forward|Mux31~5_combout\ & 
-- (!\forward|Mux31~4_combout\ & \forward|Mux38~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010011010000000000101010111001111110111110000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \forward|ALT_INV_Mux38~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	dataf => \forward|ALT_INV_Mux36~0_combout\,
	combout => \alu_main|ShiftRight1~44_combout\);

-- Location: LABCELL_X61_Y17_N24
\alu_main|ShiftRight1~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~62_combout\ = ( !\forward|Mux31~6_combout\ & ( (!\alu_main|Result\(1) & (((!\alu_main|ShiftRight1~44_combout\ & ((\forward|Mux39~0_combout\))) # (\alu_main|ShiftRight1~44_combout\ & (\forward|Mux37~0_combout\))))) # 
-- (\alu_main|Result\(1) & ((!\alu_main|ShiftRight1~40_combout\ & (\forward|Mux37~0_combout\)) # (\alu_main|ShiftRight1~40_combout\ & (((\forward|Mux39~0_combout\)))))) ) ) # ( \forward|Mux31~6_combout\ & ( ((!\alu_main|ShiftRight1~40_combout\ & 
-- ((!\alu_main|Result\(1) & ((\alu_main|ShiftRight1~44_combout\))) # (\alu_main|Result\(1) & (\forward|Mux36~0_combout\)))) # (\alu_main|ShiftRight1~40_combout\ & (((\alu_main|ShiftRight1~44_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101000111000000000000110001010101010001111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux37~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datac => \forward|ALT_INV_Mux36~0_combout\,
	datad => \alu_main|ALT_INV_Result\(1),
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~44_combout\,
	datag => \forward|ALT_INV_Mux39~0_combout\,
	combout => \alu_main|ShiftRight1~62_combout\);

-- Location: LABCELL_X61_Y17_N36
\alu_main|ShiftRight1~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~52_combout\ = ( \forward|Mux31~5_combout\ & ( \alu_main|ShiftRight1~62_combout\ & ( (!\forward|Mux31~4_combout\) # (!sreaddata1_IDEX(3)) ) ) ) # ( !\forward|Mux31~5_combout\ & ( \alu_main|ShiftRight1~62_combout\ & ( 
-- (!\forward|Mux31~4_combout\ & (!salumainresult_EXMEM(3))) # (\forward|Mux31~4_combout\ & ((!sreaddata1_IDEX(3)))) ) ) ) # ( \forward|Mux31~5_combout\ & ( !\alu_main|ShiftRight1~62_combout\ & ( (\forward|Mux29~0_combout\ & ((!\forward|Mux31~4_combout\) # 
-- (!sreaddata1_IDEX(3)))) ) ) ) # ( !\forward|Mux31~5_combout\ & ( !\alu_main|ShiftRight1~62_combout\ & ( (\forward|Mux29~0_combout\ & ((!\forward|Mux31~4_combout\ & (!salumainresult_EXMEM(3))) # (\forward|Mux31~4_combout\ & ((!sreaddata1_IDEX(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000000010101010101000011001111110000001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => ALT_INV_salumainresult_EXMEM(3),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => ALT_INV_sreaddata1_IDEX(3),
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~62_combout\,
	combout => \alu_main|ShiftRight1~52_combout\);

-- Location: LABCELL_X63_Y17_N33
\alu_main|ShiftRight1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~35_combout\ = ( \alu_main|ShiftRight1~2_combout\ & ( \alu_main|ShiftRight1~52_combout\ & ( (!\alu_main|Result\(3)) # ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\)) ) ) ) # ( !\alu_main|ShiftRight1~2_combout\ & ( 
-- \alu_main|ShiftRight1~52_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\alu_main|Result\(3)) # ((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000101100001111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(3),
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \forward|ALT_INV_Mux31~5_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~2_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~52_combout\,
	combout => \alu_main|ShiftRight1~35_combout\);

-- Location: LABCELL_X62_Y19_N48
\alu_main|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~2_combout\ = ( \alu_main|ShiftRight1~35_combout\ & ( \alu_main|Mux19~3_combout\ & ( (\alu_main|Mux24~1_combout\) # (\alu_main|Mux19~2_combout\) ) ) ) # ( !\alu_main|ShiftRight1~35_combout\ & ( \alu_main|Mux19~3_combout\ & ( 
-- (!\alu_main|Mux19~2_combout\ & \alu_main|Mux24~1_combout\) ) ) ) # ( \alu_main|ShiftRight1~35_combout\ & ( !\alu_main|Mux19~3_combout\ & ( (\alu_main|Mux19~2_combout\ & \alu_main|ShiftLeft1~78_combout\) ) ) ) # ( !\alu_main|ShiftRight1~35_combout\ & ( 
-- !\alu_main|Mux19~3_combout\ & ( (\alu_main|Mux19~2_combout\ & \alu_main|ShiftLeft1~78_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~2_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~78_combout\,
	datad => \alu_main|ALT_INV_Mux24~1_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~35_combout\,
	dataf => \alu_main|ALT_INV_Mux19~3_combout\,
	combout => \alu_main|Mux24~2_combout\);

-- Location: LABCELL_X62_Y19_N6
\alu_main|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~3_combout\ = ( \alu_main|Mux19~4_combout\ & ( \alu_main|Mux24~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (\alu_main|ShiftRight0~38_combout\)) # (\alu_main|Mux30~0_combout\ & ((\alu_main|ShiftLeft0~16_combout\))) ) ) ) # ( 
-- !\alu_main|Mux19~4_combout\ & ( \alu_main|Mux24~2_combout\ & ( (!\alu_main|Mux30~0_combout\) # (\alu_main|Mux24~0_combout\) ) ) ) # ( \alu_main|Mux19~4_combout\ & ( !\alu_main|Mux24~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & 
-- (\alu_main|ShiftRight0~38_combout\)) # (\alu_main|Mux30~0_combout\ & ((\alu_main|ShiftLeft0~16_combout\))) ) ) ) # ( !\alu_main|Mux19~4_combout\ & ( !\alu_main|Mux24~2_combout\ & ( (\alu_main|Mux30~0_combout\ & \alu_main|Mux24~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux30~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight0~38_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~16_combout\,
	datad => \alu_main|ALT_INV_Mux24~0_combout\,
	datae => \alu_main|ALT_INV_Mux19~4_combout\,
	dataf => \alu_main|ALT_INV_Mux24~2_combout\,
	combout => \alu_main|Mux24~3_combout\);

-- Location: LABCELL_X63_Y15_N18
\alu_main|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux24~5_combout\ = ( \alu_main|Mux24~3_combout\ & ( \forward|Mux39~0_combout\ & ( ((\alu_main|Mux24~4_combout\ & !\alu_main|Mux19~0_combout\)) # (\alu_main|Mux19~1_combout\) ) ) ) # ( !\alu_main|Mux24~3_combout\ & ( \forward|Mux39~0_combout\ & ( 
-- (!\alu_main|Mux19~1_combout\ & (\alu_main|Mux24~4_combout\ & !\alu_main|Mux19~0_combout\)) # (\alu_main|Mux19~1_combout\ & ((\alu_main|Mux19~0_combout\))) ) ) ) # ( \alu_main|Mux24~3_combout\ & ( !\forward|Mux39~0_combout\ & ( (!\alu_main|Mux19~1_combout\ 
-- & ((!\alu_main|Mux19~0_combout\ & (\alu_main|Mux24~4_combout\)) # (\alu_main|Mux19~0_combout\ & ((!\forward|Mux7~0_combout\))))) # (\alu_main|Mux19~1_combout\ & (((!\alu_main|Mux19~0_combout\)))) ) ) ) # ( !\alu_main|Mux24~3_combout\ & ( 
-- !\forward|Mux39~0_combout\ & ( (!\alu_main|Mux19~1_combout\ & ((!\alu_main|Mux19~0_combout\ & (\alu_main|Mux24~4_combout\)) # (\alu_main|Mux19~0_combout\ & ((!\forward|Mux7~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001000000011111000111000001000011010000110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux24~4_combout\,
	datab => \alu_main|ALT_INV_Mux19~1_combout\,
	datac => \alu_main|ALT_INV_Mux19~0_combout\,
	datad => \forward|ALT_INV_Mux7~0_combout\,
	datae => \alu_main|ALT_INV_Mux24~3_combout\,
	dataf => \forward|ALT_INV_Mux39~0_combout\,
	combout => \alu_main|Mux24~5_combout\);

-- Location: LABCELL_X62_Y15_N24
\alu_main|Result[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(24) = ( \alu_main|Mux24~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(24)) ) ) # ( !\alu_main|Mux24~5_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Result\(24),
	dataf => \alu_main|ALT_INV_Mux24~5_combout\,
	combout => \alu_main|Result\(24));

-- Location: LABCELL_X63_Y15_N30
\forward|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux39~0_combout\ = ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(24) ) ) # ( !\forward|Mux49~5_combout\ & ( (!\forward|Mux49~6_combout\ & ((salumainresult_EXMEM(24)))) # (\forward|Mux49~6_combout\ & (\alu_main|Result\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(24),
	datab => ALT_INV_sreaddata2_IDEX(24),
	datac => \forward|ALT_INV_Mux49~6_combout\,
	datad => ALT_INV_salumainresult_EXMEM(24),
	dataf => \forward|ALT_INV_Mux49~5_combout\,
	combout => \forward|Mux39~0_combout\);

-- Location: LABCELL_X62_Y17_N30
\alu_main|ShiftRight0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~11_combout\ = ( \forward|Mux42~0_combout\ & ( \forward|Mux40~0_combout\ & ( (!sinstruction_IFID(6)) # ((!sinstruction_IFID(7) & ((\forward|Mux41~0_combout\))) # (sinstruction_IFID(7) & (\forward|Mux39~0_combout\))) ) ) ) # ( 
-- !\forward|Mux42~0_combout\ & ( \forward|Mux40~0_combout\ & ( (!sinstruction_IFID(7) & (sinstruction_IFID(6) & ((\forward|Mux41~0_combout\)))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # ((\forward|Mux39~0_combout\)))) ) ) ) # ( 
-- \forward|Mux42~0_combout\ & ( !\forward|Mux40~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # ((\forward|Mux41~0_combout\)))) # (sinstruction_IFID(7) & (sinstruction_IFID(6) & (\forward|Mux39~0_combout\))) ) ) ) # ( 
-- !\forward|Mux42~0_combout\ & ( !\forward|Mux40~0_combout\ & ( (sinstruction_IFID(6) & ((!sinstruction_IFID(7) & ((\forward|Mux41~0_combout\))) # (sinstruction_IFID(7) & (\forward|Mux39~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux39~0_combout\,
	datad => \forward|ALT_INV_Mux41~0_combout\,
	datae => \forward|ALT_INV_Mux42~0_combout\,
	dataf => \forward|ALT_INV_Mux40~0_combout\,
	combout => \alu_main|ShiftRight0~11_combout\);

-- Location: LABCELL_X66_Y18_N33
\alu_main|ShiftRight0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~35_combout\ = ( \alu_main|ShiftRight0~12_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftRight0~11_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftRight0~13_combout\))))) # (sinstruction_IFID(8) 
-- & (!sinstruction_IFID(9))) ) ) # ( !\alu_main|ShiftRight0~12_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftRight0~11_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftRight0~13_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datab => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftRight0~11_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~13_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~12_combout\,
	combout => \alu_main|ShiftRight0~35_combout\);

-- Location: LABCELL_X66_Y18_N21
\alu_main|ShiftLeft1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~34_combout\ = ( \alu_main|ShiftLeft1~14_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~10_combout\))) ) ) # ( !\alu_main|ShiftLeft1~14_combout\ & ( (\forward|Mux29~0_combout\ & 
-- (!\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~14_combout\,
	combout => \alu_main|ShiftLeft1~34_combout\);

-- Location: MLABCELL_X65_Y15_N42
\alu_main|ShiftRight1~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~32_combout\ = ( \alu_main|ShiftRight1~10_combout\ & ( \alu_main|ShiftRight1~11_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\alu_main|Mux5~10_combout\) # (\alu_main|ShiftRight1~9_combout\))) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|Mux5~10_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~10_combout\ & ( \alu_main|ShiftRight1~11_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\alu_main|Mux5~10_combout\) # (\alu_main|ShiftRight1~9_combout\))) ) ) ) # ( 
-- \alu_main|ShiftRight1~10_combout\ & ( !\alu_main|ShiftRight1~11_combout\ & ( (\alu_main|Mux5~10_combout\ & ((\alu_main|ShiftRight1~9_combout\) # (\forward|Mux29~0_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~10_combout\ & ( 
-- !\alu_main|ShiftRight1~11_combout\ & ( (!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~9_combout\ & \alu_main|Mux5~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000011111111001100000011001100110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~9_combout\,
	datad => \alu_main|ALT_INV_Mux5~10_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~11_combout\,
	combout => \alu_main|ShiftRight1~32_combout\);

-- Location: LABCELL_X68_Y15_N0
\alu_main|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~1_combout\ = ( \alu_main|ShiftLeft1~35_combout\ & ( \alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~22_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~16_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~35_combout\ & ( \alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~22_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~16_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~35_combout\ & ( !\alu_main|ShiftLeft1~29_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)))) 
-- # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~22_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~16_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~35_combout\ & ( !\alu_main|ShiftLeft1~29_combout\ & ( 
-- (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~22_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~16_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~22_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~35_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~29_combout\,
	combout => \alu_main|Mux21~1_combout\);

-- Location: MLABCELL_X65_Y15_N33
\alu_main|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~2_combout\ = ( \alu_main|Mux19~2_combout\ & ( \alu_main|Mux19~3_combout\ & ( \alu_main|ShiftRight1~32_combout\ ) ) ) # ( !\alu_main|Mux19~2_combout\ & ( \alu_main|Mux19~3_combout\ & ( \alu_main|Mux21~1_combout\ ) ) ) # ( 
-- \alu_main|Mux19~2_combout\ & ( !\alu_main|Mux19~3_combout\ & ( \alu_main|ShiftLeft1~34_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftLeft1~34_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~32_combout\,
	datad => \alu_main|ALT_INV_Mux21~1_combout\,
	datae => \alu_main|ALT_INV_Mux19~2_combout\,
	dataf => \alu_main|ALT_INV_Mux19~3_combout\,
	combout => \alu_main|Mux21~2_combout\);

-- Location: MLABCELL_X65_Y15_N51
\alu_main|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~3_combout\ = ( \alu_main|Mux19~4_combout\ & ( \alu_main|Mux21~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (\alu_main|ShiftRight0~35_combout\)) # (\alu_main|Mux30~0_combout\ & ((\alu_main|ShiftLeft0~10_combout\))) ) ) ) # ( 
-- !\alu_main|Mux19~4_combout\ & ( \alu_main|Mux21~2_combout\ & ( (!\alu_main|Mux30~0_combout\) # (\alu_main|Mux21~0_combout\) ) ) ) # ( \alu_main|Mux19~4_combout\ & ( !\alu_main|Mux21~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & 
-- (\alu_main|ShiftRight0~35_combout\)) # (\alu_main|Mux30~0_combout\ & ((\alu_main|ShiftLeft0~10_combout\))) ) ) ) # ( !\alu_main|Mux19~4_combout\ & ( !\alu_main|Mux21~2_combout\ & ( (\alu_main|Mux21~0_combout\ & \alu_main|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux21~0_combout\,
	datab => \alu_main|ALT_INV_Mux30~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~35_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~10_combout\,
	datae => \alu_main|ALT_INV_Mux19~4_combout\,
	dataf => \alu_main|ALT_INV_Mux21~2_combout\,
	combout => \alu_main|Mux21~3_combout\);

-- Location: LABCELL_X60_Y13_N42
\alu_main|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~4_combout\ = ( \forward|Mux10~0_combout\ & ( \alu_main|Add0~85_sumout\ & ( (!salucontrol_IDEX(0) & ((salucontrol_IDEX(1)) # (\forward|Mux42~0_combout\))) # (salucontrol_IDEX(0) & ((!salucontrol_IDEX(1)))) ) ) ) # ( 
-- !\forward|Mux10~0_combout\ & ( \alu_main|Add0~85_sumout\ & ( (!salucontrol_IDEX(0) & ((salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (\forward|Mux42~0_combout\ & !salucontrol_IDEX(1))) ) ) ) # ( \forward|Mux10~0_combout\ & ( !\alu_main|Add0~85_sumout\ & 
-- ( (!salucontrol_IDEX(1) & ((\forward|Mux42~0_combout\) # (salucontrol_IDEX(0)))) ) ) ) # ( !\forward|Mux10~0_combout\ & ( !\alu_main|Add0~85_sumout\ & ( (salucontrol_IDEX(0) & (\forward|Mux42~0_combout\ & !salucontrol_IDEX(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000010111110000000000000101101010100101111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datac => \forward|ALT_INV_Mux42~0_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \forward|ALT_INV_Mux10~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~85_sumout\,
	combout => \alu_main|Mux21~4_combout\);

-- Location: LABCELL_X61_Y15_N48
\alu_main|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux21~5_combout\ = ( \alu_main|Mux19~1_combout\ & ( \alu_main|Mux21~4_combout\ & ( (!\alu_main|Mux19~0_combout\ & ((\alu_main|Mux21~3_combout\))) # (\alu_main|Mux19~0_combout\ & (\forward|Mux42~0_combout\)) ) ) ) # ( !\alu_main|Mux19~1_combout\ 
-- & ( \alu_main|Mux21~4_combout\ & ( (!\alu_main|Mux19~0_combout\) # ((!\forward|Mux42~0_combout\ & !\forward|Mux10~0_combout\)) ) ) ) # ( \alu_main|Mux19~1_combout\ & ( !\alu_main|Mux21~4_combout\ & ( (!\alu_main|Mux19~0_combout\ & 
-- ((\alu_main|Mux21~3_combout\))) # (\alu_main|Mux19~0_combout\ & (\forward|Mux42~0_combout\)) ) ) ) # ( !\alu_main|Mux19~1_combout\ & ( !\alu_main|Mux21~4_combout\ & ( (!\forward|Mux42~0_combout\ & (\alu_main|Mux19~0_combout\ & !\forward|Mux10~0_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000100011101110111101100111011000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux42~0_combout\,
	datab => \alu_main|ALT_INV_Mux19~0_combout\,
	datac => \forward|ALT_INV_Mux10~0_combout\,
	datad => \alu_main|ALT_INV_Mux21~3_combout\,
	datae => \alu_main|ALT_INV_Mux19~1_combout\,
	dataf => \alu_main|ALT_INV_Mux21~4_combout\,
	combout => \alu_main|Mux21~5_combout\);

-- Location: LABCELL_X61_Y15_N54
\alu_main|Result[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(21) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(21) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux21~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux21~5_combout\,
	datad => \alu_main|ALT_INV_Result\(21),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(21));

-- Location: LABCELL_X61_Y15_N0
\mux_jal|output[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[21]~21_combout\ = ( \alu_main|Result\(21) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(21)) ) ) # ( !\alu_main|Result\(21) & ( (spc_MEMWB(21) & \sjal_MEMWB~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_MEMWB(21),
	datad => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(21),
	combout => \mux_jal|output[21]~21_combout\);

-- Location: FF_X46_Y11_N44
\reg_file|registers[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][21]~q\);

-- Location: LABCELL_X45_Y12_N9
\reg_file|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux42~0_combout\ = ( \reg_file|registers[20][21]~q\ & ( \reg_file|registers[16][21]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|registers[24][21]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[28][21]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[20][21]~q\ & ( \reg_file|registers[16][21]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[24][21]~q\))) # (sinstruction_IFID(18) & (((\reg_file|registers[28][21]~q\ & 
-- sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[20][21]~q\ & ( !\reg_file|registers[16][21]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[24][21]~q\ & ((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # 
-- (\reg_file|registers[28][21]~q\)))) ) ) ) # ( !\reg_file|registers[20][21]~q\ & ( !\reg_file|registers[16][21]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[24][21]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[28][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[24][21]~q\,
	datac => \reg_file|ALT_INV_registers[28][21]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[20][21]~q\,
	dataf => \reg_file|ALT_INV_registers[16][21]~q\,
	combout => \reg_file|Mux42~0_combout\);

-- Location: LABCELL_X53_Y17_N18
\reg_file|Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux42~3_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[23][21]~q\ & ( (!sinstruction_IFID(19)) # (\reg_file|registers[31][21]~q\) ) ) ) # ( !sinstruction_IFID(18) & ( \reg_file|registers[23][21]~q\ & ( (!sinstruction_IFID(19) & 
-- ((\reg_file|registers[19][21]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[27][21]~q\)) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[23][21]~q\ & ( (sinstruction_IFID(19) & \reg_file|registers[31][21]~q\) ) ) ) # ( 
-- !sinstruction_IFID(18) & ( !\reg_file|registers[23][21]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[19][21]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[27][21]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[27][21]~q\,
	datac => \reg_file|ALT_INV_registers[31][21]~q\,
	datad => \reg_file|ALT_INV_registers[19][21]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[23][21]~q\,
	combout => \reg_file|Mux42~3_combout\);

-- Location: LABCELL_X53_Y11_N51
\reg_file|Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux42~2_combout\ = ( \reg_file|registers[18][21]~q\ & ( \reg_file|registers[26][21]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[22][21]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][21]~q\))) ) 
-- ) ) # ( !\reg_file|registers[18][21]~q\ & ( \reg_file|registers[26][21]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[22][21]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[30][21]~q\)))) ) ) ) # ( \reg_file|registers[18][21]~q\ & ( !\reg_file|registers[26][21]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[22][21]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][21]~q\)))) ) ) ) # ( !\reg_file|registers[18][21]~q\ & ( !\reg_file|registers[26][21]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[22][21]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][21]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[22][21]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[18][21]~q\,
	dataf => \reg_file|ALT_INV_registers[26][21]~q\,
	combout => \reg_file|Mux42~2_combout\);

-- Location: LABCELL_X50_Y17_N30
\reg_file|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux42~1_combout\ = ( \reg_file|registers[17][21]~q\ & ( \reg_file|registers[25][21]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|registers[21][21]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][21]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[17][21]~q\ & ( \reg_file|registers[25][21]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[21][21]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[29][21]~q\))))) ) ) ) # ( \reg_file|registers[17][21]~q\ & ( !\reg_file|registers[25][21]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[21][21]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][21]~q\))))) ) ) ) # ( !\reg_file|registers[17][21]~q\ & ( !\reg_file|registers[25][21]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[21][21]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[21][21]~q\,
	datad => \reg_file|ALT_INV_registers[29][21]~q\,
	datae => \reg_file|ALT_INV_registers[17][21]~q\,
	dataf => \reg_file|ALT_INV_registers[25][21]~q\,
	combout => \reg_file|Mux42~1_combout\);

-- Location: LABCELL_X43_Y16_N3
\reg_file|Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux42~4_combout\ = ( \reg_file|Mux42~2_combout\ & ( \reg_file|Mux42~1_combout\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|Mux42~0_combout\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\reg_file|Mux42~3_combout\)))) ) ) ) # ( !\reg_file|Mux42~2_combout\ & ( \reg_file|Mux42~1_combout\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|Mux42~0_combout\))) # (sinstruction_IFID(17) & (((\reg_file|Mux42~3_combout\ & 
-- sinstruction_IFID(16))))) ) ) ) # ( \reg_file|Mux42~2_combout\ & ( !\reg_file|Mux42~1_combout\ & ( (!sinstruction_IFID(17) & (\reg_file|Mux42~0_combout\ & ((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\reg_file|Mux42~3_combout\)))) ) ) ) # ( !\reg_file|Mux42~2_combout\ & ( !\reg_file|Mux42~1_combout\ & ( (!sinstruction_IFID(17) & (\reg_file|Mux42~0_combout\ & ((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((\reg_file|Mux42~3_combout\ & 
-- sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux42~0_combout\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux42~3_combout\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_Mux42~2_combout\,
	dataf => \reg_file|ALT_INV_Mux42~1_combout\,
	combout => \reg_file|Mux42~4_combout\);

-- Location: LABCELL_X42_Y18_N15
\reg_file|Mux42~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux42~7_combout\ = ( \reg_file|registers[12][21]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[13][21]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[15][21]~q\))) ) ) ) # ( 
-- !\reg_file|registers[12][21]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[13][21]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[15][21]~q\))) ) ) ) # ( \reg_file|registers[12][21]~q\ & ( !sinstruction_IFID(16) & 
-- ( (!sinstruction_IFID(17)) # (\reg_file|registers[14][21]~q\) ) ) ) # ( !\reg_file|registers[12][21]~q\ & ( !sinstruction_IFID(16) & ( (\reg_file|registers[14][21]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[13][21]~q\,
	datab => \reg_file|ALT_INV_registers[14][21]~q\,
	datac => \reg_file|ALT_INV_registers[15][21]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[12][21]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \reg_file|Mux42~7_combout\);

-- Location: LABCELL_X43_Y16_N48
\reg_file|Mux42~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux42~6_combout\ = ( \reg_file|registers[3][21]~q\ & ( \reg_file|registers[0][21]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[1][21]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[2][21]~q\))) ) ) ) # ( !\reg_file|registers[3][21]~q\ & ( \reg_file|registers[0][21]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[1][21]~q\)))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[2][21]~q\ & (!sinstruction_IFID(16)))) ) ) ) # ( \reg_file|registers[3][21]~q\ & ( !\reg_file|registers[0][21]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16) & \reg_file|registers[1][21]~q\)))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))) # (\reg_file|registers[2][21]~q\))) ) ) ) # ( !\reg_file|registers[3][21]~q\ & ( !\reg_file|registers[0][21]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16) & \reg_file|registers[1][21]~q\)))) # (sinstruction_IFID(17) 
-- & (\reg_file|registers[2][21]~q\ & (!sinstruction_IFID(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][21]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[1][21]~q\,
	datae => \reg_file|ALT_INV_registers[3][21]~q\,
	dataf => \reg_file|ALT_INV_registers[0][21]~q\,
	combout => \reg_file|Mux42~6_combout\);

-- Location: LABCELL_X48_Y19_N51
\reg_file|Mux42~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux42~5_combout\ = ( \reg_file|registers[11][21]~q\ & ( \reg_file|registers[9][21]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[8][21]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][21]~q\)))) # (sinstruction_IFID(16)) ) ) ) 
-- # ( !\reg_file|registers[11][21]~q\ & ( \reg_file|registers[9][21]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[8][21]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][21]~q\))))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[11][21]~q\ & ( !\reg_file|registers[9][21]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[8][21]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[10][21]~q\))))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[11][21]~q\ & ( !\reg_file|registers[9][21]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\reg_file|registers[8][21]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[8][21]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[10][21]~q\,
	datae => \reg_file|ALT_INV_registers[11][21]~q\,
	dataf => \reg_file|ALT_INV_registers[9][21]~q\,
	combout => \reg_file|Mux42~5_combout\);

-- Location: LABCELL_X56_Y19_N0
\reg_file|Mux42~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux42~8_combout\ = ( \reg_file|registers[6][21]~q\ & ( \reg_file|registers[7][21]~q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[4][21]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][21]~q\))) # (sinstruction_IFID(17)) ) ) ) # 
-- ( !\reg_file|registers[6][21]~q\ & ( \reg_file|registers[7][21]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[4][21]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[5][21]~q\))) ) ) ) 
-- # ( \reg_file|registers[6][21]~q\ & ( !\reg_file|registers[7][21]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[4][21]~q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (\reg_file|registers[5][21]~q\ & (!sinstruction_IFID(17)))) ) ) ) 
-- # ( !\reg_file|registers[6][21]~q\ & ( !\reg_file|registers[7][21]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[4][21]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[5][21]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[4][21]~q\,
	datae => \reg_file|ALT_INV_registers[6][21]~q\,
	dataf => \reg_file|ALT_INV_registers[7][21]~q\,
	combout => \reg_file|Mux42~8_combout\);

-- Location: LABCELL_X43_Y16_N45
\reg_file|Mux42~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux42~9_combout\ = ( \reg_file|Mux42~5_combout\ & ( \reg_file|Mux42~8_combout\ & ( (!sinstruction_IFID(18) & (((\reg_file|Mux42~6_combout\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # 
-- ((\reg_file|Mux42~7_combout\)))) ) ) ) # ( !\reg_file|Mux42~5_combout\ & ( \reg_file|Mux42~8_combout\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|Mux42~6_combout\)))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # 
-- ((\reg_file|Mux42~7_combout\)))) ) ) ) # ( \reg_file|Mux42~5_combout\ & ( !\reg_file|Mux42~8_combout\ & ( (!sinstruction_IFID(18) & (((\reg_file|Mux42~6_combout\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (sinstruction_IFID(19) & 
-- (\reg_file|Mux42~7_combout\))) ) ) ) # ( !\reg_file|Mux42~5_combout\ & ( !\reg_file|Mux42~8_combout\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|Mux42~6_combout\)))) # (sinstruction_IFID(18) & (sinstruction_IFID(19) & 
-- (\reg_file|Mux42~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux42~7_combout\,
	datad => \reg_file|ALT_INV_Mux42~6_combout\,
	datae => \reg_file|ALT_INV_Mux42~5_combout\,
	dataf => \reg_file|ALT_INV_Mux42~8_combout\,
	combout => \reg_file|Mux42~9_combout\);

-- Location: LABCELL_X43_Y16_N9
\reg_file|Mux42~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux42~10_combout\ = ( \reg_file|Mux42~9_combout\ & ( (!sinstruction_IFID(20)) # (\reg_file|Mux42~4_combout\) ) ) # ( !\reg_file|Mux42~9_combout\ & ( (sinstruction_IFID(20) & \reg_file|Mux42~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datad => \reg_file|ALT_INV_Mux42~4_combout\,
	datae => \reg_file|ALT_INV_Mux42~9_combout\,
	combout => \reg_file|Mux42~10_combout\);

-- Location: LABCELL_X43_Y16_N15
\sreaddata2_IDEX[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX[21]~feeder_combout\ = ( \reg_file|Mux42~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux42~10_combout\,
	combout => \sreaddata2_IDEX[21]~feeder_combout\);

-- Location: FF_X43_Y16_N17
\sreaddata2_IDEX[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX[21]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(21));

-- Location: LABCELL_X62_Y17_N54
\forward|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux42~0_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(21) & ( (!\forward|Mux49~5_combout\) # (sreaddata2_IDEX(21)) ) ) ) # ( !\forward|Mux49~6_combout\ & ( \alu_main|Result\(21) & ( (!\forward|Mux49~5_combout\ & 
-- ((salumainresult_EXMEM(21)))) # (\forward|Mux49~5_combout\ & (sreaddata2_IDEX(21))) ) ) ) # ( \forward|Mux49~6_combout\ & ( !\alu_main|Result\(21) & ( (sreaddata2_IDEX(21) & \forward|Mux49~5_combout\) ) ) ) # ( !\forward|Mux49~6_combout\ & ( 
-- !\alu_main|Result\(21) & ( (!\forward|Mux49~5_combout\ & ((salumainresult_EXMEM(21)))) # (\forward|Mux49~5_combout\ & (sreaddata2_IDEX(21))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000110000001100000011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sreaddata2_IDEX(21),
	datac => \forward|ALT_INV_Mux49~5_combout\,
	datad => ALT_INV_salumainresult_EXMEM(21),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \alu_main|ALT_INV_Result\(21),
	combout => \forward|Mux42~0_combout\);

-- Location: MLABCELL_X65_Y17_N24
\alu_main|ShiftRight1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~9_combout\ = ( \forward|Mux40~0_combout\ & ( \alu_main|ShiftRight1~39_combout\ & ( (!\forward|Mux31~6_combout\ & (\forward|Mux42~0_combout\)) # (\forward|Mux31~6_combout\ & ((\forward|Mux41~0_combout\))) ) ) ) # ( 
-- !\forward|Mux40~0_combout\ & ( \alu_main|ShiftRight1~39_combout\ & ( (!\forward|Mux31~6_combout\ & (\forward|Mux42~0_combout\)) # (\forward|Mux31~6_combout\ & ((\forward|Mux41~0_combout\))) ) ) ) # ( \forward|Mux40~0_combout\ & ( 
-- !\alu_main|ShiftRight1~39_combout\ & ( (!\forward|Mux31~6_combout\) # (\forward|Mux39~0_combout\) ) ) ) # ( !\forward|Mux40~0_combout\ & ( !\alu_main|ShiftRight1~39_combout\ & ( (\forward|Mux31~6_combout\ & \forward|Mux39~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux42~0_combout\,
	datab => \forward|ALT_INV_Mux41~0_combout\,
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux39~0_combout\,
	datae => \forward|ALT_INV_Mux40~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	combout => \alu_main|ShiftRight1~9_combout\);

-- Location: LABCELL_X64_Y19_N15
\alu_main|ShiftRight1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~15_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux47~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux48~0_combout\ ) ) ) # ( 
-- \forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux49~7_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux50~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~7_combout\,
	datab => \forward|ALT_INV_Mux48~0_combout\,
	datac => \forward|ALT_INV_Mux50~0_combout\,
	datad => \forward|ALT_INV_Mux47~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~15_combout\);

-- Location: LABCELL_X66_Y17_N24
\alu_main|ShiftRight1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~8_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux43~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux44~0_combout\ ) ) ) # ( \forward|Mux31~6_combout\ 
-- & ( !\forward|Mux30~0_combout\ & ( \forward|Mux45~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux46~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux43~0_combout\,
	datab => \forward|ALT_INV_Mux46~0_combout\,
	datac => \forward|ALT_INV_Mux45~0_combout\,
	datad => \forward|ALT_INV_Mux44~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~8_combout\);

-- Location: LABCELL_X66_Y17_N6
\alu_main|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~0_combout\ = ( \alu_main|ShiftRight1~15_combout\ & ( \alu_main|ShiftRight1~8_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~9_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~10_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~15_combout\ & ( \alu_main|ShiftRight1~8_combout\ & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~9_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~10_combout\))))) ) ) ) # ( \alu_main|ShiftRight1~15_combout\ & ( !\alu_main|ShiftRight1~8_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (((!\forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~9_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~10_combout\))))) ) ) ) # ( !\alu_main|ShiftRight1~15_combout\ & ( 
-- !\alu_main|ShiftRight1~8_combout\ & ( (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~9_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~9_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~10_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~15_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~8_combout\,
	combout => \alu_main|Mux13~0_combout\);

-- Location: LABCELL_X64_Y19_N12
\alu_main|ShiftRight0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~17_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux47~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux48~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux49~7_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux50~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~7_combout\,
	datab => \forward|ALT_INV_Mux48~0_combout\,
	datac => \forward|ALT_INV_Mux47~0_combout\,
	datad => \forward|ALT_INV_Mux50~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftRight0~17_combout\);

-- Location: LABCELL_X67_Y15_N39
\alu_main|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~2_combout\ = ( \alu_main|ShiftRight0~17_combout\ & ( \alu_main|ShiftRight0~12_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9)) # ((\alu_main|ShiftRight0~11_combout\)))) # (sinstruction_IFID(8) & 
-- (((\alu_main|ShiftRight0~10_combout\)) # (sinstruction_IFID(9)))) ) ) ) # ( !\alu_main|ShiftRight0~17_combout\ & ( \alu_main|ShiftRight0~12_combout\ & ( (!sinstruction_IFID(8) & (sinstruction_IFID(9) & ((\alu_main|ShiftRight0~11_combout\)))) # 
-- (sinstruction_IFID(8) & (((\alu_main|ShiftRight0~10_combout\)) # (sinstruction_IFID(9)))) ) ) ) # ( \alu_main|ShiftRight0~17_combout\ & ( !\alu_main|ShiftRight0~12_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9)) # 
-- ((\alu_main|ShiftRight0~11_combout\)))) # (sinstruction_IFID(8) & (!sinstruction_IFID(9) & (\alu_main|ShiftRight0~10_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~17_combout\ & ( !\alu_main|ShiftRight0~12_combout\ & ( (!sinstruction_IFID(8) & 
-- (sinstruction_IFID(9) & ((\alu_main|ShiftRight0~11_combout\)))) # (sinstruction_IFID(8) & (!sinstruction_IFID(9) & (\alu_main|ShiftRight0~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datab => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftRight0~10_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~11_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~17_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~12_combout\,
	combout => \alu_main|Mux13~2_combout\);

-- Location: LABCELL_X67_Y15_N48
\alu_main|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~3_combout\ = ( \alu_main|Mux13~2_combout\ & ( (\alu_main|Mux4~2_combout\ & (((!\alu_main|Mux4~1_combout\) # (\forward|Mux50~0_combout\)) # (\forward|Mux18~0_combout\))) ) ) # ( !\alu_main|Mux13~2_combout\ & ( (\alu_main|Mux4~2_combout\ & 
-- (\alu_main|Mux4~1_combout\ & ((\forward|Mux50~0_combout\) # (\forward|Mux18~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100001111000001110000111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux18~0_combout\,
	datab => \forward|ALT_INV_Mux50~0_combout\,
	datac => \alu_main|ALT_INV_Mux4~2_combout\,
	datad => \alu_main|ALT_INV_Mux4~1_combout\,
	dataf => \alu_main|ALT_INV_Mux13~2_combout\,
	combout => \alu_main|Mux13~3_combout\);

-- Location: LABCELL_X67_Y15_N9
\alu_main|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~4_combout\ = ( !\alu_main|Mux13~3_combout\ & ( (!\alu_main|Mux4~5_combout\ & (((!\alu_main|Mux4~3_combout\) # (!\alu_main|Mux13~0_combout\)))) # (\alu_main|Mux4~5_combout\ & (!\alu_main|Mux13~1_combout\ & ((!\alu_main|Mux4~3_combout\) # 
-- (!\alu_main|Mux13~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~5_combout\,
	datab => \alu_main|ALT_INV_Mux13~1_combout\,
	datac => \alu_main|ALT_INV_Mux4~3_combout\,
	datad => \alu_main|ALT_INV_Mux13~0_combout\,
	dataf => \alu_main|ALT_INV_Mux13~3_combout\,
	combout => \alu_main|Mux13~4_combout\);

-- Location: LABCELL_X66_Y17_N36
\alu_main|ShiftLeft1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~23_combout\ = ( \alu_main|ShiftLeft1~10_combout\ & ( \alu_main|ShiftLeft1~14_combout\ & ( ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~22_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~16_combout\)))) # 
-- (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~10_combout\ & ( \alu_main|ShiftLeft1~14_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)) # (\alu_main|ShiftLeft1~22_combout\))) # (\forward|Mux29~0_combout\ & 
-- (((!\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~16_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~10_combout\ & ( !\alu_main|ShiftLeft1~14_combout\ & ( (!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~22_combout\ & (!\forward|Mux28~0_combout\))) # 
-- (\forward|Mux29~0_combout\ & (((\alu_main|ShiftLeft1~16_combout\) # (\forward|Mux28~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~10_combout\ & ( !\alu_main|ShiftLeft1~14_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~22_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~22_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~16_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~14_combout\,
	combout => \alu_main|ShiftLeft1~23_combout\);

-- Location: LABCELL_X67_Y17_N24
\alu_main|ShiftLeft0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~26_combout\ = ( \alu_main|ShiftLeft0~25_combout\ & ( \alu_main|ShiftLeft0~9_combout\ & ( (!sinstruction_IFID(8)) # ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~17_combout\)) # (sinstruction_IFID(9) & 
-- ((\alu_main|ShiftLeft0~5_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~25_combout\ & ( \alu_main|ShiftLeft0~9_combout\ & ( (!sinstruction_IFID(8) & (sinstruction_IFID(9))) # (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & 
-- (\alu_main|ShiftLeft0~17_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~5_combout\))))) ) ) ) # ( \alu_main|ShiftLeft0~25_combout\ & ( !\alu_main|ShiftLeft0~9_combout\ & ( (!sinstruction_IFID(8) & (!sinstruction_IFID(9))) # 
-- (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~17_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~5_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft0~25_combout\ & ( !\alu_main|ShiftLeft0~9_combout\ & ( 
-- (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~17_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datab => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftLeft0~17_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~5_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~25_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~9_combout\,
	combout => \alu_main|ShiftLeft0~26_combout\);

-- Location: LABCELL_X67_Y15_N24
\alu_main|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~5_combout\ = ( \alu_main|ShiftLeft0~26_combout\ & ( \alu_main|Mux1~2_combout\ & ( !\alu_main|Mux1~1_combout\ ) ) ) # ( \alu_main|ShiftLeft0~26_combout\ & ( !\alu_main|Mux1~2_combout\ & ( (!\alu_main|Mux1~1_combout\ & 
-- (!\forward|Mux18~0_combout\ & (!\forward|Mux50~0_combout\))) # (\alu_main|Mux1~1_combout\ & (((\alu_main|ShiftLeft1~23_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~26_combout\ & ( !\alu_main|Mux1~2_combout\ & ( (!\alu_main|Mux1~1_combout\ & 
-- (!\forward|Mux18~0_combout\ & (!\forward|Mux50~0_combout\))) # (\alu_main|Mux1~1_combout\ & (((\alu_main|ShiftLeft1~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001111100010000000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux18~0_combout\,
	datab => \forward|ALT_INV_Mux50~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~23_combout\,
	datad => \alu_main|ALT_INV_Mux1~1_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~26_combout\,
	dataf => \alu_main|ALT_INV_Mux1~2_combout\,
	combout => \alu_main|Mux13~5_combout\);

-- Location: LABCELL_X66_Y15_N48
\alu_main|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux13~6_combout\ = ( \alu_main|Mux13~4_combout\ & ( \alu_main|Mux13~5_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((\alu_main|Mux4~13_combout\ & \alu_main|Result~9_combout\)))) # (\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\)) # 
-- (\alu_main|Add0~53_sumout\))) ) ) ) # ( !\alu_main|Mux13~4_combout\ & ( \alu_main|Mux13~5_combout\ & ( (!\alu_main|Mux4~13_combout\) # ((!\alu_main|Mux4~12_combout\ & ((\alu_main|Result~9_combout\))) # (\alu_main|Mux4~12_combout\ & 
-- (\alu_main|Add0~53_sumout\))) ) ) ) # ( \alu_main|Mux13~4_combout\ & ( !\alu_main|Mux13~5_combout\ & ( (\alu_main|Mux4~13_combout\ & ((!\alu_main|Mux4~12_combout\ & ((\alu_main|Result~9_combout\))) # (\alu_main|Mux4~12_combout\ & 
-- (\alu_main|Add0~53_sumout\)))) ) ) ) # ( !\alu_main|Mux13~4_combout\ & ( !\alu_main|Mux13~5_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\) # (\alu_main|Result~9_combout\)))) # (\alu_main|Mux4~12_combout\ & 
-- (\alu_main|Add0~53_sumout\ & (\alu_main|Mux4~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000111001101000000010000110111110001111111010011000100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Add0~53_sumout\,
	datab => \alu_main|ALT_INV_Mux4~12_combout\,
	datac => \alu_main|ALT_INV_Mux4~13_combout\,
	datad => \alu_main|ALT_INV_Result~9_combout\,
	datae => \alu_main|ALT_INV_Mux13~4_combout\,
	dataf => \alu_main|ALT_INV_Mux13~5_combout\,
	combout => \alu_main|Mux13~6_combout\);

-- Location: LABCELL_X60_Y15_N54
\alu_main|Result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(13) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(13) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux13~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux13~6_combout\,
	datad => \alu_main|ALT_INV_Result\(13),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(13));

-- Location: LABCELL_X51_Y15_N9
\mux_jal|output[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[13]~13_combout\ = ( spc_MEMWB(13) & ( \alu_main|Result\(13) ) ) # ( !spc_MEMWB(13) & ( \alu_main|Result\(13) & ( !\sjal_MEMWB~q\ ) ) ) # ( spc_MEMWB(13) & ( !\alu_main|Result\(13) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_spc_MEMWB(13),
	dataf => \alu_main|ALT_INV_Result\(13),
	combout => \mux_jal|output[13]~13_combout\);

-- Location: FF_X51_Y13_N56
\reg_file|registers[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][13]~q\);

-- Location: LABCELL_X51_Y13_N21
\reg_file|Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux50~1_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[17][13]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[21][13]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][13]~q\))) ) ) ) # ( !sinstruction_IFID(18) & ( 
-- \reg_file|registers[17][13]~q\ & ( (!sinstruction_IFID(19)) # (\reg_file|registers[25][13]~q\) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[17][13]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[21][13]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[29][13]~q\))) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[17][13]~q\ & ( (sinstruction_IFID(19) & \reg_file|registers[25][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][13]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[25][13]~q\,
	datad => \reg_file|ALT_INV_registers[29][13]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[17][13]~q\,
	combout => \reg_file|Mux50~1_combout\);

-- Location: LABCELL_X50_Y11_N27
\reg_file|Mux50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux50~3_combout\ = ( \reg_file|registers[31][13]~q\ & ( \reg_file|registers[19][13]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[23][13]~q\)))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # 
-- (\reg_file|registers[27][13]~q\))) ) ) ) # ( !\reg_file|registers[31][13]~q\ & ( \reg_file|registers[19][13]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[23][13]~q\)))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[27][13]~q\ & (!sinstruction_IFID(18)))) ) ) ) # ( \reg_file|registers[31][13]~q\ & ( !\reg_file|registers[19][13]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18) & \reg_file|registers[23][13]~q\)))) # (sinstruction_IFID(19) 
-- & (((sinstruction_IFID(18))) # (\reg_file|registers[27][13]~q\))) ) ) ) # ( !\reg_file|registers[31][13]~q\ & ( !\reg_file|registers[19][13]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18) & \reg_file|registers[23][13]~q\)))) # 
-- (sinstruction_IFID(19) & (\reg_file|registers[27][13]~q\ & (!sinstruction_IFID(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][13]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[23][13]~q\,
	datae => \reg_file|ALT_INV_registers[31][13]~q\,
	dataf => \reg_file|ALT_INV_registers[19][13]~q\,
	combout => \reg_file|Mux50~3_combout\);

-- Location: MLABCELL_X47_Y14_N0
\reg_file|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux50~0_combout\ = ( \reg_file|registers[20][13]~q\ & ( \reg_file|registers[24][13]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[16][13]~q\) # (sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # 
-- (\reg_file|registers[28][13]~q\))) ) ) ) # ( !\reg_file|registers[20][13]~q\ & ( \reg_file|registers[24][13]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \reg_file|registers[16][13]~q\)))) # (sinstruction_IFID(19) & 
-- (((!sinstruction_IFID(18))) # (\reg_file|registers[28][13]~q\))) ) ) ) # ( \reg_file|registers[20][13]~q\ & ( !\reg_file|registers[24][13]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[16][13]~q\) # (sinstruction_IFID(18))))) # 
-- (sinstruction_IFID(19) & (\reg_file|registers[28][13]~q\ & (sinstruction_IFID(18)))) ) ) ) # ( !\reg_file|registers[20][13]~q\ & ( !\reg_file|registers[24][13]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \reg_file|registers[16][13]~q\)))) 
-- # (sinstruction_IFID(19) & (\reg_file|registers[28][13]~q\ & (sinstruction_IFID(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][13]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[16][13]~q\,
	datae => \reg_file|ALT_INV_registers[20][13]~q\,
	dataf => \reg_file|ALT_INV_registers[24][13]~q\,
	combout => \reg_file|Mux50~0_combout\);

-- Location: LABCELL_X51_Y10_N6
\reg_file|Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux50~2_combout\ = ( \reg_file|registers[26][13]~q\ & ( \reg_file|registers[18][13]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[22][13]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][13]~q\))) ) 
-- ) ) # ( !\reg_file|registers[26][13]~q\ & ( \reg_file|registers[18][13]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[22][13]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[30][13]~q\)))) ) ) ) # ( \reg_file|registers[26][13]~q\ & ( !\reg_file|registers[18][13]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[22][13]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][13]~q\)))) ) ) ) # ( !\reg_file|registers[26][13]~q\ & ( !\reg_file|registers[18][13]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[22][13]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[30][13]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[22][13]~q\,
	datae => \reg_file|ALT_INV_registers[26][13]~q\,
	dataf => \reg_file|ALT_INV_registers[18][13]~q\,
	combout => \reg_file|Mux50~2_combout\);

-- Location: LABCELL_X53_Y14_N18
\reg_file|Mux50~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux50~4_combout\ = ( \reg_file|Mux50~0_combout\ & ( \reg_file|Mux50~2_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|Mux50~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux50~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux50~0_combout\ & ( \reg_file|Mux50~2_combout\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & (\reg_file|Mux50~1_combout\))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|Mux50~3_combout\)))) ) ) ) # ( 
-- \reg_file|Mux50~0_combout\ & ( !\reg_file|Mux50~2_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|Mux50~1_combout\)))) # (sinstruction_IFID(17) & (sinstruction_IFID(16) & ((\reg_file|Mux50~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux50~0_combout\ & ( !\reg_file|Mux50~2_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux50~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux50~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_Mux50~1_combout\,
	datad => \reg_file|ALT_INV_Mux50~3_combout\,
	datae => \reg_file|ALT_INV_Mux50~0_combout\,
	dataf => \reg_file|ALT_INV_Mux50~2_combout\,
	combout => \reg_file|Mux50~4_combout\);

-- Location: LABCELL_X45_Y15_N45
\reg_file|Mux50~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux50~6_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[2][13]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][13]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[3][13]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[2][13]~q\ & ( (sinstruction_IFID(17)) # (\reg_file|registers[0][13]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[2][13]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][13]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[3][13]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[2][13]~q\ & ( (\reg_file|registers[0][13]~q\ & !sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][13]~q\,
	datab => \reg_file|ALT_INV_registers[1][13]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[3][13]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[2][13]~q\,
	combout => \reg_file|Mux50~6_combout\);

-- Location: LABCELL_X45_Y19_N27
\reg_file|Mux50~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux50~5_combout\ = ( \reg_file|registers[10][13]~q\ & ( \reg_file|registers[9][13]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[8][13]~q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[11][13]~q\))) ) ) ) # ( !\reg_file|registers[10][13]~q\ & ( \reg_file|registers[9][13]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[8][13]~q\)))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))) # (\reg_file|registers[11][13]~q\))) ) ) ) # ( \reg_file|registers[10][13]~q\ & ( !\reg_file|registers[9][13]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[8][13]~q\) # (sinstruction_IFID(17))))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[11][13]~q\ & (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|registers[10][13]~q\ & ( !\reg_file|registers[9][13]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[8][13]~q\)))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[11][13]~q\ & (sinstruction_IFID(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][13]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[8][13]~q\,
	datae => \reg_file|ALT_INV_registers[10][13]~q\,
	dataf => \reg_file|ALT_INV_registers[9][13]~q\,
	combout => \reg_file|Mux50~5_combout\);

-- Location: LABCELL_X46_Y16_N51
\reg_file|Mux50~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux50~7_combout\ = ( \reg_file|registers[13][13]~q\ & ( \reg_file|registers[12][13]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[14][13]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][13]~q\))) ) 
-- ) ) # ( !\reg_file|registers[13][13]~q\ & ( \reg_file|registers[12][13]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[14][13]~q\)))) # (sinstruction_IFID(16) & (\reg_file|registers[15][13]~q\ & 
-- (sinstruction_IFID(17)))) ) ) ) # ( \reg_file|registers[13][13]~q\ & ( !\reg_file|registers[12][13]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[14][13]~q\)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[15][13]~q\))) ) ) ) # ( !\reg_file|registers[13][13]~q\ & ( !\reg_file|registers[12][13]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[14][13]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][13]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[14][13]~q\,
	datae => \reg_file|ALT_INV_registers[13][13]~q\,
	dataf => \reg_file|ALT_INV_registers[12][13]~q\,
	combout => \reg_file|Mux50~7_combout\);

-- Location: LABCELL_X43_Y15_N27
\reg_file|Mux50~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux50~8_combout\ = ( \reg_file|registers[4][13]~q\ & ( \reg_file|registers[7][13]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[5][13]~q\))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16)) # 
-- (\reg_file|registers[6][13]~q\)))) ) ) ) # ( !\reg_file|registers[4][13]~q\ & ( \reg_file|registers[7][13]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[5][13]~q\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16)) # 
-- (\reg_file|registers[6][13]~q\)))) ) ) ) # ( \reg_file|registers[4][13]~q\ & ( !\reg_file|registers[7][13]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[5][13]~q\))) # (sinstruction_IFID(17) & 
-- (((\reg_file|registers[6][13]~q\ & !sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[4][13]~q\ & ( !\reg_file|registers[7][13]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[5][13]~q\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (((\reg_file|registers[6][13]~q\ & !sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[5][13]~q\,
	datac => \reg_file|ALT_INV_registers[6][13]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[4][13]~q\,
	dataf => \reg_file|ALT_INV_registers[7][13]~q\,
	combout => \reg_file|Mux50~8_combout\);

-- Location: LABCELL_X45_Y15_N18
\reg_file|Mux50~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux50~9_combout\ = ( \reg_file|Mux50~7_combout\ & ( \reg_file|Mux50~8_combout\ & ( ((!sinstruction_IFID(19) & (\reg_file|Mux50~6_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux50~5_combout\)))) # (sinstruction_IFID(18)) ) ) ) # ( 
-- !\reg_file|Mux50~7_combout\ & ( \reg_file|Mux50~8_combout\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|Mux50~6_combout\))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \reg_file|Mux50~5_combout\)))) ) ) ) # ( 
-- \reg_file|Mux50~7_combout\ & ( !\reg_file|Mux50~8_combout\ & ( (!sinstruction_IFID(19) & (\reg_file|Mux50~6_combout\ & (!sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (((\reg_file|Mux50~5_combout\) # (sinstruction_IFID(18))))) ) ) ) # ( 
-- !\reg_file|Mux50~7_combout\ & ( !\reg_file|Mux50~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|Mux50~6_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux50~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_Mux50~6_combout\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_Mux50~5_combout\,
	datae => \reg_file|ALT_INV_Mux50~7_combout\,
	dataf => \reg_file|ALT_INV_Mux50~8_combout\,
	combout => \reg_file|Mux50~9_combout\);

-- Location: LABCELL_X55_Y15_N0
\reg_file|Mux50~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux50~10_combout\ = ( \reg_file|Mux50~4_combout\ & ( \reg_file|Mux50~9_combout\ ) ) # ( !\reg_file|Mux50~4_combout\ & ( \reg_file|Mux50~9_combout\ & ( !sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux50~4_combout\ & ( !\reg_file|Mux50~9_combout\ & 
-- ( sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux50~4_combout\,
	dataf => \reg_file|ALT_INV_Mux50~9_combout\,
	combout => \reg_file|Mux50~10_combout\);

-- Location: FF_X55_Y15_N59
\sreaddata2_IDEX[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux50~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(13));

-- Location: MLABCELL_X59_Y15_N15
\alu_main|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~57_sumout\ = SUM(( \forward|Mux17~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux49~8_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(14))))) ) + ( \alu_main|Add0~54\ ))
-- \alu_main|Add0~58\ = CARRY(( \forward|Mux17~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux49~8_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(14))))) ) + ( \alu_main|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(14),
	datad => \forward|ALT_INV_Mux17~0_combout\,
	dataf => \forward|ALT_INV_Mux49~8_combout\,
	cin => \alu_main|Add0~54\,
	sumout => \alu_main|Add0~57_sumout\,
	cout => \alu_main|Add0~58\);

-- Location: LABCELL_X67_Y15_N18
\alu_main|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~1_combout\ = ( \alu_main|ShiftRight0~21_combout\ & ( \alu_main|ShiftRight1~19_combout\ & ( (!\alu_main|ShiftLeft1~7_combout\ & ((!salucontrol_IDEX(1) & ((\alu_main|ShiftLeft0~2_combout\))) # (salucontrol_IDEX(1) & 
-- (\alu_main|ShiftLeft1~1_combout\)))) # (\alu_main|ShiftLeft1~7_combout\ & (((\alu_main|ShiftLeft0~2_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~21_combout\ & ( \alu_main|ShiftRight1~19_combout\ & ( (\alu_main|ShiftLeft1~1_combout\ & 
-- (!\alu_main|ShiftLeft1~7_combout\ & salucontrol_IDEX(1))) ) ) ) # ( \alu_main|ShiftRight0~21_combout\ & ( !\alu_main|ShiftRight1~19_combout\ & ( (\alu_main|ShiftLeft0~2_combout\ & ((!salucontrol_IDEX(1)) # (\alu_main|ShiftLeft1~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000001100000000010100000011001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \alu_main|ALT_INV_ShiftRight0~21_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~19_combout\,
	combout => \alu_main|Mux14~1_combout\);

-- Location: LABCELL_X66_Y17_N48
\alu_main|ShiftRight0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~18_combout\ = ( \forward|Mux44~0_combout\ & ( \forward|Mux45~0_combout\ & ( (!sinstruction_IFID(7)) # ((!sinstruction_IFID(6) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux42~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux44~0_combout\ & ( \forward|Mux45~0_combout\ & ( (!sinstruction_IFID(7) & (((!sinstruction_IFID(6))))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux42~0_combout\))))) 
-- ) ) ) # ( \forward|Mux44~0_combout\ & ( !\forward|Mux45~0_combout\ & ( (!sinstruction_IFID(7) & (((sinstruction_IFID(6))))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(6) & 
-- ((\forward|Mux42~0_combout\))))) ) ) ) # ( !\forward|Mux44~0_combout\ & ( !\forward|Mux45~0_combout\ & ( (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux42~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux43~0_combout\,
	datab => \forward|ALT_INV_Mux42~0_combout\,
	datac => ALT_INV_sinstruction_IFID(7),
	datad => ALT_INV_sinstruction_IFID(6),
	datae => \forward|ALT_INV_Mux44~0_combout\,
	dataf => \forward|ALT_INV_Mux45~0_combout\,
	combout => \alu_main|ShiftRight0~18_combout\);

-- Location: LABCELL_X60_Y18_N42
\alu_main|ShiftRight0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~25_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux46~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux47~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux48~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux49~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux47~0_combout\,
	datab => \forward|ALT_INV_Mux49~7_combout\,
	datac => \forward|ALT_INV_Mux48~0_combout\,
	datad => \forward|ALT_INV_Mux46~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftRight0~25_combout\);

-- Location: LABCELL_X66_Y17_N42
\alu_main|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~2_combout\ = ( \alu_main|ShiftRight0~25_combout\ & ( \alu_main|ShiftRight0~20_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9)) # ((\alu_main|ShiftRight0~19_combout\)))) # (sinstruction_IFID(8) & 
-- (((\alu_main|ShiftRight0~18_combout\)) # (sinstruction_IFID(9)))) ) ) ) # ( !\alu_main|ShiftRight0~25_combout\ & ( \alu_main|ShiftRight0~20_combout\ & ( (!sinstruction_IFID(8) & (sinstruction_IFID(9) & ((\alu_main|ShiftRight0~19_combout\)))) # 
-- (sinstruction_IFID(8) & (((\alu_main|ShiftRight0~18_combout\)) # (sinstruction_IFID(9)))) ) ) ) # ( \alu_main|ShiftRight0~25_combout\ & ( !\alu_main|ShiftRight0~20_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9)) # 
-- ((\alu_main|ShiftRight0~19_combout\)))) # (sinstruction_IFID(8) & (!sinstruction_IFID(9) & (\alu_main|ShiftRight0~18_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~25_combout\ & ( !\alu_main|ShiftRight0~20_combout\ & ( (!sinstruction_IFID(8) & 
-- (sinstruction_IFID(9) & ((\alu_main|ShiftRight0~19_combout\)))) # (sinstruction_IFID(8) & (!sinstruction_IFID(9) & (\alu_main|ShiftRight0~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datab => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftRight0~18_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~19_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~25_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~20_combout\,
	combout => \alu_main|Mux14~2_combout\);

-- Location: LABCELL_X67_Y15_N3
\alu_main|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~3_combout\ = ( \forward|Mux49~7_combout\ & ( \alu_main|Mux14~2_combout\ & ( \alu_main|Mux4~2_combout\ ) ) ) # ( !\forward|Mux49~7_combout\ & ( \alu_main|Mux14~2_combout\ & ( (\alu_main|Mux4~2_combout\ & ((!\alu_main|Mux4~1_combout\) # 
-- (\forward|Mux17~0_combout\))) ) ) ) # ( \forward|Mux49~7_combout\ & ( !\alu_main|Mux14~2_combout\ & ( (\alu_main|Mux4~2_combout\ & \alu_main|Mux4~1_combout\) ) ) ) # ( !\forward|Mux49~7_combout\ & ( !\alu_main|Mux14~2_combout\ & ( 
-- (\alu_main|Mux4~2_combout\ & (\forward|Mux17~0_combout\ & \alu_main|Mux4~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000101010101010101000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~2_combout\,
	datac => \forward|ALT_INV_Mux17~0_combout\,
	datad => \alu_main|ALT_INV_Mux4~1_combout\,
	datae => \forward|ALT_INV_Mux49~7_combout\,
	dataf => \alu_main|ALT_INV_Mux14~2_combout\,
	combout => \alu_main|Mux14~3_combout\);

-- Location: LABCELL_X60_Y18_N45
\alu_main|ShiftRight1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~23_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux46~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux47~0_combout\ ) ) ) # ( 
-- \forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux48~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux49~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux47~0_combout\,
	datab => \forward|ALT_INV_Mux49~7_combout\,
	datac => \forward|ALT_INV_Mux46~0_combout\,
	datad => \forward|ALT_INV_Mux48~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~23_combout\);

-- Location: LABCELL_X66_Y18_N36
\alu_main|ShiftRight1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~16_combout\ = ( \forward|Mux42~0_combout\ & ( \forward|Mux31~6_combout\ & ( (\forward|Mux30~0_combout\) # (\forward|Mux44~0_combout\) ) ) ) # ( !\forward|Mux42~0_combout\ & ( \forward|Mux31~6_combout\ & ( (\forward|Mux44~0_combout\ & 
-- !\forward|Mux30~0_combout\) ) ) ) # ( \forward|Mux42~0_combout\ & ( !\forward|Mux31~6_combout\ & ( (!\forward|Mux30~0_combout\ & (\forward|Mux45~0_combout\)) # (\forward|Mux30~0_combout\ & ((\forward|Mux43~0_combout\))) ) ) ) # ( 
-- !\forward|Mux42~0_combout\ & ( !\forward|Mux31~6_combout\ & ( (!\forward|Mux30~0_combout\ & (\forward|Mux45~0_combout\)) # (\forward|Mux30~0_combout\ & ((\forward|Mux43~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux44~0_combout\,
	datab => \forward|ALT_INV_Mux45~0_combout\,
	datac => \forward|ALT_INV_Mux43~0_combout\,
	datad => \forward|ALT_INV_Mux30~0_combout\,
	datae => \forward|ALT_INV_Mux42~0_combout\,
	dataf => \forward|ALT_INV_Mux31~6_combout\,
	combout => \alu_main|ShiftRight1~16_combout\);

-- Location: LABCELL_X66_Y18_N51
\alu_main|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~0_combout\ = ( \alu_main|ShiftRight1~16_combout\ & ( \alu_main|ShiftRight1~18_combout\ & ( ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~23_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~17_combout\)))) # 
-- (\forward|Mux29~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~16_combout\ & ( \alu_main|ShiftRight1~18_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~23_combout\)) # (\forward|Mux28~0_combout\ & 
-- ((\alu_main|ShiftRight1~17_combout\))))) # (\forward|Mux29~0_combout\ & (\forward|Mux28~0_combout\)) ) ) ) # ( \alu_main|ShiftRight1~16_combout\ & ( !\alu_main|ShiftRight1~18_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftRight1~23_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~17_combout\))))) # (\forward|Mux29~0_combout\ & (!\forward|Mux28~0_combout\)) ) ) ) # ( !\alu_main|ShiftRight1~16_combout\ & ( !\alu_main|ShiftRight1~18_combout\ & 
-- ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~23_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~23_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~17_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~16_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~18_combout\,
	combout => \alu_main|Mux14~0_combout\);

-- Location: LABCELL_X67_Y15_N54
\alu_main|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~4_combout\ = ( !\alu_main|Mux14~3_combout\ & ( \alu_main|Mux14~0_combout\ & ( (!\alu_main|Mux4~3_combout\ & ((!\alu_main|Mux14~1_combout\) # (!\alu_main|Mux4~5_combout\))) ) ) ) # ( !\alu_main|Mux14~3_combout\ & ( 
-- !\alu_main|Mux14~0_combout\ & ( (!\alu_main|Mux14~1_combout\) # (!\alu_main|Mux4~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000000000000000011111010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux14~1_combout\,
	datac => \alu_main|ALT_INV_Mux4~5_combout\,
	datad => \alu_main|ALT_INV_Mux4~3_combout\,
	datae => \alu_main|ALT_INV_Mux14~3_combout\,
	dataf => \alu_main|ALT_INV_Mux14~0_combout\,
	combout => \alu_main|Mux14~4_combout\);

-- Location: LABCELL_X66_Y15_N18
\alu_main|ShiftLeft0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~28_combout\ = ( \alu_main|ShiftLeft0~11_combout\ & ( \alu_main|ShiftLeft0~27_combout\ & ( (!sinstruction_IFID(8)) # ((!sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~19_combout\))) # (sinstruction_IFID(9) & 
-- (\alu_main|ShiftLeft0~58_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~11_combout\ & ( \alu_main|ShiftLeft0~27_combout\ & ( (!sinstruction_IFID(9) & (((!sinstruction_IFID(8)) # (\alu_main|ShiftLeft0~19_combout\)))) # (sinstruction_IFID(9) & 
-- (\alu_main|ShiftLeft0~58_combout\ & (sinstruction_IFID(8)))) ) ) ) # ( \alu_main|ShiftLeft0~11_combout\ & ( !\alu_main|ShiftLeft0~27_combout\ & ( (!sinstruction_IFID(9) & (((sinstruction_IFID(8) & \alu_main|ShiftLeft0~19_combout\)))) # 
-- (sinstruction_IFID(9) & (((!sinstruction_IFID(8))) # (\alu_main|ShiftLeft0~58_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~11_combout\ & ( !\alu_main|ShiftLeft0~27_combout\ & ( (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & 
-- ((\alu_main|ShiftLeft0~19_combout\))) # (sinstruction_IFID(9) & (\alu_main|ShiftLeft0~58_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => \alu_main|ALT_INV_ShiftLeft0~58_combout\,
	datac => ALT_INV_sinstruction_IFID(8),
	datad => \alu_main|ALT_INV_ShiftLeft0~19_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~11_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~27_combout\,
	combout => \alu_main|ShiftLeft0~28_combout\);

-- Location: LABCELL_X63_Y16_N18
\alu_main|ShiftLeft1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~25_combout\ = ( \alu_main|ShiftLeft1~86_combout\ & ( \alu_main|ShiftLeft1~11_combout\ & ( ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~24_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~18_combout\))) # 
-- (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~86_combout\ & ( \alu_main|ShiftLeft1~11_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~24_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~18_combout\)))) # (\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\)) ) ) ) # ( \alu_main|ShiftLeft1~86_combout\ & ( !\alu_main|ShiftLeft1~11_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~24_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~18_combout\)))) # (\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\)) ) ) ) # ( !\alu_main|ShiftLeft1~86_combout\ & ( !\alu_main|ShiftLeft1~11_combout\ & ( 
-- (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~24_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~18_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~24_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~86_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~11_combout\,
	combout => \alu_main|ShiftLeft1~25_combout\);

-- Location: LABCELL_X67_Y15_N12
\alu_main|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~5_combout\ = ( \alu_main|ShiftLeft1~25_combout\ & ( \alu_main|Mux1~2_combout\ & ( (!\alu_main|Mux1~1_combout\ & \alu_main|ShiftLeft0~28_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~25_combout\ & ( \alu_main|Mux1~2_combout\ & ( 
-- (!\alu_main|Mux1~1_combout\ & \alu_main|ShiftLeft0~28_combout\) ) ) ) # ( \alu_main|ShiftLeft1~25_combout\ & ( !\alu_main|Mux1~2_combout\ & ( ((!\forward|Mux17~0_combout\ & !\forward|Mux49~7_combout\)) # (\alu_main|Mux1~1_combout\) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~25_combout\ & ( !\alu_main|Mux1~2_combout\ & ( (!\alu_main|Mux1~1_combout\ & (!\forward|Mux17~0_combout\ & !\forward|Mux49~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000110111010101010100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~1_combout\,
	datab => \forward|ALT_INV_Mux17~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~28_combout\,
	datad => \forward|ALT_INV_Mux49~7_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~25_combout\,
	dataf => \alu_main|ALT_INV_Mux1~2_combout\,
	combout => \alu_main|Mux14~5_combout\);

-- Location: LABCELL_X66_Y15_N24
\alu_main|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux14~6_combout\ = ( \alu_main|Mux14~4_combout\ & ( \alu_main|Mux14~5_combout\ & ( (!\alu_main|Mux4~13_combout\ & (((\alu_main|Mux4~12_combout\)))) # (\alu_main|Mux4~13_combout\ & ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~10_combout\)) # 
-- (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~57_sumout\))))) ) ) ) # ( !\alu_main|Mux14~4_combout\ & ( \alu_main|Mux14~5_combout\ & ( (!\alu_main|Mux4~13_combout\) # ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~10_combout\)) # 
-- (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~57_sumout\)))) ) ) ) # ( \alu_main|Mux14~4_combout\ & ( !\alu_main|Mux14~5_combout\ & ( (\alu_main|Mux4~13_combout\ & ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~10_combout\)) # 
-- (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~57_sumout\))))) ) ) ) # ( !\alu_main|Mux14~4_combout\ & ( !\alu_main|Mux14~5_combout\ & ( (!\alu_main|Mux4~13_combout\ & (((!\alu_main|Mux4~12_combout\)))) # (\alu_main|Mux4~13_combout\ & 
-- ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~10_combout\)) # (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~57_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000011000001010000001111110101111100110000010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result~10_combout\,
	datab => \alu_main|ALT_INV_Add0~57_sumout\,
	datac => \alu_main|ALT_INV_Mux4~13_combout\,
	datad => \alu_main|ALT_INV_Mux4~12_combout\,
	datae => \alu_main|ALT_INV_Mux14~4_combout\,
	dataf => \alu_main|ALT_INV_Mux14~5_combout\,
	combout => \alu_main|Mux14~6_combout\);

-- Location: LABCELL_X60_Y15_N18
\alu_main|Result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(14) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(14) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux14~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(14),
	datad => \alu_main|ALT_INV_Mux14~6_combout\,
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(14));

-- Location: LABCELL_X60_Y15_N24
\mux_jal|output[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[14]~14_combout\ = ( \alu_main|Result\(14) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(14)) ) ) # ( !\alu_main|Result\(14) & ( (\sjal_MEMWB~q\ & spc_MEMWB(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjal_MEMWB~q\,
	datac => ALT_INV_spc_MEMWB(14),
	dataf => \alu_main|ALT_INV_Result\(14),
	combout => \mux_jal|output[14]~14_combout\);

-- Location: FF_X50_Y19_N14
\reg_file|registers[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][14]~q\);

-- Location: LABCELL_X50_Y19_N15
\reg_file|Mux49~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux49~5_combout\ = ( \reg_file|registers[8][14]~q\ & ( \reg_file|registers[9][14]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[10][14]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][14]~q\))) ) ) 
-- ) # ( !\reg_file|registers[8][14]~q\ & ( \reg_file|registers[9][14]~q\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|registers[10][14]~q\)))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[11][14]~q\)))) 
-- ) ) ) # ( \reg_file|registers[8][14]~q\ & ( !\reg_file|registers[9][14]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[10][14]~q\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) & 
-- (\reg_file|registers[11][14]~q\))) ) ) ) # ( !\reg_file|registers[8][14]~q\ & ( !\reg_file|registers[9][14]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[10][14]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[11][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[11][14]~q\,
	datad => \reg_file|ALT_INV_registers[10][14]~q\,
	datae => \reg_file|ALT_INV_registers[8][14]~q\,
	dataf => \reg_file|ALT_INV_registers[9][14]~q\,
	combout => \reg_file|Mux49~5_combout\);

-- Location: LABCELL_X45_Y17_N9
\reg_file|Mux49~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux49~6_combout\ = ( \reg_file|registers[0][14]~q\ & ( \reg_file|registers[1][14]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[2][14]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][14]~q\))) ) ) ) 
-- # ( !\reg_file|registers[0][14]~q\ & ( \reg_file|registers[1][14]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][14]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][14]~q\)))) ) ) ) # ( \reg_file|registers[0][14]~q\ & ( !\reg_file|registers[1][14]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[2][14]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][14]~q\)))) ) ) ) # ( !\reg_file|registers[0][14]~q\ & ( !\reg_file|registers[1][14]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[2][14]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][14]~q\,
	datab => \reg_file|ALT_INV_registers[2][14]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[0][14]~q\,
	dataf => \reg_file|ALT_INV_registers[1][14]~q\,
	combout => \reg_file|Mux49~6_combout\);

-- Location: LABCELL_X45_Y18_N51
\reg_file|Mux49~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux49~7_combout\ = ( \reg_file|registers[13][14]~q\ & ( \reg_file|registers[12][14]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[14][14]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][14]~q\))) ) 
-- ) ) # ( !\reg_file|registers[13][14]~q\ & ( \reg_file|registers[12][14]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[14][14]~q\)))) # (sinstruction_IFID(16) & (\reg_file|registers[15][14]~q\ & 
-- (sinstruction_IFID(17)))) ) ) ) # ( \reg_file|registers[13][14]~q\ & ( !\reg_file|registers[12][14]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17) & \reg_file|registers[14][14]~q\)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[15][14]~q\))) ) ) ) # ( !\reg_file|registers[13][14]~q\ & ( !\reg_file|registers[12][14]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[14][14]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][14]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[14][14]~q\,
	datae => \reg_file|ALT_INV_registers[13][14]~q\,
	dataf => \reg_file|ALT_INV_registers[12][14]~q\,
	combout => \reg_file|Mux49~7_combout\);

-- Location: LABCELL_X46_Y19_N30
\reg_file|Mux49~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux49~8_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[7][14]~q\ & ( (sinstruction_IFID(16)) # (\reg_file|registers[6][14]~q\) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[7][14]~q\ & ( (!sinstruction_IFID(16) & 
-- (\reg_file|registers[4][14]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][14]~q\))) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[7][14]~q\ & ( (\reg_file|registers[6][14]~q\ & !sinstruction_IFID(16)) ) ) ) # ( !sinstruction_IFID(17) 
-- & ( !\reg_file|registers[7][14]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[4][14]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][14]~q\,
	datab => \reg_file|ALT_INV_registers[4][14]~q\,
	datac => \reg_file|ALT_INV_registers[5][14]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[7][14]~q\,
	combout => \reg_file|Mux49~8_combout\);

-- Location: LABCELL_X46_Y19_N54
\reg_file|Mux49~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux49~9_combout\ = ( \reg_file|Mux49~7_combout\ & ( \reg_file|Mux49~8_combout\ & ( ((!sinstruction_IFID(19) & ((\reg_file|Mux49~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux49~5_combout\))) # (sinstruction_IFID(18)) ) ) ) # ( 
-- !\reg_file|Mux49~7_combout\ & ( \reg_file|Mux49~8_combout\ & ( (!sinstruction_IFID(19) & (((\reg_file|Mux49~6_combout\) # (sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (\reg_file|Mux49~5_combout\ & (!sinstruction_IFID(18)))) ) ) ) # ( 
-- \reg_file|Mux49~7_combout\ & ( !\reg_file|Mux49~8_combout\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \reg_file|Mux49~6_combout\)))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|Mux49~5_combout\))) ) ) ) # ( 
-- !\reg_file|Mux49~7_combout\ & ( !\reg_file|Mux49~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux49~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux49~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux49~5_combout\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_Mux49~6_combout\,
	datae => \reg_file|ALT_INV_Mux49~7_combout\,
	dataf => \reg_file|ALT_INV_Mux49~8_combout\,
	combout => \reg_file|Mux49~9_combout\);

-- Location: LABCELL_X55_Y11_N27
\reg_file|Mux49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux49~1_combout\ = ( \reg_file|registers[25][14]~q\ & ( \reg_file|registers[29][14]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[17][14]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][14]~q\)))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[25][14]~q\ & ( \reg_file|registers[29][14]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[17][14]~q\ & (!sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((\reg_file|registers[21][14]~q\) # (sinstruction_IFID(19))))) 
-- ) ) ) # ( \reg_file|registers[25][14]~q\ & ( !\reg_file|registers[29][14]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|registers[17][14]~q\))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19) & 
-- \reg_file|registers[21][14]~q\)))) ) ) ) # ( !\reg_file|registers[25][14]~q\ & ( !\reg_file|registers[29][14]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[17][14]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[21][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][14]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[21][14]~q\,
	datae => \reg_file|ALT_INV_registers[25][14]~q\,
	dataf => \reg_file|ALT_INV_registers[29][14]~q\,
	combout => \reg_file|Mux49~1_combout\);

-- Location: LABCELL_X50_Y11_N3
\reg_file|Mux49~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux49~3_combout\ = ( \reg_file|registers[31][14]~q\ & ( \reg_file|registers[27][14]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[19][14]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[23][14]~q\)))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[31][14]~q\ & ( \reg_file|registers[27][14]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[19][14]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[23][14]~q\))))) # (sinstruction_IFID(19) & 
-- (((!sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[31][14]~q\ & ( !\reg_file|registers[27][14]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[19][14]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[23][14]~q\))))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[31][14]~q\ & ( !\reg_file|registers[27][14]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[19][14]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[23][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[19][14]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[23][14]~q\,
	datae => \reg_file|ALT_INV_registers[31][14]~q\,
	dataf => \reg_file|ALT_INV_registers[27][14]~q\,
	combout => \reg_file|Mux49~3_combout\);

-- Location: LABCELL_X55_Y11_N36
\reg_file|Mux49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux49~2_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[22][14]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[26][14]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[30][14]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \reg_file|registers[22][14]~q\ & ( (\reg_file|registers[18][14]~q\) # (sinstruction_IFID(18)) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[22][14]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[26][14]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[30][14]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[22][14]~q\ & ( (!sinstruction_IFID(18) & \reg_file|registers[18][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][14]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[18][14]~q\,
	datad => \reg_file|ALT_INV_registers[26][14]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[22][14]~q\,
	combout => \reg_file|Mux49~2_combout\);

-- Location: MLABCELL_X52_Y12_N45
\reg_file|Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux49~0_combout\ = ( \reg_file|registers[24][14]~q\ & ( \reg_file|registers[16][14]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[20][14]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][14]~q\))) ) 
-- ) ) # ( !\reg_file|registers[24][14]~q\ & ( \reg_file|registers[16][14]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[20][14]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[28][14]~q\)))) ) ) ) # ( \reg_file|registers[24][14]~q\ & ( !\reg_file|registers[16][14]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[20][14]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][14]~q\)))) ) ) ) # ( !\reg_file|registers[24][14]~q\ & ( !\reg_file|registers[16][14]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[20][14]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[28][14]~q\,
	datad => \reg_file|ALT_INV_registers[20][14]~q\,
	datae => \reg_file|ALT_INV_registers[24][14]~q\,
	dataf => \reg_file|ALT_INV_registers[16][14]~q\,
	combout => \reg_file|Mux49~0_combout\);

-- Location: LABCELL_X55_Y11_N42
\reg_file|Mux49~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux49~4_combout\ = ( \reg_file|Mux49~2_combout\ & ( \reg_file|Mux49~0_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|Mux49~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux49~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux49~2_combout\ & ( \reg_file|Mux49~0_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|Mux49~1_combout\))) # (sinstruction_IFID(17) & (((\reg_file|Mux49~3_combout\ & sinstruction_IFID(16))))) ) ) ) # ( 
-- \reg_file|Mux49~2_combout\ & ( !\reg_file|Mux49~0_combout\ & ( (!sinstruction_IFID(17) & (\reg_file|Mux49~1_combout\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|Mux49~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux49~2_combout\ & ( !\reg_file|Mux49~0_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux49~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux49~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux49~1_combout\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux49~3_combout\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_Mux49~2_combout\,
	dataf => \reg_file|ALT_INV_Mux49~0_combout\,
	combout => \reg_file|Mux49~4_combout\);

-- Location: LABCELL_X56_Y19_N12
\reg_file|Mux49~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux49~10_combout\ = ( \reg_file|Mux49~9_combout\ & ( \reg_file|Mux49~4_combout\ ) ) # ( !\reg_file|Mux49~9_combout\ & ( \reg_file|Mux49~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux49~9_combout\ & ( !\reg_file|Mux49~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux49~9_combout\,
	dataf => \reg_file|ALT_INV_Mux49~4_combout\,
	combout => \reg_file|Mux49~10_combout\);

-- Location: LABCELL_X56_Y19_N45
\sreaddata2_IDEX[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX[14]~feeder_combout\ = ( \reg_file|Mux49~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux49~10_combout\,
	combout => \sreaddata2_IDEX[14]~feeder_combout\);

-- Location: FF_X56_Y19_N47
\sreaddata2_IDEX[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX[14]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(14));

-- Location: MLABCELL_X59_Y15_N18
\alu_main|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~61_sumout\ = SUM(( \forward|Mux16~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux48~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(15))))) ) + ( \alu_main|Add0~58\ ))
-- \alu_main|Add0~62\ = CARRY(( \forward|Mux16~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux48~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(15))))) ) + ( \alu_main|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(15),
	datad => \forward|ALT_INV_Mux16~0_combout\,
	dataf => \forward|ALT_INV_Mux48~1_combout\,
	cin => \alu_main|Add0~58\,
	sumout => \alu_main|Add0~61_sumout\,
	cout => \alu_main|Add0~62\);

-- Location: LABCELL_X63_Y19_N6
\alu_main|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~1_combout\ = ( \alu_main|ShiftLeft1~1_combout\ & ( \alu_main|ShiftLeft1~7_combout\ & ( (\alu_main|ShiftLeft0~2_combout\ & \alu_main|ShiftRight0~29_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~1_combout\ & ( \alu_main|ShiftLeft1~7_combout\ & ( 
-- (\alu_main|ShiftLeft0~2_combout\ & \alu_main|ShiftRight0~29_combout\) ) ) ) # ( \alu_main|ShiftLeft1~1_combout\ & ( !\alu_main|ShiftLeft1~7_combout\ & ( (!salucontrol_IDEX(1) & (\alu_main|ShiftLeft0~2_combout\ & (\alu_main|ShiftRight0~29_combout\))) # 
-- (salucontrol_IDEX(1) & (((\alu_main|ShiftRight1~54_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~1_combout\ & ( !\alu_main|ShiftLeft1~7_combout\ & ( (\alu_main|ShiftLeft0~2_combout\ & (!salucontrol_IDEX(1) & \alu_main|ShiftRight0~29_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000011011100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftRight0~29_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~54_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	combout => \alu_main|Mux15~1_combout\);

-- Location: LABCELL_X61_Y17_N0
\alu_main|ShiftRight1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~25_combout\ = ( \forward|Mux39~0_combout\ & ( \forward|Mux37~0_combout\ & ( ((!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux38~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux40~0_combout\)))) # 
-- (\forward|Mux31~6_combout\) ) ) ) # ( !\forward|Mux39~0_combout\ & ( \forward|Mux37~0_combout\ & ( (!\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux38~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & 
-- ((\forward|Mux40~0_combout\))))) # (\forward|Mux31~6_combout\ & (((!\alu_main|ShiftRight1~39_combout\)))) ) ) ) # ( \forward|Mux39~0_combout\ & ( !\forward|Mux37~0_combout\ & ( (!\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~39_combout\ & 
-- (\forward|Mux38~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux40~0_combout\))))) # (\forward|Mux31~6_combout\ & (((\alu_main|ShiftRight1~39_combout\)))) ) ) ) # ( !\forward|Mux39~0_combout\ & ( !\forward|Mux37~0_combout\ & ( 
-- (!\forward|Mux31~6_combout\ & ((!\alu_main|ShiftRight1~39_combout\ & (\forward|Mux38~0_combout\)) # (\alu_main|ShiftRight1~39_combout\ & ((\forward|Mux40~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux38~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datad => \forward|ALT_INV_Mux40~0_combout\,
	datae => \forward|ALT_INV_Mux39~0_combout\,
	dataf => \forward|ALT_INV_Mux37~0_combout\,
	combout => \alu_main|ShiftRight1~25_combout\);

-- Location: LABCELL_X64_Y17_N48
\alu_main|ShiftRight1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~24_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux41~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux42~0_combout\ ) ) ) # ( 
-- \forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux43~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux44~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux44~0_combout\,
	datab => \forward|ALT_INV_Mux42~0_combout\,
	datac => \forward|ALT_INV_Mux41~0_combout\,
	datad => \forward|ALT_INV_Mux43~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~24_combout\);

-- Location: LABCELL_X60_Y18_N27
\alu_main|ShiftRight1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~30_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux45~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux46~0_combout\ ) ) ) # ( 
-- \forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux47~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux48~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux45~0_combout\,
	datab => \forward|ALT_INV_Mux47~0_combout\,
	datac => \forward|ALT_INV_Mux46~0_combout\,
	datad => \forward|ALT_INV_Mux48~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~30_combout\);

-- Location: MLABCELL_X65_Y15_N24
\alu_main|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~0_combout\ = ( \forward|Mux29~0_combout\ & ( \alu_main|ShiftRight1~26_combout\ & ( (\alu_main|ShiftRight1~24_combout\) # (\forward|Mux28~0_combout\) ) ) ) # ( !\forward|Mux29~0_combout\ & ( \alu_main|ShiftRight1~26_combout\ & ( 
-- (!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~30_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~25_combout\)) ) ) ) # ( \forward|Mux29~0_combout\ & ( !\alu_main|ShiftRight1~26_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- \alu_main|ShiftRight1~24_combout\) ) ) ) # ( !\forward|Mux29~0_combout\ & ( !\alu_main|ShiftRight1~26_combout\ & ( (!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~30_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~25_combout\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~25_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~24_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~30_combout\,
	datae => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~26_combout\,
	combout => \alu_main|Mux15~0_combout\);

-- Location: LABCELL_X66_Y15_N0
\alu_main|ShiftRight0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~26_combout\ = ( \forward|Mux41~0_combout\ & ( \forward|Mux44~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # ((\forward|Mux43~0_combout\)))) # (sinstruction_IFID(7) & (((\forward|Mux42~0_combout\)) # 
-- (sinstruction_IFID(6)))) ) ) ) # ( !\forward|Mux41~0_combout\ & ( \forward|Mux44~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # ((\forward|Mux43~0_combout\)))) # (sinstruction_IFID(7) & (!sinstruction_IFID(6) & 
-- (\forward|Mux42~0_combout\))) ) ) ) # ( \forward|Mux41~0_combout\ & ( !\forward|Mux44~0_combout\ & ( (!sinstruction_IFID(7) & (sinstruction_IFID(6) & ((\forward|Mux43~0_combout\)))) # (sinstruction_IFID(7) & (((\forward|Mux42~0_combout\)) # 
-- (sinstruction_IFID(6)))) ) ) ) # ( !\forward|Mux41~0_combout\ & ( !\forward|Mux44~0_combout\ & ( (!sinstruction_IFID(7) & (sinstruction_IFID(6) & ((\forward|Mux43~0_combout\)))) # (sinstruction_IFID(7) & (!sinstruction_IFID(6) & 
-- (\forward|Mux42~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux42~0_combout\,
	datad => \forward|ALT_INV_Mux43~0_combout\,
	datae => \forward|ALT_INV_Mux41~0_combout\,
	dataf => \forward|ALT_INV_Mux44~0_combout\,
	combout => \alu_main|ShiftRight0~26_combout\);

-- Location: LABCELL_X60_Y18_N24
\alu_main|ShiftRight0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~33_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux45~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux46~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux47~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux48~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux45~0_combout\,
	datab => \forward|ALT_INV_Mux47~0_combout\,
	datac => \forward|ALT_INV_Mux48~0_combout\,
	datad => \forward|ALT_INV_Mux46~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftRight0~33_combout\);

-- Location: MLABCELL_X65_Y14_N0
\alu_main|ShiftRight0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~27_combout\ = ( \forward|Mux40~0_combout\ & ( \forward|Mux37~0_combout\ & ( (!sinstruction_IFID(6) & (((!sinstruction_IFID(7))) # (\forward|Mux38~0_combout\))) # (sinstruction_IFID(6) & (((sinstruction_IFID(7)) # 
-- (\forward|Mux39~0_combout\)))) ) ) ) # ( !\forward|Mux40~0_combout\ & ( \forward|Mux37~0_combout\ & ( (!sinstruction_IFID(6) & (\forward|Mux38~0_combout\ & ((sinstruction_IFID(7))))) # (sinstruction_IFID(6) & (((sinstruction_IFID(7)) # 
-- (\forward|Mux39~0_combout\)))) ) ) ) # ( \forward|Mux40~0_combout\ & ( !\forward|Mux37~0_combout\ & ( (!sinstruction_IFID(6) & (((!sinstruction_IFID(7))) # (\forward|Mux38~0_combout\))) # (sinstruction_IFID(6) & (((\forward|Mux39~0_combout\ & 
-- !sinstruction_IFID(7))))) ) ) ) # ( !\forward|Mux40~0_combout\ & ( !\forward|Mux37~0_combout\ & ( (!sinstruction_IFID(6) & (\forward|Mux38~0_combout\ & ((sinstruction_IFID(7))))) # (sinstruction_IFID(6) & (((\forward|Mux39~0_combout\ & 
-- !sinstruction_IFID(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => \forward|ALT_INV_Mux38~0_combout\,
	datac => \forward|ALT_INV_Mux39~0_combout\,
	datad => ALT_INV_sinstruction_IFID(7),
	datae => \forward|ALT_INV_Mux40~0_combout\,
	dataf => \forward|ALT_INV_Mux37~0_combout\,
	combout => \alu_main|ShiftRight0~27_combout\);

-- Location: MLABCELL_X65_Y14_N18
\alu_main|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~2_combout\ = ( \alu_main|ShiftRight0~27_combout\ & ( \alu_main|ShiftRight0~28_combout\ & ( ((!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~33_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftRight0~26_combout\))) # 
-- (sinstruction_IFID(9)) ) ) ) # ( !\alu_main|ShiftRight0~27_combout\ & ( \alu_main|ShiftRight0~28_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~33_combout\))) # (sinstruction_IFID(8) & 
-- (\alu_main|ShiftRight0~26_combout\)))) # (sinstruction_IFID(9) & (sinstruction_IFID(8))) ) ) ) # ( \alu_main|ShiftRight0~27_combout\ & ( !\alu_main|ShiftRight0~28_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & 
-- ((\alu_main|ShiftRight0~33_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftRight0~26_combout\)))) # (sinstruction_IFID(9) & (!sinstruction_IFID(8))) ) ) ) # ( !\alu_main|ShiftRight0~27_combout\ & ( !\alu_main|ShiftRight0~28_combout\ & ( 
-- (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~33_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftRight0~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => ALT_INV_sinstruction_IFID(8),
	datac => \alu_main|ALT_INV_ShiftRight0~26_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~33_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~27_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~28_combout\,
	combout => \alu_main|Mux15~2_combout\);

-- Location: LABCELL_X64_Y14_N51
\alu_main|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~3_combout\ = ( \alu_main|Mux4~1_combout\ & ( \alu_main|Mux15~2_combout\ & ( (\alu_main|Mux4~2_combout\ & ((\forward|Mux48~0_combout\) # (\forward|Mux16~0_combout\))) ) ) ) # ( !\alu_main|Mux4~1_combout\ & ( \alu_main|Mux15~2_combout\ & ( 
-- \alu_main|Mux4~2_combout\ ) ) ) # ( \alu_main|Mux4~1_combout\ & ( !\alu_main|Mux15~2_combout\ & ( (\alu_main|Mux4~2_combout\ & ((\forward|Mux48~0_combout\) # (\forward|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010011001100110011001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux16~0_combout\,
	datab => \alu_main|ALT_INV_Mux4~2_combout\,
	datad => \forward|ALT_INV_Mux48~0_combout\,
	datae => \alu_main|ALT_INV_Mux4~1_combout\,
	dataf => \alu_main|ALT_INV_Mux15~2_combout\,
	combout => \alu_main|Mux15~3_combout\);

-- Location: LABCELL_X60_Y15_N57
\alu_main|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~4_combout\ = ( !\alu_main|Mux15~3_combout\ & ( (!\alu_main|Mux15~1_combout\ & (((!\alu_main|Mux4~3_combout\) # (!\alu_main|Mux15~0_combout\)))) # (\alu_main|Mux15~1_combout\ & (!\alu_main|Mux4~5_combout\ & ((!\alu_main|Mux4~3_combout\) # 
-- (!\alu_main|Mux15~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux15~1_combout\,
	datab => \alu_main|ALT_INV_Mux4~5_combout\,
	datac => \alu_main|ALT_INV_Mux4~3_combout\,
	datad => \alu_main|ALT_INV_Mux15~0_combout\,
	dataf => \alu_main|ALT_INV_Mux15~3_combout\,
	combout => \alu_main|Mux15~4_combout\);

-- Location: MLABCELL_X65_Y14_N51
\alu_main|ShiftLeft1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~27_combout\ = ( \alu_main|ShiftLeft1~26_combout\ & ( \alu_main|ShiftLeft1~82_combout\ & ( (!\forward|Mux29~0_combout\) # ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~70_combout\)) # (\forward|Mux28~0_combout\ & 
-- ((\alu_main|ShiftLeft1~12_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~26_combout\ & ( \alu_main|ShiftLeft1~82_combout\ & ( (!\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~70_combout\))) # (\forward|Mux28~0_combout\ & 
-- ((!\forward|Mux29~0_combout\) # ((\alu_main|ShiftLeft1~12_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~26_combout\ & ( !\alu_main|ShiftLeft1~82_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # 
-- ((\alu_main|ShiftLeft1~70_combout\)))) # (\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~12_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~26_combout\ & ( !\alu_main|ShiftLeft1~82_combout\ & ( (\forward|Mux29~0_combout\ & 
-- ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~70_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~70_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~12_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~26_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~82_combout\,
	combout => \alu_main|ShiftLeft1~27_combout\);

-- Location: LABCELL_X60_Y16_N3
\alu_main|ShiftLeft0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~47_combout\ = ( \alu_main|ShiftLeft0~29_combout\ & ( \alu_main|ShiftLeft0~13_combout\ & ( (!sinstruction_IFID(8)) # ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~21_combout\)) # (sinstruction_IFID(9) & 
-- ((!\alu_main|ShiftLeft0~46_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~29_combout\ & ( \alu_main|ShiftLeft0~13_combout\ & ( (!sinstruction_IFID(8) & (((sinstruction_IFID(9))))) # (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & 
-- (\alu_main|ShiftLeft0~21_combout\)) # (sinstruction_IFID(9) & ((!\alu_main|ShiftLeft0~46_combout\))))) ) ) ) # ( \alu_main|ShiftLeft0~29_combout\ & ( !\alu_main|ShiftLeft0~13_combout\ & ( (!sinstruction_IFID(8) & (((!sinstruction_IFID(9))))) # 
-- (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~21_combout\)) # (sinstruction_IFID(9) & ((!\alu_main|ShiftLeft0~46_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft0~29_combout\ & ( !\alu_main|ShiftLeft0~13_combout\ & ( 
-- (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~21_combout\)) # (sinstruction_IFID(9) & ((!\alu_main|ShiftLeft0~46_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010000110100111101000000011111000111001101111111011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~21_combout\,
	datab => ALT_INV_sinstruction_IFID(8),
	datac => ALT_INV_sinstruction_IFID(9),
	datad => \alu_main|ALT_INV_ShiftLeft0~46_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~29_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~13_combout\,
	combout => \alu_main|ShiftLeft0~47_combout\);

-- Location: LABCELL_X61_Y12_N18
\alu_main|ShiftLeft0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~30_combout\ = ( sinstruction_IFID(8) & ( \alu_main|ShiftLeft0~47_combout\ & ( (!sinstruction_IFID(6)) # (((!sinstruction_IFID(9)) # (\forward|Mux61~0_combout\)) # (sinstruction_IFID(7))) ) ) ) # ( !sinstruction_IFID(8) & ( 
-- \alu_main|ShiftLeft0~47_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => ALT_INV_sinstruction_IFID(7),
	datac => \forward|ALT_INV_Mux61~0_combout\,
	datad => ALT_INV_sinstruction_IFID(9),
	datae => ALT_INV_sinstruction_IFID(8),
	dataf => \alu_main|ALT_INV_ShiftLeft0~47_combout\,
	combout => \alu_main|ShiftLeft0~30_combout\);

-- Location: LABCELL_X66_Y14_N36
\alu_main|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~5_combout\ = ( \alu_main|Mux1~2_combout\ & ( \alu_main|ShiftLeft0~30_combout\ & ( !\alu_main|Mux1~1_combout\ ) ) ) # ( !\alu_main|Mux1~2_combout\ & ( \alu_main|ShiftLeft0~30_combout\ & ( (!\alu_main|Mux1~1_combout\ & 
-- (!\forward|Mux48~0_combout\ & ((!\forward|Mux16~0_combout\)))) # (\alu_main|Mux1~1_combout\ & (((\alu_main|ShiftLeft1~27_combout\)))) ) ) ) # ( !\alu_main|Mux1~2_combout\ & ( !\alu_main|ShiftLeft0~30_combout\ & ( (!\alu_main|Mux1~1_combout\ & 
-- (!\forward|Mux48~0_combout\ & ((!\forward|Mux16~0_combout\)))) # (\alu_main|Mux1~1_combout\ & (((\alu_main|ShiftLeft1~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110100000101000000000000000010001101000001011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~1_combout\,
	datab => \forward|ALT_INV_Mux48~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~27_combout\,
	datad => \forward|ALT_INV_Mux16~0_combout\,
	datae => \alu_main|ALT_INV_Mux1~2_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~30_combout\,
	combout => \alu_main|Mux15~5_combout\);

-- Location: LABCELL_X60_Y15_N0
\alu_main|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux15~6_combout\ = ( \alu_main|Mux15~4_combout\ & ( \alu_main|Mux15~5_combout\ & ( (!\alu_main|Mux4~13_combout\ & (\alu_main|Mux4~12_combout\)) # (\alu_main|Mux4~13_combout\ & ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~11_combout\)) # 
-- (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~61_sumout\))))) ) ) ) # ( !\alu_main|Mux15~4_combout\ & ( \alu_main|Mux15~5_combout\ & ( (!\alu_main|Mux4~13_combout\) # ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~11_combout\)) # 
-- (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~61_sumout\)))) ) ) ) # ( \alu_main|Mux15~4_combout\ & ( !\alu_main|Mux15~5_combout\ & ( (\alu_main|Mux4~13_combout\ & ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~11_combout\)) # 
-- (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~61_sumout\))))) ) ) ) # ( !\alu_main|Mux15~4_combout\ & ( !\alu_main|Mux15~5_combout\ & ( (!\alu_main|Mux4~13_combout\ & (!\alu_main|Mux4~12_combout\)) # (\alu_main|Mux4~13_combout\ & 
-- ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~11_combout\)) # (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~61_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010011101000001000001010110101110101111110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~13_combout\,
	datab => \alu_main|ALT_INV_Mux4~12_combout\,
	datac => \alu_main|ALT_INV_Result~11_combout\,
	datad => \alu_main|ALT_INV_Add0~61_sumout\,
	datae => \alu_main|ALT_INV_Mux15~4_combout\,
	dataf => \alu_main|ALT_INV_Mux15~5_combout\,
	combout => \alu_main|Mux15~6_combout\);

-- Location: LABCELL_X60_Y15_N9
\alu_main|Result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(15) = ( \alu_main|Mux15~6_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(15)) ) ) # ( !\alu_main|Mux15~6_combout\ & ( (\alu_main|Result\(15) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(15),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux15~6_combout\,
	combout => \alu_main|Result\(15));

-- Location: LABCELL_X60_Y15_N27
\mux_jal|output[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[15]~15_combout\ = ( \alu_main|Result\(15) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(15)) ) ) # ( !\alu_main|Result\(15) & ( (\sjal_MEMWB~q\ & spc_MEMWB(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjal_MEMWB~q\,
	datac => ALT_INV_spc_MEMWB(15),
	dataf => \alu_main|ALT_INV_Result\(15),
	combout => \mux_jal|output[15]~15_combout\);

-- Location: FF_X53_Y16_N44
\reg_file|registers[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][15]~q\);

-- Location: LABCELL_X53_Y16_N54
\reg_file|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux48~0_combout\ = ( \reg_file|registers[20][15]~q\ & ( \reg_file|registers[24][15]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|registers[16][15]~q\))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # 
-- (\reg_file|registers[28][15]~q\)))) ) ) ) # ( !\reg_file|registers[20][15]~q\ & ( \reg_file|registers[24][15]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[16][15]~q\ & (!sinstruction_IFID(18)))) # (sinstruction_IFID(19) & 
-- (((!sinstruction_IFID(18)) # (\reg_file|registers[28][15]~q\)))) ) ) ) # ( \reg_file|registers[20][15]~q\ & ( !\reg_file|registers[24][15]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|registers[16][15]~q\))) # 
-- (sinstruction_IFID(19) & (((sinstruction_IFID(18) & \reg_file|registers[28][15]~q\)))) ) ) ) # ( !\reg_file|registers[20][15]~q\ & ( !\reg_file|registers[24][15]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[16][15]~q\ & (!sinstruction_IFID(18)))) 
-- # (sinstruction_IFID(19) & (((sinstruction_IFID(18) & \reg_file|registers[28][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[16][15]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[28][15]~q\,
	datae => \reg_file|ALT_INV_registers[20][15]~q\,
	dataf => \reg_file|ALT_INV_registers[24][15]~q\,
	combout => \reg_file|Mux48~0_combout\);

-- Location: LABCELL_X57_Y18_N24
\reg_file|Mux48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux48~3_combout\ = ( \reg_file|registers[23][15]~q\ & ( \reg_file|registers[31][15]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[19][15]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][15]~q\)))) # (sinstruction_IFID(18)) ) ) 
-- ) # ( !\reg_file|registers[23][15]~q\ & ( \reg_file|registers[31][15]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[19][15]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][15]~q\))))) # (sinstruction_IFID(18) & 
-- (sinstruction_IFID(19))) ) ) ) # ( \reg_file|registers[23][15]~q\ & ( !\reg_file|registers[31][15]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[19][15]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[27][15]~q\))))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19))) ) ) ) # ( !\reg_file|registers[23][15]~q\ & ( !\reg_file|registers[31][15]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[19][15]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[19][15]~q\,
	datad => \reg_file|ALT_INV_registers[27][15]~q\,
	datae => \reg_file|ALT_INV_registers[23][15]~q\,
	dataf => \reg_file|ALT_INV_registers[31][15]~q\,
	combout => \reg_file|Mux48~3_combout\);

-- Location: LABCELL_X51_Y10_N24
\reg_file|Mux48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux48~2_combout\ = ( \reg_file|registers[30][15]~q\ & ( \reg_file|registers[22][15]~q\ & ( ((!sinstruction_IFID(19) & ((\reg_file|registers[18][15]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][15]~q\))) # (sinstruction_IFID(18)) ) ) 
-- ) # ( !\reg_file|registers[30][15]~q\ & ( \reg_file|registers[22][15]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[18][15]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][15]~q\)))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[30][15]~q\ & ( !\reg_file|registers[22][15]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[18][15]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[26][15]~q\)))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[30][15]~q\ & ( !\reg_file|registers[22][15]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[18][15]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][15]~q\,
	datab => \reg_file|ALT_INV_registers[18][15]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[30][15]~q\,
	dataf => \reg_file|ALT_INV_registers[22][15]~q\,
	combout => \reg_file|Mux48~2_combout\);

-- Location: LABCELL_X48_Y13_N15
\reg_file|Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux48~1_combout\ = ( \reg_file|registers[29][15]~q\ & ( \reg_file|registers[25][15]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[17][15]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[21][15]~q\))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[29][15]~q\ & ( \reg_file|registers[25][15]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[17][15]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[21][15]~q\)))) # (sinstruction_IFID(19) & 
-- (((!sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[29][15]~q\ & ( !\reg_file|registers[25][15]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[17][15]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[21][15]~q\)))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[29][15]~q\ & ( !\reg_file|registers[25][15]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[17][15]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[21][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[21][15]~q\,
	datac => \reg_file|ALT_INV_registers[17][15]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[29][15]~q\,
	dataf => \reg_file|ALT_INV_registers[25][15]~q\,
	combout => \reg_file|Mux48~1_combout\);

-- Location: LABCELL_X56_Y18_N18
\reg_file|Mux48~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux48~4_combout\ = ( \reg_file|Mux48~2_combout\ & ( \reg_file|Mux48~1_combout\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|Mux48~0_combout\))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|Mux48~3_combout\)))) ) ) ) # ( !\reg_file|Mux48~2_combout\ & ( \reg_file|Mux48~1_combout\ & ( (!sinstruction_IFID(16) & (\reg_file|Mux48~0_combout\ & ((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|Mux48~3_combout\)))) ) ) ) # ( \reg_file|Mux48~2_combout\ & ( !\reg_file|Mux48~1_combout\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|Mux48~0_combout\))) # (sinstruction_IFID(16) & (((\reg_file|Mux48~3_combout\ & 
-- sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|Mux48~2_combout\ & ( !\reg_file|Mux48~1_combout\ & ( (!sinstruction_IFID(16) & (\reg_file|Mux48~0_combout\ & ((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((\reg_file|Mux48~3_combout\ & 
-- sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux48~0_combout\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_Mux48~3_combout\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_Mux48~2_combout\,
	dataf => \reg_file|ALT_INV_Mux48~1_combout\,
	combout => \reg_file|Mux48~4_combout\);

-- Location: LABCELL_X51_Y19_N33
\reg_file|Mux48~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux48~8_combout\ = ( \reg_file|registers[4][15]~q\ & ( \reg_file|registers[7][15]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][15]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[6][15]~q\))) ) ) ) # ( !\reg_file|registers[4][15]~q\ & ( \reg_file|registers[7][15]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[5][15]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[6][15]~q\))) ) ) ) # ( \reg_file|registers[4][15]~q\ & ( !\reg_file|registers[7][15]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][15]~q\)))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[6][15]~q\ & ((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[4][15]~q\ & ( !\reg_file|registers[7][15]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[5][15]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[6][15]~q\ & ((!sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[6][15]~q\,
	datac => \reg_file|ALT_INV_registers[5][15]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[4][15]~q\,
	dataf => \reg_file|ALT_INV_registers[7][15]~q\,
	combout => \reg_file|Mux48~8_combout\);

-- Location: LABCELL_X48_Y18_N54
\reg_file|Mux48~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux48~7_combout\ = ( \reg_file|registers[13][15]~q\ & ( \reg_file|registers[15][15]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[12][15]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][15]~q\))) # (sinstruction_IFID(16)) ) ) 
-- ) # ( !\reg_file|registers[13][15]~q\ & ( \reg_file|registers[15][15]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \reg_file|registers[12][15]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[14][15]~q\))) ) ) ) # ( \reg_file|registers[13][15]~q\ & ( !\reg_file|registers[15][15]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][15]~q\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[14][15]~q\ & (!sinstruction_IFID(16)))) ) ) ) # ( !\reg_file|registers[13][15]~q\ & ( !\reg_file|registers[15][15]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[12][15]~q\))) # 
-- (sinstruction_IFID(17) & (\reg_file|registers[14][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][15]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[12][15]~q\,
	datae => \reg_file|ALT_INV_registers[13][15]~q\,
	dataf => \reg_file|ALT_INV_registers[15][15]~q\,
	combout => \reg_file|Mux48~7_combout\);

-- Location: MLABCELL_X47_Y20_N0
\reg_file|Mux48~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux48~5_combout\ = ( \reg_file|registers[10][15]~q\ & ( \reg_file|registers[8][15]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|registers[9][15]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[11][15]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[10][15]~q\ & ( \reg_file|registers[8][15]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[9][15]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[11][15]~q\ & sinstruction_IFID(16))))) 
-- ) ) ) # ( \reg_file|registers[10][15]~q\ & ( !\reg_file|registers[8][15]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[9][15]~q\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\reg_file|registers[11][15]~q\)))) ) ) ) # ( !\reg_file|registers[10][15]~q\ & ( !\reg_file|registers[8][15]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[9][15]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[11][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[9][15]~q\,
	datac => \reg_file|ALT_INV_registers[11][15]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[10][15]~q\,
	dataf => \reg_file|ALT_INV_registers[8][15]~q\,
	combout => \reg_file|Mux48~5_combout\);

-- Location: LABCELL_X43_Y17_N15
\reg_file|Mux48~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux48~6_combout\ = ( \reg_file|registers[2][15]~q\ & ( \reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|registers[1][15]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[3][15]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[2][15]~q\ & ( \reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[1][15]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[3][15]~q\ & sinstruction_IFID(16))))) ) ) 
-- ) # ( \reg_file|registers[2][15]~q\ & ( !\reg_file|registers[0][15]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][15]~q\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[3][15]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[2][15]~q\ & ( !\reg_file|registers[0][15]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[1][15]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[3][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[1][15]~q\,
	datac => \reg_file|ALT_INV_registers[3][15]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[2][15]~q\,
	dataf => \reg_file|ALT_INV_registers[0][15]~q\,
	combout => \reg_file|Mux48~6_combout\);

-- Location: MLABCELL_X47_Y20_N45
\reg_file|Mux48~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux48~9_combout\ = ( \reg_file|Mux48~5_combout\ & ( \reg_file|Mux48~6_combout\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|Mux48~8_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux48~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux48~5_combout\ & ( \reg_file|Mux48~6_combout\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|Mux48~8_combout\)))) # (sinstruction_IFID(19) & (sinstruction_IFID(18) & ((\reg_file|Mux48~7_combout\)))) ) ) ) # ( 
-- \reg_file|Mux48~5_combout\ & ( !\reg_file|Mux48~6_combout\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|Mux48~8_combout\))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|Mux48~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux48~5_combout\ & ( !\reg_file|Mux48~6_combout\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|Mux48~8_combout\)) # (sinstruction_IFID(19) & ((\reg_file|Mux48~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_Mux48~8_combout\,
	datad => \reg_file|ALT_INV_Mux48~7_combout\,
	datae => \reg_file|ALT_INV_Mux48~5_combout\,
	dataf => \reg_file|ALT_INV_Mux48~6_combout\,
	combout => \reg_file|Mux48~9_combout\);

-- Location: LABCELL_X56_Y18_N42
\reg_file|Mux48~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux48~10_combout\ = ( \reg_file|Mux48~9_combout\ & ( (!sinstruction_IFID(20)) # (\reg_file|Mux48~4_combout\) ) ) # ( !\reg_file|Mux48~9_combout\ & ( (sinstruction_IFID(20) & \reg_file|Mux48~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(20),
	datac => \reg_file|ALT_INV_Mux48~4_combout\,
	dataf => \reg_file|ALT_INV_Mux48~9_combout\,
	combout => \reg_file|Mux48~10_combout\);

-- Location: FF_X56_Y18_N8
\sreaddata2_IDEX[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux48~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(15));

-- Location: MLABCELL_X59_Y15_N21
\alu_main|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~65_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux47~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(16))))) ) + ( \forward|Mux15~0_combout\ ) + ( \alu_main|Add0~62\ ))
-- \alu_main|Add0~66\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux47~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(16))))) ) + ( \forward|Mux15~0_combout\ ) + ( \alu_main|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(16),
	datad => \forward|ALT_INV_Mux47~1_combout\,
	dataf => \forward|ALT_INV_Mux15~0_combout\,
	cin => \alu_main|Add0~62\,
	sumout => \alu_main|Add0~65_sumout\,
	cout => \alu_main|Add0~66\);

-- Location: MLABCELL_X59_Y15_N30
\alu_main|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~4_combout\ = ( \alu_main|Add0~65_sumout\ & ( salucontrol_IDEX(1) & ( !salucontrol_IDEX(0) ) ) ) # ( \alu_main|Add0~65_sumout\ & ( !salucontrol_IDEX(1) & ( (!salucontrol_IDEX(0) & (\forward|Mux47~0_combout\ & \forward|Mux15~0_combout\)) # 
-- (salucontrol_IDEX(0) & ((\forward|Mux15~0_combout\) # (\forward|Mux47~0_combout\))) ) ) ) # ( !\alu_main|Add0~65_sumout\ & ( !salucontrol_IDEX(1) & ( (!salucontrol_IDEX(0) & (\forward|Mux47~0_combout\ & \forward|Mux15~0_combout\)) # (salucontrol_IDEX(0) & 
-- ((\forward|Mux15~0_combout\) # (\forward|Mux47~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111000001010101111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datac => \forward|ALT_INV_Mux47~0_combout\,
	datad => \forward|ALT_INV_Mux15~0_combout\,
	datae => \alu_main|ALT_INV_Add0~65_sumout\,
	dataf => ALT_INV_salucontrol_IDEX(1),
	combout => \alu_main|Mux16~4_combout\);

-- Location: LABCELL_X61_Y19_N42
\alu_main|ShiftRight0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~1_combout\ = ( \forward|Mux41~0_combout\ & ( \forward|Mux40~0_combout\ & ( ((!sinstruction_IFID(6) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux42~0_combout\)))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux41~0_combout\ & ( \forward|Mux40~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux42~0_combout\))))) # (sinstruction_IFID(7) & (sinstruction_IFID(6))) ) ) ) 
-- # ( \forward|Mux41~0_combout\ & ( !\forward|Mux40~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux42~0_combout\))))) # (sinstruction_IFID(7) & (!sinstruction_IFID(6))) 
-- ) ) ) # ( !\forward|Mux41~0_combout\ & ( !\forward|Mux40~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux43~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux42~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux43~0_combout\,
	datad => \forward|ALT_INV_Mux42~0_combout\,
	datae => \forward|ALT_INV_Mux41~0_combout\,
	dataf => \forward|ALT_INV_Mux40~0_combout\,
	combout => \alu_main|ShiftRight0~1_combout\);

-- Location: LABCELL_X60_Y18_N0
\alu_main|ShiftRight0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~0_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux44~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux45~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux46~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux47~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux44~0_combout\,
	datab => \forward|ALT_INV_Mux47~0_combout\,
	datac => \forward|ALT_INV_Mux45~0_combout\,
	datad => \forward|ALT_INV_Mux46~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftRight0~0_combout\);

-- Location: LABCELL_X61_Y19_N30
\alu_main|ShiftRight0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~4_combout\ = ( \alu_main|ShiftRight0~0_combout\ & ( \alu_main|ShiftRight0~3_combout\ & ( (!sinstruction_IFID(9) & (((!sinstruction_IFID(8)) # (\alu_main|ShiftRight0~1_combout\)))) # (sinstruction_IFID(9) & (((sinstruction_IFID(8))) # 
-- (\alu_main|ShiftRight0~2_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~0_combout\ & ( \alu_main|ShiftRight0~3_combout\ & ( (!sinstruction_IFID(9) & (((sinstruction_IFID(8) & \alu_main|ShiftRight0~1_combout\)))) # (sinstruction_IFID(9) & 
-- (((sinstruction_IFID(8))) # (\alu_main|ShiftRight0~2_combout\))) ) ) ) # ( \alu_main|ShiftRight0~0_combout\ & ( !\alu_main|ShiftRight0~3_combout\ & ( (!sinstruction_IFID(9) & (((!sinstruction_IFID(8)) # (\alu_main|ShiftRight0~1_combout\)))) # 
-- (sinstruction_IFID(9) & (\alu_main|ShiftRight0~2_combout\ & (!sinstruction_IFID(8)))) ) ) ) # ( !\alu_main|ShiftRight0~0_combout\ & ( !\alu_main|ShiftRight0~3_combout\ & ( (!sinstruction_IFID(9) & (((sinstruction_IFID(8) & 
-- \alu_main|ShiftRight0~1_combout\)))) # (sinstruction_IFID(9) & (\alu_main|ShiftRight0~2_combout\ & (!sinstruction_IFID(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~2_combout\,
	datab => ALT_INV_sinstruction_IFID(9),
	datac => ALT_INV_sinstruction_IFID(8),
	datad => \alu_main|ALT_INV_ShiftRight0~1_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~3_combout\,
	combout => \alu_main|ShiftRight0~4_combout\);

-- Location: LABCELL_X63_Y12_N24
\alu_main|ShiftLeft0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~3_combout\ = ( \alu_main|ShiftLeft0~1_combout\ & ( \alu_main|ShiftLeft0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	combout => \alu_main|ShiftLeft0~3_combout\);

-- Location: LABCELL_X66_Y16_N54
\alu_main|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~0_combout\ = ( sinstruction_IFID(8) & ( \alu_main|ShiftLeft0~50_combout\ & ( (\alu_main|ShiftLeft0~23_combout\) # (sinstruction_IFID(9)) ) ) ) # ( !sinstruction_IFID(8) & ( \alu_main|ShiftLeft0~50_combout\ & ( (!sinstruction_IFID(9) & 
-- ((\alu_main|ShiftLeft0~31_combout\))) # (sinstruction_IFID(9) & (\alu_main|ShiftLeft0~15_combout\)) ) ) ) # ( sinstruction_IFID(8) & ( !\alu_main|ShiftLeft0~50_combout\ & ( (!sinstruction_IFID(9) & \alu_main|ShiftLeft0~23_combout\) ) ) ) # ( 
-- !sinstruction_IFID(8) & ( !\alu_main|ShiftLeft0~50_combout\ & ( (!sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~31_combout\))) # (sinstruction_IFID(9) & (\alu_main|ShiftLeft0~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~15_combout\,
	datab => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftLeft0~31_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~23_combout\,
	datae => ALT_INV_sinstruction_IFID(8),
	dataf => \alu_main|ALT_INV_ShiftLeft0~50_combout\,
	combout => \alu_main|Mux16~0_combout\);

-- Location: LABCELL_X62_Y17_N48
\alu_main|ShiftRight1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~1_combout\ = ( \forward|Mux43~0_combout\ & ( \alu_main|ShiftRight1~39_combout\ & ( (!\forward|Mux31~6_combout\) # (\forward|Mux42~0_combout\) ) ) ) # ( !\forward|Mux43~0_combout\ & ( \alu_main|ShiftRight1~39_combout\ & ( 
-- (\forward|Mux31~6_combout\ & \forward|Mux42~0_combout\) ) ) ) # ( \forward|Mux43~0_combout\ & ( !\alu_main|ShiftRight1~39_combout\ & ( (!\forward|Mux31~6_combout\ & (\forward|Mux41~0_combout\)) # (\forward|Mux31~6_combout\ & ((\forward|Mux40~0_combout\))) 
-- ) ) ) # ( !\forward|Mux43~0_combout\ & ( !\alu_main|ShiftRight1~39_combout\ & ( (!\forward|Mux31~6_combout\ & (\forward|Mux41~0_combout\)) # (\forward|Mux31~6_combout\ & ((\forward|Mux40~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux41~0_combout\,
	datac => \forward|ALT_INV_Mux42~0_combout\,
	datad => \forward|ALT_INV_Mux40~0_combout\,
	datae => \forward|ALT_INV_Mux43~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	combout => \alu_main|ShiftRight1~1_combout\);

-- Location: LABCELL_X60_Y18_N3
\alu_main|ShiftRight1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~0_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux44~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux45~0_combout\ ) ) ) # ( \forward|Mux31~6_combout\ 
-- & ( !\forward|Mux30~0_combout\ & ( \forward|Mux46~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux47~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux44~0_combout\,
	datab => \forward|ALT_INV_Mux47~0_combout\,
	datac => \forward|ALT_INV_Mux46~0_combout\,
	datad => \forward|ALT_INV_Mux45~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~0_combout\);

-- Location: LABCELL_X62_Y17_N36
\alu_main|ShiftRight1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~3_combout\ = ( \alu_main|ShiftRight1~0_combout\ & ( \alu_main|ShiftRight1~2_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\) # ((\alu_main|ShiftRight1~62_combout\)))) # (\forward|Mux29~0_combout\ & 
-- (((\alu_main|ShiftRight1~1_combout\)) # (\forward|Mux28~0_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~0_combout\ & ( \alu_main|ShiftRight1~2_combout\ & ( (!\forward|Mux29~0_combout\ & (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~62_combout\)))) # 
-- (\forward|Mux29~0_combout\ & (((\alu_main|ShiftRight1~1_combout\)) # (\forward|Mux28~0_combout\))) ) ) ) # ( \alu_main|ShiftRight1~0_combout\ & ( !\alu_main|ShiftRight1~2_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\) # 
-- ((\alu_main|ShiftRight1~62_combout\)))) # (\forward|Mux29~0_combout\ & (!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~1_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~0_combout\ & ( !\alu_main|ShiftRight1~2_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~62_combout\)))) # (\forward|Mux29~0_combout\ & (!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~1_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~62_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~2_combout\,
	combout => \alu_main|ShiftRight1~3_combout\);

-- Location: LABCELL_X62_Y18_N15
\alu_main|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~1_combout\ = ( \alu_main|ShiftLeft1~13_combout\ & ( \alu_main|ShiftLeft1~15_combout\ & ( ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~28_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~66_combout\))) # 
-- (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~13_combout\ & ( \alu_main|ShiftLeft1~15_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~28_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftLeft1~66_combout\)))) # (\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~13_combout\ & ( !\alu_main|ShiftLeft1~15_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftLeft1~28_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~66_combout\)))) # (\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~13_combout\ & ( !\alu_main|ShiftLeft1~15_combout\ & 
-- ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~28_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~66_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~66_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~28_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~13_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~15_combout\,
	combout => \alu_main|Mux16~1_combout\);

-- Location: LABCELL_X63_Y18_N15
\alu_main|ShiftLeft1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~0_combout\ = ( !\forward|Mux30~0_combout\ & ( (\forward|Mux63~0_combout\ & !\forward|Mux31~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux63~0_combout\,
	datad => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftLeft1~0_combout\);

-- Location: LABCELL_X62_Y17_N9
\alu_main|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~2_combout\ = ( \alu_main|ShiftLeft1~0_combout\ & ( \alu_main|Mux19~3_combout\ & ( (!\alu_main|Mux19~2_combout\ & ((\alu_main|Mux16~1_combout\))) # (\alu_main|Mux19~2_combout\ & (\alu_main|ShiftRight1~3_combout\)) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~0_combout\ & ( \alu_main|Mux19~3_combout\ & ( (!\alu_main|Mux19~2_combout\ & ((\alu_main|Mux16~1_combout\))) # (\alu_main|Mux19~2_combout\ & (\alu_main|ShiftRight1~3_combout\)) ) ) ) # ( \alu_main|ShiftLeft1~0_combout\ & ( 
-- !\alu_main|Mux19~3_combout\ & ( (\alu_main|ShiftLeft1~1_combout\ & \alu_main|Mux19~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~3_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datac => \alu_main|ALT_INV_Mux16~1_combout\,
	datad => \alu_main|ALT_INV_Mux19~2_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~0_combout\,
	dataf => \alu_main|ALT_INV_Mux19~3_combout\,
	combout => \alu_main|Mux16~2_combout\);

-- Location: LABCELL_X62_Y17_N0
\alu_main|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~3_combout\ = ( \alu_main|Mux19~4_combout\ & ( \alu_main|Mux16~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (\alu_main|ShiftRight0~4_combout\)) # (\alu_main|Mux30~0_combout\ & ((\alu_main|ShiftLeft0~3_combout\))) ) ) ) # ( 
-- !\alu_main|Mux19~4_combout\ & ( \alu_main|Mux16~2_combout\ & ( (!\alu_main|Mux30~0_combout\) # (\alu_main|Mux16~0_combout\) ) ) ) # ( \alu_main|Mux19~4_combout\ & ( !\alu_main|Mux16~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & 
-- (\alu_main|ShiftRight0~4_combout\)) # (\alu_main|Mux30~0_combout\ & ((\alu_main|ShiftLeft0~3_combout\))) ) ) ) # ( !\alu_main|Mux19~4_combout\ & ( !\alu_main|Mux16~2_combout\ & ( (\alu_main|Mux30~0_combout\ & \alu_main|Mux16~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~4_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~3_combout\,
	datac => \alu_main|ALT_INV_Mux30~0_combout\,
	datad => \alu_main|ALT_INV_Mux16~0_combout\,
	datae => \alu_main|ALT_INV_Mux19~4_combout\,
	dataf => \alu_main|ALT_INV_Mux16~2_combout\,
	combout => \alu_main|Mux16~3_combout\);

-- Location: MLABCELL_X59_Y15_N48
\alu_main|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux16~5_combout\ = ( \alu_main|Mux16~3_combout\ & ( \alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\) # (\forward|Mux47~0_combout\) ) ) ) # ( !\alu_main|Mux16~3_combout\ & ( \alu_main|Mux19~1_combout\ & ( (\forward|Mux47~0_combout\ & 
-- \alu_main|Mux19~0_combout\) ) ) ) # ( \alu_main|Mux16~3_combout\ & ( !\alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\ & (\alu_main|Mux16~4_combout\)) # (\alu_main|Mux19~0_combout\ & (((!\forward|Mux15~0_combout\ & 
-- !\forward|Mux47~0_combout\)))) ) ) ) # ( !\alu_main|Mux16~3_combout\ & ( !\alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\ & (\alu_main|Mux16~4_combout\)) # (\alu_main|Mux19~0_combout\ & (((!\forward|Mux15~0_combout\ & 
-- !\forward|Mux47~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111000000010101011100000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux16~4_combout\,
	datab => \forward|ALT_INV_Mux15~0_combout\,
	datac => \forward|ALT_INV_Mux47~0_combout\,
	datad => \alu_main|ALT_INV_Mux19~0_combout\,
	datae => \alu_main|ALT_INV_Mux16~3_combout\,
	dataf => \alu_main|ALT_INV_Mux19~1_combout\,
	combout => \alu_main|Mux16~5_combout\);

-- Location: LABCELL_X60_Y15_N15
\alu_main|Result[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(16) = ( \alu_main|Mux16~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(16)) ) ) # ( !\alu_main|Mux16~5_combout\ & ( (\alu_main|Result\(16) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(16),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux16~5_combout\,
	combout => \alu_main|Result\(16));

-- Location: LABCELL_X50_Y15_N51
\mux_jal|output[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[16]~16_combout\ = ( spc_MEMWB(16) & ( \alu_main|Result\(16) ) ) # ( !spc_MEMWB(16) & ( \alu_main|Result\(16) & ( !\sjal_MEMWB~q\ ) ) ) # ( spc_MEMWB(16) & ( !\alu_main|Result\(16) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_spc_MEMWB(16),
	dataf => \alu_main|ALT_INV_Result\(16),
	combout => \mux_jal|output[16]~16_combout\);

-- Location: FF_X46_Y15_N56
\reg_file|registers[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][16]~q\);

-- Location: LABCELL_X46_Y15_N57
\reg_file|Mux47~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux47~8_combout\ = ( \reg_file|registers[4][16]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[5][16]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[7][16]~q\)) ) ) ) # ( !\reg_file|registers[4][16]~q\ & 
-- ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[5][16]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[7][16]~q\)) ) ) ) # ( \reg_file|registers[4][16]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # 
-- (\reg_file|registers[6][16]~q\) ) ) ) # ( !\reg_file|registers[4][16]~q\ & ( !sinstruction_IFID(16) & ( (\reg_file|registers[6][16]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][16]~q\,
	datab => \reg_file|ALT_INV_registers[7][16]~q\,
	datac => \reg_file|ALT_INV_registers[5][16]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[4][16]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \reg_file|Mux47~8_combout\);

-- Location: LABCELL_X45_Y17_N39
\reg_file|Mux47~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux47~6_combout\ = ( \reg_file|registers[0][16]~q\ & ( \reg_file|registers[2][16]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|registers[1][16]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[3][16]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[0][16]~q\ & ( \reg_file|registers[2][16]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][16]~q\ & (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[3][16]~q\)))) ) ) ) 
-- # ( \reg_file|registers[0][16]~q\ & ( !\reg_file|registers[2][16]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[1][16]~q\))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16) & \reg_file|registers[3][16]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[0][16]~q\ & ( !\reg_file|registers[2][16]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[1][16]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[3][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][16]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[3][16]~q\,
	datae => \reg_file|ALT_INV_registers[0][16]~q\,
	dataf => \reg_file|ALT_INV_registers[2][16]~q\,
	combout => \reg_file|Mux47~6_combout\);

-- Location: MLABCELL_X47_Y19_N27
\reg_file|Mux47~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux47~7_combout\ = ( \reg_file|registers[15][16]~q\ & ( \reg_file|registers[13][16]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[12][16]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][16]~q\)))) # (sinstruction_IFID(16)) ) ) 
-- ) # ( !\reg_file|registers[15][16]~q\ & ( \reg_file|registers[13][16]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[12][16]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][16]~q\))))) # (sinstruction_IFID(16) & 
-- (!sinstruction_IFID(17))) ) ) ) # ( \reg_file|registers[15][16]~q\ & ( !\reg_file|registers[13][16]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[12][16]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[14][16]~q\))))) # (sinstruction_IFID(16) & (sinstruction_IFID(17))) ) ) ) # ( !\reg_file|registers[15][16]~q\ & ( !\reg_file|registers[13][16]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\reg_file|registers[12][16]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[12][16]~q\,
	datad => \reg_file|ALT_INV_registers[14][16]~q\,
	datae => \reg_file|ALT_INV_registers[15][16]~q\,
	dataf => \reg_file|ALT_INV_registers[13][16]~q\,
	combout => \reg_file|Mux47~7_combout\);

-- Location: MLABCELL_X47_Y19_N21
\reg_file|Mux47~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux47~5_combout\ = ( \reg_file|registers[9][16]~q\ & ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & ((\reg_file|registers[10][16]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][16]~q\)) ) ) ) # ( !\reg_file|registers[9][16]~q\ 
-- & ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & ((\reg_file|registers[10][16]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][16]~q\)) ) ) ) # ( \reg_file|registers[9][16]~q\ & ( !sinstruction_IFID(17) & ( (sinstruction_IFID(16)) # 
-- (\reg_file|registers[8][16]~q\) ) ) ) # ( !\reg_file|registers[9][16]~q\ & ( !sinstruction_IFID(17) & ( (\reg_file|registers[8][16]~q\ & !sinstruction_IFID(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][16]~q\,
	datab => \reg_file|ALT_INV_registers[10][16]~q\,
	datac => \reg_file|ALT_INV_registers[8][16]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[9][16]~q\,
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \reg_file|Mux47~5_combout\);

-- Location: LABCELL_X46_Y15_N45
\reg_file|Mux47~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux47~9_combout\ = ( \reg_file|Mux47~7_combout\ & ( \reg_file|Mux47~5_combout\ & ( ((!sinstruction_IFID(18) & ((\reg_file|Mux47~6_combout\))) # (sinstruction_IFID(18) & (\reg_file|Mux47~8_combout\))) # (sinstruction_IFID(19)) ) ) ) # ( 
-- !\reg_file|Mux47~7_combout\ & ( \reg_file|Mux47~5_combout\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|Mux47~6_combout\))) # (sinstruction_IFID(18) & (\reg_file|Mux47~8_combout\)))) # (sinstruction_IFID(19) & 
-- (((!sinstruction_IFID(18))))) ) ) ) # ( \reg_file|Mux47~7_combout\ & ( !\reg_file|Mux47~5_combout\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|Mux47~6_combout\))) # (sinstruction_IFID(18) & (\reg_file|Mux47~8_combout\)))) # 
-- (sinstruction_IFID(19) & (((sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|Mux47~7_combout\ & ( !\reg_file|Mux47~5_combout\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|Mux47~6_combout\))) # (sinstruction_IFID(18) & 
-- (\reg_file|Mux47~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_Mux47~8_combout\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_Mux47~6_combout\,
	datae => \reg_file|ALT_INV_Mux47~7_combout\,
	dataf => \reg_file|ALT_INV_Mux47~5_combout\,
	combout => \reg_file|Mux47~9_combout\);

-- Location: LABCELL_X46_Y12_N3
\reg_file|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux47~2_combout\ = ( \reg_file|registers[18][16]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[26][16]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][16]~q\))) ) ) ) # ( 
-- !\reg_file|registers[18][16]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[26][16]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][16]~q\))) ) ) ) # ( \reg_file|registers[18][16]~q\ & ( !sinstruction_IFID(19) & 
-- ( (!sinstruction_IFID(18)) # (\reg_file|registers[22][16]~q\) ) ) ) # ( !\reg_file|registers[18][16]~q\ & ( !sinstruction_IFID(19) & ( (\reg_file|registers[22][16]~q\ & sinstruction_IFID(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][16]~q\,
	datab => \reg_file|ALT_INV_registers[22][16]~q\,
	datac => \reg_file|ALT_INV_registers[30][16]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[18][16]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \reg_file|Mux47~2_combout\);

-- Location: MLABCELL_X47_Y13_N42
\reg_file|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux47~1_combout\ = ( \reg_file|registers[25][16]~q\ & ( \reg_file|registers[17][16]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[21][16]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][16]~q\))) ) 
-- ) ) # ( !\reg_file|registers[25][16]~q\ & ( \reg_file|registers[17][16]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[21][16]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[29][16]~q\)))) ) ) ) # ( \reg_file|registers[25][16]~q\ & ( !\reg_file|registers[17][16]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[21][16]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][16]~q\)))) ) ) ) # ( !\reg_file|registers[25][16]~q\ & ( !\reg_file|registers[17][16]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[21][16]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[29][16]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[21][16]~q\,
	datae => \reg_file|ALT_INV_registers[25][16]~q\,
	dataf => \reg_file|ALT_INV_registers[17][16]~q\,
	combout => \reg_file|Mux47~1_combout\);

-- Location: LABCELL_X53_Y17_N51
\reg_file|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux47~3_combout\ = ( \reg_file|registers[19][16]~q\ & ( \reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[27][16]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][16]~q\))) ) 
-- ) ) # ( !\reg_file|registers[19][16]~q\ & ( \reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[27][16]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][16]~q\)))) ) ) ) # ( \reg_file|registers[19][16]~q\ & ( !\reg_file|registers[23][16]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[27][16]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][16]~q\)))) ) ) ) # ( !\reg_file|registers[19][16]~q\ & ( !\reg_file|registers[23][16]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[27][16]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][16]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[31][16]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[27][16]~q\,
	datae => \reg_file|ALT_INV_registers[19][16]~q\,
	dataf => \reg_file|ALT_INV_registers[23][16]~q\,
	combout => \reg_file|Mux47~3_combout\);

-- Location: LABCELL_X42_Y14_N18
\reg_file|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux47~0_combout\ = ( \reg_file|registers[28][16]~q\ & ( \reg_file|registers[24][16]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[16][16]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][16]~q\)))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[28][16]~q\ & ( \reg_file|registers[24][16]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[16][16]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][16]~q\))))) # (sinstruction_IFID(19) & 
-- (((!sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[28][16]~q\ & ( !\reg_file|registers[24][16]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[16][16]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[20][16]~q\))))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[28][16]~q\ & ( !\reg_file|registers[24][16]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[16][16]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][16]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][16]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[20][16]~q\,
	datae => \reg_file|ALT_INV_registers[28][16]~q\,
	dataf => \reg_file|ALT_INV_registers[24][16]~q\,
	combout => \reg_file|Mux47~0_combout\);

-- Location: LABCELL_X55_Y14_N15
\reg_file|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux47~4_combout\ = ( \reg_file|Mux47~3_combout\ & ( \reg_file|Mux47~0_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux47~2_combout\)))) # (sinstruction_IFID(16) & (((\reg_file|Mux47~1_combout\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|Mux47~3_combout\ & ( \reg_file|Mux47~0_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux47~2_combout\)))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- ((\reg_file|Mux47~1_combout\)))) ) ) ) # ( \reg_file|Mux47~3_combout\ & ( !\reg_file|Mux47~0_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|Mux47~2_combout\))) # (sinstruction_IFID(16) & (((\reg_file|Mux47~1_combout\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|Mux47~3_combout\ & ( !\reg_file|Mux47~0_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|Mux47~2_combout\))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- ((\reg_file|Mux47~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux47~2_combout\,
	datad => \reg_file|ALT_INV_Mux47~1_combout\,
	datae => \reg_file|ALT_INV_Mux47~3_combout\,
	dataf => \reg_file|ALT_INV_Mux47~0_combout\,
	combout => \reg_file|Mux47~4_combout\);

-- Location: LABCELL_X56_Y15_N21
\reg_file|Mux47~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux47~10_combout\ = ( \reg_file|Mux47~9_combout\ & ( \reg_file|Mux47~4_combout\ ) ) # ( !\reg_file|Mux47~9_combout\ & ( \reg_file|Mux47~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux47~9_combout\ & ( !\reg_file|Mux47~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux47~9_combout\,
	dataf => \reg_file|ALT_INV_Mux47~4_combout\,
	combout => \reg_file|Mux47~10_combout\);

-- Location: FF_X56_Y15_N38
\sreaddata2_IDEX[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux47~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(16));

-- Location: MLABCELL_X59_Y15_N24
\alu_main|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~69_sumout\ = SUM(( \forward|Mux14~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux46~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(17))))) ) + ( \alu_main|Add0~66\ ))
-- \alu_main|Add0~70\ = CARRY(( \forward|Mux14~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux46~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(17))))) ) + ( \alu_main|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(17),
	datad => \forward|ALT_INV_Mux14~0_combout\,
	dataf => \forward|ALT_INV_Mux46~1_combout\,
	cin => \alu_main|Add0~66\,
	sumout => \alu_main|Add0~69_sumout\,
	cout => \alu_main|Add0~70\);

-- Location: LABCELL_X57_Y15_N33
\alu_main|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~4_combout\ = ( \alu_main|Add0~69_sumout\ & ( (!salucontrol_IDEX(0) & (((\forward|Mux46~0_combout\ & \forward|Mux14~0_combout\)) # (salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & ((\forward|Mux14~0_combout\) # 
-- (\forward|Mux46~0_combout\)))) ) ) # ( !\alu_main|Add0~69_sumout\ & ( (!salucontrol_IDEX(1) & ((!\forward|Mux46~0_combout\ & (salucontrol_IDEX(0) & \forward|Mux14~0_combout\)) # (\forward|Mux46~0_combout\ & ((\forward|Mux14~0_combout\) # 
-- (salucontrol_IDEX(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000011100011111000001110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux46~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \forward|ALT_INV_Mux14~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~69_sumout\,
	combout => \alu_main|Mux17~4_combout\);

-- Location: LABCELL_X67_Y17_N42
\alu_main|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~0_combout\ = ( \alu_main|ShiftLeft0~25_combout\ & ( \alu_main|ShiftLeft0~9_combout\ & ( ((!sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~32_combout\))) # (sinstruction_IFID(9) & (\alu_main|ShiftLeft0~17_combout\))) # (sinstruction_IFID(8)) 
-- ) ) ) # ( !\alu_main|ShiftLeft0~25_combout\ & ( \alu_main|ShiftLeft0~9_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~32_combout\))) # (sinstruction_IFID(9) & (\alu_main|ShiftLeft0~17_combout\)))) # 
-- (sinstruction_IFID(8) & (sinstruction_IFID(9))) ) ) ) # ( \alu_main|ShiftLeft0~25_combout\ & ( !\alu_main|ShiftLeft0~9_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~32_combout\))) # (sinstruction_IFID(9) & 
-- (\alu_main|ShiftLeft0~17_combout\)))) # (sinstruction_IFID(8) & (!sinstruction_IFID(9))) ) ) ) # ( !\alu_main|ShiftLeft0~25_combout\ & ( !\alu_main|ShiftLeft0~9_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & 
-- ((\alu_main|ShiftLeft0~32_combout\))) # (sinstruction_IFID(9) & (\alu_main|ShiftLeft0~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datab => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftLeft0~17_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~32_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~25_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~9_combout\,
	combout => \alu_main|Mux17~0_combout\);

-- Location: LABCELL_X66_Y17_N18
\alu_main|ShiftRight0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~14_combout\ = ( \alu_main|ShiftRight0~10_combout\ & ( \alu_main|ShiftRight0~12_combout\ & ( (!sinstruction_IFID(8)) # ((!sinstruction_IFID(9) & (\alu_main|ShiftRight0~11_combout\)) # (sinstruction_IFID(9) & 
-- ((\alu_main|ShiftRight0~13_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~10_combout\ & ( \alu_main|ShiftRight0~12_combout\ & ( (!sinstruction_IFID(8) & (sinstruction_IFID(9))) # (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & 
-- (\alu_main|ShiftRight0~11_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftRight0~13_combout\))))) ) ) ) # ( \alu_main|ShiftRight0~10_combout\ & ( !\alu_main|ShiftRight0~12_combout\ & ( (!sinstruction_IFID(8) & (!sinstruction_IFID(9))) # 
-- (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftRight0~11_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftRight0~13_combout\))))) ) ) ) # ( !\alu_main|ShiftRight0~10_combout\ & ( !\alu_main|ShiftRight0~12_combout\ & ( 
-- (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftRight0~11_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftRight0~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datab => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftRight0~11_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~13_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~12_combout\,
	combout => \alu_main|ShiftRight0~14_combout\);

-- Location: MLABCELL_X65_Y17_N6
\alu_main|ShiftRight1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~12_combout\ = ( \alu_main|ShiftRight1~10_combout\ & ( \alu_main|ShiftRight1~11_combout\ & ( ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~8_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~9_combout\))) # 
-- (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~10_combout\ & ( \alu_main|ShiftRight1~11_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~8_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~9_combout\)))) # (\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\)) ) ) ) # ( \alu_main|ShiftRight1~10_combout\ & ( !\alu_main|ShiftRight1~11_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~8_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~9_combout\)))) # (\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\)) ) ) ) # ( !\alu_main|ShiftRight1~10_combout\ & ( !\alu_main|ShiftRight1~11_combout\ & ( 
-- (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~8_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~9_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~8_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~11_combout\,
	combout => \alu_main|ShiftRight1~12_combout\);

-- Location: LABCELL_X66_Y17_N12
\alu_main|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~1_combout\ = ( \alu_main|ShiftLeft1~29_combout\ & ( \alu_main|ShiftLeft1~14_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~22_combout\)))) # (\forward|Mux28~0_combout\ & 
-- (((\forward|Mux29~0_combout\)) # (\alu_main|ShiftLeft1~16_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~29_combout\ & ( \alu_main|ShiftLeft1~14_combout\ & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\ & \alu_main|ShiftLeft1~22_combout\)))) # 
-- (\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)) # (\alu_main|ShiftLeft1~16_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~29_combout\ & ( !\alu_main|ShiftLeft1~14_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # 
-- (\alu_main|ShiftLeft1~22_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~16_combout\ & (!\forward|Mux29~0_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~29_combout\ & ( !\alu_main|ShiftLeft1~14_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (((\forward|Mux29~0_combout\ & \alu_main|ShiftLeft1~22_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~16_combout\ & (!\forward|Mux29~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~16_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~22_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~29_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~14_combout\,
	combout => \alu_main|Mux17~1_combout\);

-- Location: LABCELL_X66_Y17_N30
\alu_main|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~2_combout\ = ( \alu_main|Mux19~2_combout\ & ( \alu_main|Mux19~3_combout\ & ( \alu_main|ShiftRight1~12_combout\ ) ) ) # ( !\alu_main|Mux19~2_combout\ & ( \alu_main|Mux19~3_combout\ & ( \alu_main|Mux17~1_combout\ ) ) ) # ( 
-- \alu_main|Mux19~2_combout\ & ( !\alu_main|Mux19~3_combout\ & ( (\alu_main|ShiftLeft1~1_combout\ & \alu_main|ShiftLeft1~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~10_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~12_combout\,
	datad => \alu_main|ALT_INV_Mux17~1_combout\,
	datae => \alu_main|ALT_INV_Mux19~2_combout\,
	dataf => \alu_main|ALT_INV_Mux19~3_combout\,
	combout => \alu_main|Mux17~2_combout\);

-- Location: LABCELL_X66_Y17_N0
\alu_main|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~3_combout\ = ( \alu_main|Mux19~4_combout\ & ( \alu_main|Mux17~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & ((\alu_main|ShiftRight0~14_combout\))) # (\alu_main|Mux30~0_combout\ & (\alu_main|ShiftLeft0~6_combout\)) ) ) ) # ( 
-- !\alu_main|Mux19~4_combout\ & ( \alu_main|Mux17~2_combout\ & ( (!\alu_main|Mux30~0_combout\) # (\alu_main|Mux17~0_combout\) ) ) ) # ( \alu_main|Mux19~4_combout\ & ( !\alu_main|Mux17~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & 
-- ((\alu_main|ShiftRight0~14_combout\))) # (\alu_main|Mux30~0_combout\ & (\alu_main|ShiftLeft0~6_combout\)) ) ) ) # ( !\alu_main|Mux19~4_combout\ & ( !\alu_main|Mux17~2_combout\ & ( (\alu_main|Mux17~0_combout\ & \alu_main|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~6_combout\,
	datab => \alu_main|ALT_INV_Mux17~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~14_combout\,
	datad => \alu_main|ALT_INV_Mux30~0_combout\,
	datae => \alu_main|ALT_INV_Mux19~4_combout\,
	dataf => \alu_main|ALT_INV_Mux17~2_combout\,
	combout => \alu_main|Mux17~3_combout\);

-- Location: LABCELL_X60_Y15_N30
\alu_main|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux17~5_combout\ = ( \alu_main|Mux17~3_combout\ & ( \alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\) # (\forward|Mux46~0_combout\) ) ) ) # ( !\alu_main|Mux17~3_combout\ & ( \alu_main|Mux19~1_combout\ & ( (\forward|Mux46~0_combout\ & 
-- \alu_main|Mux19~0_combout\) ) ) ) # ( \alu_main|Mux17~3_combout\ & ( !\alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\ & (\alu_main|Mux17~4_combout\)) # (\alu_main|Mux19~0_combout\ & (((!\forward|Mux46~0_combout\ & 
-- !\forward|Mux14~0_combout\)))) ) ) ) # ( !\alu_main|Mux17~3_combout\ & ( !\alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\ & (\alu_main|Mux17~4_combout\)) # (\alu_main|Mux19~0_combout\ & (((!\forward|Mux46~0_combout\ & 
-- !\forward|Mux14~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110001010000010111000101000000000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux17~4_combout\,
	datab => \forward|ALT_INV_Mux46~0_combout\,
	datac => \alu_main|ALT_INV_Mux19~0_combout\,
	datad => \forward|ALT_INV_Mux14~0_combout\,
	datae => \alu_main|ALT_INV_Mux17~3_combout\,
	dataf => \alu_main|ALT_INV_Mux19~1_combout\,
	combout => \alu_main|Mux17~5_combout\);

-- Location: LABCELL_X60_Y15_N45
\alu_main|Result[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(17) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(17) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux17~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux17~5_combout\,
	datad => \alu_main|ALT_INV_Result\(17),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(17));

-- Location: FF_X61_Y11_N13
\spc_EXMEM[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(17));

-- Location: FF_X60_Y15_N41
\spc_MEMWB[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(17),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(17));

-- Location: LABCELL_X60_Y15_N42
\mux_jal|output[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[17]~17_combout\ = ( spc_MEMWB(17) & ( (\sjal_MEMWB~q\) # (\alu_main|Result\(17)) ) ) # ( !spc_MEMWB(17) & ( (\alu_main|Result\(17) & !\sjal_MEMWB~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Result\(17),
	datac => \ALT_INV_sjal_MEMWB~q\,
	dataf => ALT_INV_spc_MEMWB(17),
	combout => \mux_jal|output[17]~17_combout\);

-- Location: FF_X53_Y11_N38
\reg_file|registers[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][17]~q\);

-- Location: LABCELL_X53_Y11_N57
\reg_file|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux46~2_combout\ = ( \reg_file|registers[22][17]~q\ & ( \reg_file|registers[18][17]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|registers[26][17]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][17]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[22][17]~q\ & ( \reg_file|registers[18][17]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[26][17]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[30][17]~q\))))) ) ) ) # ( \reg_file|registers[22][17]~q\ & ( !\reg_file|registers[18][17]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[26][17]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][17]~q\))))) ) ) ) # ( !\reg_file|registers[22][17]~q\ & ( !\reg_file|registers[18][17]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[26][17]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][17]~q\,
	datab => \reg_file|ALT_INV_registers[30][17]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[22][17]~q\,
	dataf => \reg_file|ALT_INV_registers[18][17]~q\,
	combout => \reg_file|Mux46~2_combout\);

-- Location: LABCELL_X55_Y11_N6
\reg_file|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux46~1_combout\ = ( \reg_file|registers[21][17]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[25][17]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[29][17]~q\))) ) ) ) # ( 
-- !\reg_file|registers[21][17]~q\ & ( sinstruction_IFID(19) & ( (!sinstruction_IFID(18) & (\reg_file|registers[25][17]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[29][17]~q\))) ) ) ) # ( \reg_file|registers[21][17]~q\ & ( !sinstruction_IFID(19) & 
-- ( (sinstruction_IFID(18)) # (\reg_file|registers[17][17]~q\) ) ) ) # ( !\reg_file|registers[21][17]~q\ & ( !sinstruction_IFID(19) & ( (\reg_file|registers[17][17]~q\ & !sinstruction_IFID(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][17]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[25][17]~q\,
	datad => \reg_file|ALT_INV_registers[29][17]~q\,
	datae => \reg_file|ALT_INV_registers[21][17]~q\,
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \reg_file|Mux46~1_combout\);

-- Location: MLABCELL_X52_Y15_N0
\reg_file|Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux46~3_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[19][17]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[27][17]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][17]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \reg_file|registers[19][17]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[23][17]~q\) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[19][17]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[27][17]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][17]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[19][17]~q\ & ( (\reg_file|registers[23][17]~q\ & sinstruction_IFID(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][17]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[31][17]~q\,
	datad => \reg_file|ALT_INV_registers[27][17]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[19][17]~q\,
	combout => \reg_file|Mux46~3_combout\);

-- Location: LABCELL_X53_Y12_N3
\reg_file|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux46~0_combout\ = ( \reg_file|registers[24][17]~q\ & ( \reg_file|registers[28][17]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[16][17]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][17]~q\))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[24][17]~q\ & ( \reg_file|registers[28][17]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[16][17]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][17]~q\)))) # (sinstruction_IFID(19) & 
-- (((sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[24][17]~q\ & ( !\reg_file|registers[28][17]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[16][17]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[20][17]~q\)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[24][17]~q\ & ( !\reg_file|registers[28][17]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- ((\reg_file|registers[16][17]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][17]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[16][17]~q\,
	datae => \reg_file|ALT_INV_registers[24][17]~q\,
	dataf => \reg_file|ALT_INV_registers[28][17]~q\,
	combout => \reg_file|Mux46~0_combout\);

-- Location: LABCELL_X53_Y11_N45
\reg_file|Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux46~4_combout\ = ( \reg_file|Mux46~3_combout\ & ( \reg_file|Mux46~0_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|Mux46~1_combout\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|Mux46~2_combout\))) ) ) ) # ( !\reg_file|Mux46~3_combout\ & ( \reg_file|Mux46~0_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|Mux46~1_combout\)))) # (sinstruction_IFID(17) & (\reg_file|Mux46~2_combout\ & 
-- ((!sinstruction_IFID(16))))) ) ) ) # ( \reg_file|Mux46~3_combout\ & ( !\reg_file|Mux46~0_combout\ & ( (!sinstruction_IFID(17) & (((\reg_file|Mux46~1_combout\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|Mux46~2_combout\))) ) ) ) # ( !\reg_file|Mux46~3_combout\ & ( !\reg_file|Mux46~0_combout\ & ( (!sinstruction_IFID(17) & (((\reg_file|Mux46~1_combout\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (\reg_file|Mux46~2_combout\ & 
-- ((!sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_Mux46~2_combout\,
	datac => \reg_file|ALT_INV_Mux46~1_combout\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_Mux46~3_combout\,
	dataf => \reg_file|ALT_INV_Mux46~0_combout\,
	combout => \reg_file|Mux46~4_combout\);

-- Location: LABCELL_X50_Y19_N18
\reg_file|Mux46~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux46~5_combout\ = ( sinstruction_IFID(17) & ( \reg_file|registers[10][17]~q\ & ( (!sinstruction_IFID(16)) # (\reg_file|registers[11][17]~q\) ) ) ) # ( !sinstruction_IFID(17) & ( \reg_file|registers[10][17]~q\ & ( (!sinstruction_IFID(16) & 
-- (\reg_file|registers[8][17]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[9][17]~q\))) ) ) ) # ( sinstruction_IFID(17) & ( !\reg_file|registers[10][17]~q\ & ( (sinstruction_IFID(16) & \reg_file|registers[11][17]~q\) ) ) ) # ( 
-- !sinstruction_IFID(17) & ( !\reg_file|registers[10][17]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[8][17]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[9][17]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[8][17]~q\,
	datac => \reg_file|ALT_INV_registers[11][17]~q\,
	datad => \reg_file|ALT_INV_registers[9][17]~q\,
	datae => ALT_INV_sinstruction_IFID(17),
	dataf => \reg_file|ALT_INV_registers[10][17]~q\,
	combout => \reg_file|Mux46~5_combout\);

-- Location: LABCELL_X45_Y18_N21
\reg_file|Mux46~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux46~7_combout\ = ( \reg_file|registers[12][17]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[13][17]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[15][17]~q\))) ) ) ) # ( 
-- !\reg_file|registers[12][17]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & (\reg_file|registers[13][17]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[15][17]~q\))) ) ) ) # ( \reg_file|registers[12][17]~q\ & ( !sinstruction_IFID(16) & 
-- ( (!sinstruction_IFID(17)) # (\reg_file|registers[14][17]~q\) ) ) ) # ( !\reg_file|registers[12][17]~q\ & ( !sinstruction_IFID(16) & ( (sinstruction_IFID(17) & \reg_file|registers[14][17]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[13][17]~q\,
	datac => \reg_file|ALT_INV_registers[14][17]~q\,
	datad => \reg_file|ALT_INV_registers[15][17]~q\,
	datae => \reg_file|ALT_INV_registers[12][17]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \reg_file|Mux46~7_combout\);

-- Location: LABCELL_X55_Y19_N30
\reg_file|Mux46~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux46~8_combout\ = ( \reg_file|registers[6][17]~q\ & ( \reg_file|registers[7][17]~q\ & ( ((!sinstruction_IFID(16) & (\reg_file|registers[4][17]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][17]~q\)))) # (sinstruction_IFID(17)) ) ) ) # 
-- ( !\reg_file|registers[6][17]~q\ & ( \reg_file|registers[7][17]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[4][17]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][17]~q\))))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[6][17]~q\ & ( !\reg_file|registers[7][17]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[4][17]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[5][17]~q\))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[6][17]~q\ & ( !\reg_file|registers[7][17]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\reg_file|registers[4][17]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][17]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[5][17]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[6][17]~q\,
	dataf => \reg_file|ALT_INV_registers[7][17]~q\,
	combout => \reg_file|Mux46~8_combout\);

-- Location: LABCELL_X53_Y18_N3
\reg_file|Mux46~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux46~6_combout\ = ( \reg_file|registers[0][17]~q\ & ( \reg_file|registers[3][17]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[1][17]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[2][17]~q\) # 
-- (sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[0][17]~q\ & ( \reg_file|registers[3][17]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][17]~q\ & (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((\reg_file|registers[2][17]~q\) # 
-- (sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[0][17]~q\ & ( !\reg_file|registers[3][17]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[1][17]~q\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16) & 
-- \reg_file|registers[2][17]~q\)))) ) ) ) # ( !\reg_file|registers[0][17]~q\ & ( !\reg_file|registers[3][17]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][17]~q\ & (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16) & 
-- \reg_file|registers[2][17]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[1][17]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[2][17]~q\,
	datae => \reg_file|ALT_INV_registers[0][17]~q\,
	dataf => \reg_file|ALT_INV_registers[3][17]~q\,
	combout => \reg_file|Mux46~6_combout\);

-- Location: MLABCELL_X52_Y19_N18
\reg_file|Mux46~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux46~9_combout\ = ( \reg_file|Mux46~8_combout\ & ( \reg_file|Mux46~6_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|Mux46~5_combout\)) # (sinstruction_IFID(18) & ((\reg_file|Mux46~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux46~8_combout\ & ( \reg_file|Mux46~6_combout\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|Mux46~5_combout\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|Mux46~7_combout\))))) ) ) ) # ( \reg_file|Mux46~8_combout\ & ( !\reg_file|Mux46~6_combout\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|Mux46~5_combout\)) # 
-- (sinstruction_IFID(18) & ((\reg_file|Mux46~7_combout\))))) ) ) ) # ( !\reg_file|Mux46~8_combout\ & ( !\reg_file|Mux46~6_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|Mux46~5_combout\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|Mux46~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_Mux46~5_combout\,
	datad => \reg_file|ALT_INV_Mux46~7_combout\,
	datae => \reg_file|ALT_INV_Mux46~8_combout\,
	dataf => \reg_file|ALT_INV_Mux46~6_combout\,
	combout => \reg_file|Mux46~9_combout\);

-- Location: LABCELL_X55_Y15_N39
\reg_file|Mux46~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux46~10_combout\ = ( \reg_file|Mux46~4_combout\ & ( \reg_file|Mux46~9_combout\ ) ) # ( !\reg_file|Mux46~4_combout\ & ( \reg_file|Mux46~9_combout\ & ( !sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux46~4_combout\ & ( !\reg_file|Mux46~9_combout\ & 
-- ( sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux46~4_combout\,
	dataf => \reg_file|ALT_INV_Mux46~9_combout\,
	combout => \reg_file|Mux46~10_combout\);

-- Location: LABCELL_X55_Y15_N9
\sreaddata2_IDEX[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX[17]~feeder_combout\ = ( \reg_file|Mux46~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux46~10_combout\,
	combout => \sreaddata2_IDEX[17]~feeder_combout\);

-- Location: FF_X55_Y15_N11
\sreaddata2_IDEX[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX[17]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(17));

-- Location: MLABCELL_X59_Y15_N27
\alu_main|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~73_sumout\ = SUM(( \forward|Mux13~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux45~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(18))))) ) + ( \alu_main|Add0~70\ ))
-- \alu_main|Add0~74\ = CARRY(( \forward|Mux13~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux45~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(18))))) ) + ( \alu_main|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(18),
	datad => \forward|ALT_INV_Mux13~0_combout\,
	dataf => \forward|ALT_INV_Mux45~1_combout\,
	cin => \alu_main|Add0~70\,
	sumout => \alu_main|Add0~73_sumout\,
	cout => \alu_main|Add0~74\);

-- Location: MLABCELL_X65_Y15_N54
\alu_main|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~4_combout\ = ( \forward|Mux13~0_combout\ & ( \alu_main|Add0~73_sumout\ & ( (!salucontrol_IDEX(1) & ((\forward|Mux45~0_combout\) # (salucontrol_IDEX(0)))) # (salucontrol_IDEX(1) & (!salucontrol_IDEX(0))) ) ) ) # ( !\forward|Mux13~0_combout\ 
-- & ( \alu_main|Add0~73_sumout\ & ( (!salucontrol_IDEX(1) & (salucontrol_IDEX(0) & \forward|Mux45~0_combout\)) # (salucontrol_IDEX(1) & (!salucontrol_IDEX(0))) ) ) ) # ( \forward|Mux13~0_combout\ & ( !\alu_main|Add0~73_sumout\ & ( (!salucontrol_IDEX(1) & 
-- ((\forward|Mux45~0_combout\) # (salucontrol_IDEX(0)))) ) ) ) # ( !\forward|Mux13~0_combout\ & ( !\alu_main|Add0~73_sumout\ & ( (!salucontrol_IDEX(1) & (salucontrol_IDEX(0) & \forward|Mux45~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010001000101010101001000100011001100110011011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_salucontrol_IDEX(0),
	datad => \forward|ALT_INV_Mux45~0_combout\,
	datae => \forward|ALT_INV_Mux13~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~73_sumout\,
	combout => \alu_main|Mux18~4_combout\);

-- Location: MLABCELL_X65_Y18_N24
\alu_main|ShiftLeft0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~7_combout\ = ( \alu_main|ShiftLeft0~58_combout\ & ( \alu_main|ShiftLeft0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~58_combout\,
	combout => \alu_main|ShiftLeft0~7_combout\);

-- Location: LABCELL_X66_Y15_N12
\alu_main|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~0_combout\ = ( \alu_main|ShiftLeft0~11_combout\ & ( \alu_main|ShiftLeft0~27_combout\ & ( ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~33_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~19_combout\)))) # 
-- (sinstruction_IFID(8)) ) ) ) # ( !\alu_main|ShiftLeft0~11_combout\ & ( \alu_main|ShiftLeft0~27_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~33_combout\)) # (sinstruction_IFID(9) & 
-- ((\alu_main|ShiftLeft0~19_combout\))))) # (sinstruction_IFID(8) & (((!sinstruction_IFID(9))))) ) ) ) # ( \alu_main|ShiftLeft0~11_combout\ & ( !\alu_main|ShiftLeft0~27_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & 
-- (\alu_main|ShiftLeft0~33_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~19_combout\))))) # (sinstruction_IFID(8) & (((sinstruction_IFID(9))))) ) ) ) # ( !\alu_main|ShiftLeft0~11_combout\ & ( !\alu_main|ShiftLeft0~27_combout\ & ( 
-- (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~33_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~33_combout\,
	datab => ALT_INV_sinstruction_IFID(8),
	datac => ALT_INV_sinstruction_IFID(9),
	datad => \alu_main|ALT_INV_ShiftLeft0~19_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~11_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~27_combout\,
	combout => \alu_main|Mux18~0_combout\);

-- Location: LABCELL_X64_Y18_N24
\alu_main|ShiftRight0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~22_combout\ = ( \alu_main|ShiftRight0~21_combout\ & ( \alu_main|ShiftRight0~20_combout\ & ( ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~18_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~19_combout\)))) # 
-- (sinstruction_IFID(9)) ) ) ) # ( !\alu_main|ShiftRight0~21_combout\ & ( \alu_main|ShiftRight0~20_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~18_combout\)) # (sinstruction_IFID(8) & 
-- ((\alu_main|ShiftRight0~19_combout\))))) # (sinstruction_IFID(9) & (((!sinstruction_IFID(8))))) ) ) ) # ( \alu_main|ShiftRight0~21_combout\ & ( !\alu_main|ShiftRight0~20_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & 
-- (\alu_main|ShiftRight0~18_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~19_combout\))))) # (sinstruction_IFID(9) & (((sinstruction_IFID(8))))) ) ) ) # ( !\alu_main|ShiftRight0~21_combout\ & ( !\alu_main|ShiftRight0~20_combout\ & ( 
-- (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~18_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => \alu_main|ALT_INV_ShiftRight0~18_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~19_combout\,
	datad => ALT_INV_sinstruction_IFID(8),
	datae => \alu_main|ALT_INV_ShiftRight0~21_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~20_combout\,
	combout => \alu_main|ShiftRight0~22_combout\);

-- Location: MLABCELL_X65_Y18_N36
\alu_main|ShiftRight1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~20_combout\ = ( \alu_main|ShiftRight1~17_combout\ & ( \alu_main|ShiftRight1~18_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\) # (\alu_main|ShiftRight1~16_combout\)))) # (\forward|Mux29~0_combout\ & 
-- (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftRight1~19_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~17_combout\ & ( \alu_main|ShiftRight1~18_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\) # 
-- (\alu_main|ShiftRight1~16_combout\)))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~19_combout\ & ((\forward|Mux28~0_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~17_combout\ & ( !\alu_main|ShiftRight1~18_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- (((\alu_main|ShiftRight1~16_combout\ & !\forward|Mux28~0_combout\)))) # (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftRight1~19_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~17_combout\ & ( 
-- !\alu_main|ShiftRight1~18_combout\ & ( (!\forward|Mux29~0_combout\ & (((\alu_main|ShiftRight1~16_combout\ & !\forward|Mux28~0_combout\)))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~19_combout\ & ((\forward|Mux28~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~19_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~16_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~17_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~18_combout\,
	combout => \alu_main|ShiftRight1~20_combout\);

-- Location: LABCELL_X63_Y16_N15
\alu_main|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~1_combout\ = ( \alu_main|ShiftLeft1~18_combout\ & ( \forward|Mux29~0_combout\ & ( (!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~24_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~86_combout\))) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~18_combout\ & ( \forward|Mux29~0_combout\ & ( (!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~24_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~86_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~18_combout\ & ( 
-- !\forward|Mux29~0_combout\ & ( (\alu_main|ShiftLeft1~30_combout\) # (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~18_combout\ & ( !\forward|Mux29~0_combout\ & ( (!\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~30_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~24_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~30_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~86_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~18_combout\,
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|Mux18~1_combout\);

-- Location: MLABCELL_X65_Y18_N30
\alu_main|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~2_combout\ = ( \alu_main|Mux19~2_combout\ & ( \alu_main|Mux19~3_combout\ & ( \alu_main|ShiftRight1~20_combout\ ) ) ) # ( !\alu_main|Mux19~2_combout\ & ( \alu_main|Mux19~3_combout\ & ( \alu_main|Mux18~1_combout\ ) ) ) # ( 
-- \alu_main|Mux19~2_combout\ & ( !\alu_main|Mux19~3_combout\ & ( (\alu_main|ShiftLeft1~11_combout\ & \alu_main|ShiftLeft1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~11_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~20_combout\,
	datad => \alu_main|ALT_INV_Mux18~1_combout\,
	datae => \alu_main|ALT_INV_Mux19~2_combout\,
	dataf => \alu_main|ALT_INV_Mux19~3_combout\,
	combout => \alu_main|Mux18~2_combout\);

-- Location: MLABCELL_X65_Y18_N48
\alu_main|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~3_combout\ = ( \alu_main|ShiftRight0~22_combout\ & ( \alu_main|Mux18~2_combout\ & ( (!\alu_main|Mux30~0_combout\) # ((!\alu_main|Mux19~4_combout\ & ((\alu_main|Mux18~0_combout\))) # (\alu_main|Mux19~4_combout\ & 
-- (\alu_main|ShiftLeft0~7_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~22_combout\ & ( \alu_main|Mux18~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (((!\alu_main|Mux19~4_combout\)))) # (\alu_main|Mux30~0_combout\ & ((!\alu_main|Mux19~4_combout\ & 
-- ((\alu_main|Mux18~0_combout\))) # (\alu_main|Mux19~4_combout\ & (\alu_main|ShiftLeft0~7_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~22_combout\ & ( !\alu_main|Mux18~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (((\alu_main|Mux19~4_combout\)))) # 
-- (\alu_main|Mux30~0_combout\ & ((!\alu_main|Mux19~4_combout\ & ((\alu_main|Mux18~0_combout\))) # (\alu_main|Mux19~4_combout\ & (\alu_main|ShiftLeft0~7_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~22_combout\ & ( !\alu_main|Mux18~2_combout\ & ( 
-- (\alu_main|Mux30~0_combout\ & ((!\alu_main|Mux19~4_combout\ & ((\alu_main|Mux18~0_combout\))) # (\alu_main|Mux19~4_combout\ & (\alu_main|ShiftLeft0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~7_combout\,
	datab => \alu_main|ALT_INV_Mux18~0_combout\,
	datac => \alu_main|ALT_INV_Mux30~0_combout\,
	datad => \alu_main|ALT_INV_Mux19~4_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~22_combout\,
	dataf => \alu_main|ALT_INV_Mux18~2_combout\,
	combout => \alu_main|Mux18~3_combout\);

-- Location: MLABCELL_X65_Y15_N0
\alu_main|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux18~5_combout\ = ( \forward|Mux13~0_combout\ & ( \alu_main|Mux18~3_combout\ & ( (!\alu_main|Mux19~1_combout\ & (\alu_main|Mux18~4_combout\ & (!\alu_main|Mux19~0_combout\))) # (\alu_main|Mux19~1_combout\ & (((!\alu_main|Mux19~0_combout\) # 
-- (\forward|Mux45~0_combout\)))) ) ) ) # ( !\forward|Mux13~0_combout\ & ( \alu_main|Mux18~3_combout\ & ( (!\alu_main|Mux19~0_combout\ & (((\alu_main|Mux18~4_combout\)) # (\alu_main|Mux19~1_combout\))) # (\alu_main|Mux19~0_combout\ & 
-- (!\alu_main|Mux19~1_combout\ $ (((\forward|Mux45~0_combout\))))) ) ) ) # ( \forward|Mux13~0_combout\ & ( !\alu_main|Mux18~3_combout\ & ( (!\alu_main|Mux19~1_combout\ & (\alu_main|Mux18~4_combout\ & (!\alu_main|Mux19~0_combout\))) # 
-- (\alu_main|Mux19~1_combout\ & (((\alu_main|Mux19~0_combout\ & \forward|Mux45~0_combout\)))) ) ) ) # ( !\forward|Mux13~0_combout\ & ( !\alu_main|Mux18~3_combout\ & ( (!\alu_main|Mux19~0_combout\ & (!\alu_main|Mux19~1_combout\ & 
-- (\alu_main|Mux18~4_combout\))) # (\alu_main|Mux19~0_combout\ & (!\alu_main|Mux19~1_combout\ $ (((\forward|Mux45~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000100101001000000010010101111010011101010111000001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~1_combout\,
	datab => \alu_main|ALT_INV_Mux18~4_combout\,
	datac => \alu_main|ALT_INV_Mux19~0_combout\,
	datad => \forward|ALT_INV_Mux45~0_combout\,
	datae => \forward|ALT_INV_Mux13~0_combout\,
	dataf => \alu_main|ALT_INV_Mux18~3_combout\,
	combout => \alu_main|Mux18~5_combout\);

-- Location: LABCELL_X61_Y15_N15
\alu_main|Result[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(18) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(18) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux18~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(18),
	datad => \alu_main|ALT_INV_Mux18~5_combout\,
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(18));

-- Location: LABCELL_X51_Y15_N15
\mux_jal|output[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[18]~18_combout\ = ( \alu_main|Result\(18) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(18)) ) ) # ( !\alu_main|Result\(18) & ( (\sjal_MEMWB~q\ & spc_MEMWB(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sjal_MEMWB~q\,
	datad => ALT_INV_spc_MEMWB(18),
	dataf => \alu_main|ALT_INV_Result\(18),
	combout => \mux_jal|output[18]~18_combout\);

-- Location: LABCELL_X42_Y19_N24
\reg_file|registers[11][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][18]~feeder_combout\ = ( \mux_jal|output[18]~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[18]~18_combout\,
	combout => \reg_file|registers[11][18]~feeder_combout\);

-- Location: FF_X42_Y19_N26
\reg_file|registers[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][18]~q\);

-- Location: LABCELL_X42_Y19_N54
\reg_file|Mux45~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux45~5_combout\ = ( \reg_file|registers[9][18]~q\ & ( \reg_file|registers[10][18]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[8][18]~q\)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[11][18]~q\))) ) ) ) # ( !\reg_file|registers[9][18]~q\ & ( \reg_file|registers[10][18]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[8][18]~q\)))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[11][18]~q\ & ((sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[9][18]~q\ & ( !\reg_file|registers[10][18]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[8][18]~q\ & !sinstruction_IFID(17))))) # (sinstruction_IFID(16) 
-- & (((!sinstruction_IFID(17))) # (\reg_file|registers[11][18]~q\))) ) ) ) # ( !\reg_file|registers[9][18]~q\ & ( !\reg_file|registers[10][18]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[8][18]~q\ & !sinstruction_IFID(17))))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[11][18]~q\ & ((sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][18]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[8][18]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[9][18]~q\,
	dataf => \reg_file|ALT_INV_registers[10][18]~q\,
	combout => \reg_file|Mux45~5_combout\);

-- Location: LABCELL_X46_Y15_N12
\reg_file|Mux45~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux45~7_combout\ = ( \reg_file|registers[13][18]~q\ & ( \reg_file|registers[12][18]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\reg_file|registers[14][18]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[15][18]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[13][18]~q\ & ( \reg_file|registers[12][18]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[14][18]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[15][18]~q\))))) ) ) ) # ( \reg_file|registers[13][18]~q\ & ( !\reg_file|registers[12][18]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\reg_file|registers[14][18]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[15][18]~q\))))) ) ) ) # ( !\reg_file|registers[13][18]~q\ & ( !\reg_file|registers[12][18]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\reg_file|registers[14][18]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[15][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][18]~q\,
	datab => \reg_file|ALT_INV_registers[15][18]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[13][18]~q\,
	dataf => \reg_file|ALT_INV_registers[12][18]~q\,
	combout => \reg_file|Mux45~7_combout\);

-- Location: LABCELL_X45_Y17_N48
\reg_file|Mux45~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux45~6_combout\ = ( \reg_file|registers[3][18]~q\ & ( \reg_file|registers[0][18]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[1][18]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[2][18]~q\))) ) ) ) # ( !\reg_file|registers[3][18]~q\ & ( \reg_file|registers[0][18]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[1][18]~q\)))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[2][18]~q\ & (!sinstruction_IFID(16)))) ) ) ) # ( \reg_file|registers[3][18]~q\ & ( !\reg_file|registers[0][18]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16) & \reg_file|registers[1][18]~q\)))) # (sinstruction_IFID(17) & 
-- (((sinstruction_IFID(16))) # (\reg_file|registers[2][18]~q\))) ) ) ) # ( !\reg_file|registers[3][18]~q\ & ( !\reg_file|registers[0][18]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16) & \reg_file|registers[1][18]~q\)))) # (sinstruction_IFID(17) 
-- & (\reg_file|registers[2][18]~q\ & (!sinstruction_IFID(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[2][18]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[1][18]~q\,
	datae => \reg_file|ALT_INV_registers[3][18]~q\,
	dataf => \reg_file|ALT_INV_registers[0][18]~q\,
	combout => \reg_file|Mux45~6_combout\);

-- Location: LABCELL_X43_Y15_N21
\reg_file|Mux45~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux45~8_combout\ = ( \reg_file|registers[4][18]~q\ & ( \reg_file|registers[7][18]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[6][18]~q\))) # (sinstruction_IFID(16) & (((\reg_file|registers[5][18]~q\) # 
-- (sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[4][18]~q\ & ( \reg_file|registers[7][18]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[6][18]~q\ & (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((\reg_file|registers[5][18]~q\) # 
-- (sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[4][18]~q\ & ( !\reg_file|registers[7][18]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[6][18]~q\))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17) & 
-- \reg_file|registers[5][18]~q\)))) ) ) ) # ( !\reg_file|registers[4][18]~q\ & ( !\reg_file|registers[7][18]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[6][18]~q\ & (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17) & 
-- \reg_file|registers[5][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][18]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[5][18]~q\,
	datae => \reg_file|ALT_INV_registers[4][18]~q\,
	dataf => \reg_file|ALT_INV_registers[7][18]~q\,
	combout => \reg_file|Mux45~8_combout\);

-- Location: LABCELL_X57_Y13_N21
\reg_file|Mux45~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux45~9_combout\ = ( \reg_file|Mux45~6_combout\ & ( \reg_file|Mux45~8_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|Mux45~5_combout\)) # (sinstruction_IFID(18) & ((\reg_file|Mux45~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux45~6_combout\ & ( \reg_file|Mux45~8_combout\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|Mux45~5_combout\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|Mux45~7_combout\))))) ) ) ) # ( \reg_file|Mux45~6_combout\ & ( !\reg_file|Mux45~8_combout\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|Mux45~5_combout\)) # 
-- (sinstruction_IFID(18) & ((\reg_file|Mux45~7_combout\))))) ) ) ) # ( !\reg_file|Mux45~6_combout\ & ( !\reg_file|Mux45~8_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|Mux45~5_combout\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|Mux45~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_Mux45~5_combout\,
	datad => \reg_file|ALT_INV_Mux45~7_combout\,
	datae => \reg_file|ALT_INV_Mux45~6_combout\,
	dataf => \reg_file|ALT_INV_Mux45~8_combout\,
	combout => \reg_file|Mux45~9_combout\);

-- Location: LABCELL_X57_Y13_N24
\reg_file|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux45~3_combout\ = ( \reg_file|registers[27][18]~q\ & ( \reg_file|registers[19][18]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[23][18]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][18]~q\))) ) 
-- ) ) # ( !\reg_file|registers[27][18]~q\ & ( \reg_file|registers[19][18]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[23][18]~q\)))) # (sinstruction_IFID(19) & (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][18]~q\))) ) ) ) # ( \reg_file|registers[27][18]~q\ & ( !\reg_file|registers[19][18]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & ((\reg_file|registers[23][18]~q\)))) # (sinstruction_IFID(19) & 
-- ((!sinstruction_IFID(18)) # ((\reg_file|registers[31][18]~q\)))) ) ) ) # ( !\reg_file|registers[27][18]~q\ & ( !\reg_file|registers[19][18]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[23][18]~q\))) # 
-- (sinstruction_IFID(19) & (\reg_file|registers[31][18]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[31][18]~q\,
	datad => \reg_file|ALT_INV_registers[23][18]~q\,
	datae => \reg_file|ALT_INV_registers[27][18]~q\,
	dataf => \reg_file|ALT_INV_registers[19][18]~q\,
	combout => \reg_file|Mux45~3_combout\);

-- Location: MLABCELL_X52_Y10_N45
\reg_file|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux45~1_combout\ = ( \reg_file|registers[17][18]~q\ & ( \reg_file|registers[25][18]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|registers[21][18]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][18]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[17][18]~q\ & ( \reg_file|registers[25][18]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[21][18]~q\)) # (sinstruction_IFID(19) & 
-- ((\reg_file|registers[29][18]~q\))))) ) ) ) # ( \reg_file|registers[17][18]~q\ & ( !\reg_file|registers[25][18]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[21][18]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][18]~q\))))) ) ) ) # ( !\reg_file|registers[17][18]~q\ & ( !\reg_file|registers[25][18]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- (\reg_file|registers[21][18]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[29][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[21][18]~q\,
	datad => \reg_file|ALT_INV_registers[29][18]~q\,
	datae => \reg_file|ALT_INV_registers[17][18]~q\,
	dataf => \reg_file|ALT_INV_registers[25][18]~q\,
	combout => \reg_file|Mux45~1_combout\);

-- Location: LABCELL_X42_Y16_N24
\reg_file|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux45~0_combout\ = ( \reg_file|registers[16][18]~q\ & ( \reg_file|registers[24][18]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|registers[20][18]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][18]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[16][18]~q\ & ( \reg_file|registers[24][18]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][18]~q\ & (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # 
-- (\reg_file|registers[28][18]~q\)))) ) ) ) # ( \reg_file|registers[16][18]~q\ & ( !\reg_file|registers[24][18]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[20][18]~q\))) # (sinstruction_IFID(19) & 
-- (((sinstruction_IFID(18) & \reg_file|registers[28][18]~q\)))) ) ) ) # ( !\reg_file|registers[16][18]~q\ & ( !\reg_file|registers[24][18]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[20][18]~q\)) # (sinstruction_IFID(19) 
-- & ((\reg_file|registers[28][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][18]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[28][18]~q\,
	datae => \reg_file|ALT_INV_registers[16][18]~q\,
	dataf => \reg_file|ALT_INV_registers[24][18]~q\,
	combout => \reg_file|Mux45~0_combout\);

-- Location: LABCELL_X51_Y10_N33
\reg_file|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux45~2_combout\ = ( \reg_file|registers[18][18]~q\ & ( \reg_file|registers[22][18]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|registers[26][18]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][18]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[18][18]~q\ & ( \reg_file|registers[22][18]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[26][18]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[30][18]~q\))))) ) ) ) # ( \reg_file|registers[18][18]~q\ & ( !\reg_file|registers[22][18]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[26][18]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][18]~q\))))) ) ) ) # ( !\reg_file|registers[18][18]~q\ & ( !\reg_file|registers[22][18]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[26][18]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][18]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[30][18]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[18][18]~q\,
	dataf => \reg_file|ALT_INV_registers[22][18]~q\,
	combout => \reg_file|Mux45~2_combout\);

-- Location: LABCELL_X57_Y13_N42
\reg_file|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux45~4_combout\ = ( \reg_file|Mux45~0_combout\ & ( \reg_file|Mux45~2_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|Mux45~1_combout\))) # (sinstruction_IFID(17) & (\reg_file|Mux45~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux45~0_combout\ & ( \reg_file|Mux45~2_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux45~1_combout\))) # (sinstruction_IFID(17) & 
-- (\reg_file|Mux45~3_combout\)))) ) ) ) # ( \reg_file|Mux45~0_combout\ & ( !\reg_file|Mux45~2_combout\ & ( (!sinstruction_IFID(16) & (!sinstruction_IFID(17))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux45~1_combout\))) # 
-- (sinstruction_IFID(17) & (\reg_file|Mux45~3_combout\)))) ) ) ) # ( !\reg_file|Mux45~0_combout\ & ( !\reg_file|Mux45~2_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux45~1_combout\))) # (sinstruction_IFID(17) & 
-- (\reg_file|Mux45~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux45~3_combout\,
	datad => \reg_file|ALT_INV_Mux45~1_combout\,
	datae => \reg_file|ALT_INV_Mux45~0_combout\,
	dataf => \reg_file|ALT_INV_Mux45~2_combout\,
	combout => \reg_file|Mux45~4_combout\);

-- Location: LABCELL_X57_Y13_N12
\reg_file|Mux45~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux45~10_combout\ = ( \reg_file|Mux45~9_combout\ & ( \reg_file|Mux45~4_combout\ ) ) # ( !\reg_file|Mux45~9_combout\ & ( \reg_file|Mux45~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux45~9_combout\ & ( !\reg_file|Mux45~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux45~9_combout\,
	dataf => \reg_file|ALT_INV_Mux45~4_combout\,
	combout => \reg_file|Mux45~10_combout\);

-- Location: LABCELL_X57_Y13_N33
\sreaddata2_IDEX[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX[18]~feeder_combout\ = ( \reg_file|Mux45~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux45~10_combout\,
	combout => \sreaddata2_IDEX[18]~feeder_combout\);

-- Location: FF_X57_Y13_N35
\sreaddata2_IDEX[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX[18]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(18));

-- Location: MLABCELL_X59_Y14_N0
\alu_main|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~77_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux44~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(19))))) ) + ( \forward|Mux12~0_combout\ ) + ( \alu_main|Add0~74\ ))
-- \alu_main|Add0~78\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux44~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(19))))) ) + ( \forward|Mux12~0_combout\ ) + ( \alu_main|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(19),
	datad => \forward|ALT_INV_Mux44~1_combout\,
	dataf => \forward|ALT_INV_Mux12~0_combout\,
	cin => \alu_main|Add0~74\,
	sumout => \alu_main|Add0~77_sumout\,
	cout => \alu_main|Add0~78\);

-- Location: LABCELL_X60_Y13_N51
\alu_main|Mux19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~9_combout\ = ( \alu_main|Add0~77_sumout\ & ( (!salucontrol_IDEX(0) & (((\forward|Mux12~0_combout\ & \forward|Mux44~0_combout\)) # (salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & ((\forward|Mux44~0_combout\) # 
-- (\forward|Mux12~0_combout\)))) ) ) # ( !\alu_main|Add0~77_sumout\ & ( (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(0) & (\forward|Mux12~0_combout\ & \forward|Mux44~0_combout\)) # (salucontrol_IDEX(0) & ((\forward|Mux44~0_combout\) # 
-- (\forward|Mux12~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001001100000001000100110000100110011011100010011001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \forward|ALT_INV_Mux12~0_combout\,
	datad => \forward|ALT_INV_Mux44~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~77_sumout\,
	combout => \alu_main|Mux19~9_combout\);

-- Location: LABCELL_X61_Y19_N18
\alu_main|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~5_combout\ = ( \alu_main|ShiftLeft0~13_combout\ & ( \alu_main|ShiftLeft0~29_combout\ & ( ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~34_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~21_combout\)))) # 
-- (sinstruction_IFID(8)) ) ) ) # ( !\alu_main|ShiftLeft0~13_combout\ & ( \alu_main|ShiftLeft0~29_combout\ & ( (!sinstruction_IFID(9) & (((sinstruction_IFID(8))) # (\alu_main|ShiftLeft0~34_combout\))) # (sinstruction_IFID(9) & (((!sinstruction_IFID(8) & 
-- \alu_main|ShiftLeft0~21_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~13_combout\ & ( !\alu_main|ShiftLeft0~29_combout\ & ( (!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~34_combout\ & (!sinstruction_IFID(8)))) # (sinstruction_IFID(9) & 
-- (((\alu_main|ShiftLeft0~21_combout\) # (sinstruction_IFID(8))))) ) ) ) # ( !\alu_main|ShiftLeft0~13_combout\ & ( !\alu_main|ShiftLeft0~29_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~34_combout\)) # 
-- (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~34_combout\,
	datab => ALT_INV_sinstruction_IFID(9),
	datac => ALT_INV_sinstruction_IFID(8),
	datad => \alu_main|ALT_INV_ShiftLeft0~21_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~13_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~29_combout\,
	combout => \alu_main|Mux19~5_combout\);

-- Location: MLABCELL_X65_Y13_N48
\alu_main|ShiftLeft0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~54_combout\ = ( !sinstruction_IFID(7) & ( (\alu_main|ShiftLeft0~2_combout\ & ((!sinstruction_IFID(6) & (((\forward|Mux60~0_combout\)))) # (sinstruction_IFID(6) & (\forward|Mux61~0_combout\)))) ) ) # ( sinstruction_IFID(7) & ( 
-- ((\alu_main|ShiftLeft0~2_combout\ & ((!sinstruction_IFID(6) & (\forward|Mux62~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux63~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011101000000000000110000000000000111010000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux61~0_combout\,
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux62~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datae => ALT_INV_sinstruction_IFID(7),
	dataf => \forward|ALT_INV_Mux63~0_combout\,
	datag => \forward|ALT_INV_Mux60~0_combout\,
	combout => \alu_main|ShiftLeft0~54_combout\);

-- Location: MLABCELL_X65_Y13_N6
\alu_main|ShiftRight0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~30_combout\ = ( \alu_main|ShiftRight0~27_combout\ & ( \alu_main|ShiftRight0~28_combout\ & ( (!sinstruction_IFID(9) & (((\alu_main|ShiftRight0~26_combout\) # (sinstruction_IFID(8))))) # (sinstruction_IFID(9) & 
-- (((!sinstruction_IFID(8))) # (\alu_main|ShiftRight0~29_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~27_combout\ & ( \alu_main|ShiftRight0~28_combout\ & ( (!sinstruction_IFID(9) & (((!sinstruction_IFID(8) & \alu_main|ShiftRight0~26_combout\)))) # 
-- (sinstruction_IFID(9) & (((!sinstruction_IFID(8))) # (\alu_main|ShiftRight0~29_combout\))) ) ) ) # ( \alu_main|ShiftRight0~27_combout\ & ( !\alu_main|ShiftRight0~28_combout\ & ( (!sinstruction_IFID(9) & (((\alu_main|ShiftRight0~26_combout\) # 
-- (sinstruction_IFID(8))))) # (sinstruction_IFID(9) & (\alu_main|ShiftRight0~29_combout\ & (sinstruction_IFID(8)))) ) ) ) # ( !\alu_main|ShiftRight0~27_combout\ & ( !\alu_main|ShiftRight0~28_combout\ & ( (!sinstruction_IFID(9) & (((!sinstruction_IFID(8) & 
-- \alu_main|ShiftRight0~26_combout\)))) # (sinstruction_IFID(9) & (\alu_main|ShiftRight0~29_combout\ & (sinstruction_IFID(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => \alu_main|ALT_INV_ShiftRight0~29_combout\,
	datac => ALT_INV_sinstruction_IFID(8),
	datad => \alu_main|ALT_INV_ShiftRight0~26_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~27_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~28_combout\,
	combout => \alu_main|ShiftRight0~30_combout\);

-- Location: LABCELL_X62_Y14_N36
\alu_main|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~6_combout\ = ( \alu_main|ShiftLeft1~31_combout\ & ( \alu_main|ShiftLeft1~82_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\) # ((\alu_main|ShiftLeft1~70_combout\)))) # (\forward|Mux29~0_combout\ & 
-- (((\alu_main|ShiftLeft1~26_combout\)) # (\forward|Mux28~0_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~31_combout\ & ( \alu_main|ShiftLeft1~82_combout\ & ( (!\forward|Mux29~0_combout\ & (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~70_combout\)))) # 
-- (\forward|Mux29~0_combout\ & (((\alu_main|ShiftLeft1~26_combout\)) # (\forward|Mux28~0_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~31_combout\ & ( !\alu_main|ShiftLeft1~82_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\) # 
-- ((\alu_main|ShiftLeft1~70_combout\)))) # (\forward|Mux29~0_combout\ & (!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~26_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~31_combout\ & ( !\alu_main|ShiftLeft1~82_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~70_combout\)))) # (\forward|Mux29~0_combout\ & (!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~26_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~70_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~31_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~82_combout\,
	combout => \alu_main|Mux19~6_combout\);

-- Location: LABCELL_X60_Y14_N48
\alu_main|ShiftRight1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~27_combout\ = ( \alu_main|ShiftRight1~54_combout\ & ( \alu_main|ShiftRight1~26_combout\ & ( ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~24_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~25_combout\)))) # 
-- (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~54_combout\ & ( \alu_main|ShiftRight1~26_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~24_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~25_combout\))))) # (\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\)) ) ) ) # ( \alu_main|ShiftRight1~54_combout\ & ( !\alu_main|ShiftRight1~26_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~24_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~25_combout\))))) # (\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\)) ) ) ) # ( !\alu_main|ShiftRight1~54_combout\ & ( !\alu_main|ShiftRight1~26_combout\ & 
-- ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~24_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~25_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~24_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~25_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~54_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~26_combout\,
	combout => \alu_main|ShiftRight1~27_combout\);

-- Location: LABCELL_X62_Y14_N30
\alu_main|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~7_combout\ = ( \alu_main|ShiftRight1~27_combout\ & ( \alu_main|Mux19~3_combout\ & ( (\alu_main|Mux19~2_combout\) # (\alu_main|Mux19~6_combout\) ) ) ) # ( !\alu_main|ShiftRight1~27_combout\ & ( \alu_main|Mux19~3_combout\ & ( 
-- (\alu_main|Mux19~6_combout\ & !\alu_main|Mux19~2_combout\) ) ) ) # ( \alu_main|ShiftRight1~27_combout\ & ( !\alu_main|Mux19~3_combout\ & ( (\alu_main|ShiftLeft1~1_combout\ & (\alu_main|Mux19~2_combout\ & \alu_main|ShiftLeft1~12_combout\)) ) ) ) # ( 
-- !\alu_main|ShiftRight1~27_combout\ & ( !\alu_main|Mux19~3_combout\ & ( (\alu_main|ShiftLeft1~1_combout\ & (\alu_main|Mux19~2_combout\ & \alu_main|ShiftLeft1~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~6_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datac => \alu_main|ALT_INV_Mux19~2_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~12_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~27_combout\,
	dataf => \alu_main|ALT_INV_Mux19~3_combout\,
	combout => \alu_main|Mux19~7_combout\);

-- Location: LABCELL_X62_Y14_N54
\alu_main|Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~8_combout\ = ( \alu_main|Mux19~4_combout\ & ( \alu_main|Mux19~7_combout\ & ( (!\alu_main|Mux30~0_combout\ & ((\alu_main|ShiftRight0~30_combout\))) # (\alu_main|Mux30~0_combout\ & (\alu_main|ShiftLeft0~54_combout\)) ) ) ) # ( 
-- !\alu_main|Mux19~4_combout\ & ( \alu_main|Mux19~7_combout\ & ( (!\alu_main|Mux30~0_combout\) # (\alu_main|Mux19~5_combout\) ) ) ) # ( \alu_main|Mux19~4_combout\ & ( !\alu_main|Mux19~7_combout\ & ( (!\alu_main|Mux30~0_combout\ & 
-- ((\alu_main|ShiftRight0~30_combout\))) # (\alu_main|Mux30~0_combout\ & (\alu_main|ShiftLeft0~54_combout\)) ) ) ) # ( !\alu_main|Mux19~4_combout\ & ( !\alu_main|Mux19~7_combout\ & ( (\alu_main|Mux19~5_combout\ & \alu_main|Mux30~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~5_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~54_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~30_combout\,
	datad => \alu_main|ALT_INV_Mux30~0_combout\,
	datae => \alu_main|ALT_INV_Mux19~4_combout\,
	dataf => \alu_main|ALT_INV_Mux19~7_combout\,
	combout => \alu_main|Mux19~8_combout\);

-- Location: LABCELL_X61_Y15_N18
\alu_main|Mux19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux19~10_combout\ = ( \forward|Mux12~0_combout\ & ( \alu_main|Mux19~8_combout\ & ( (!\alu_main|Mux19~1_combout\ & (\alu_main|Mux19~9_combout\ & ((!\alu_main|Mux19~0_combout\)))) # (\alu_main|Mux19~1_combout\ & (((!\alu_main|Mux19~0_combout\) # 
-- (\forward|Mux44~0_combout\)))) ) ) ) # ( !\forward|Mux12~0_combout\ & ( \alu_main|Mux19~8_combout\ & ( (!\alu_main|Mux19~0_combout\ & (((\alu_main|Mux19~1_combout\)) # (\alu_main|Mux19~9_combout\))) # (\alu_main|Mux19~0_combout\ & 
-- ((!\forward|Mux44~0_combout\ $ (\alu_main|Mux19~1_combout\)))) ) ) ) # ( \forward|Mux12~0_combout\ & ( !\alu_main|Mux19~8_combout\ & ( (!\alu_main|Mux19~1_combout\ & (\alu_main|Mux19~9_combout\ & ((!\alu_main|Mux19~0_combout\)))) # 
-- (\alu_main|Mux19~1_combout\ & (((\forward|Mux44~0_combout\ & \alu_main|Mux19~0_combout\)))) ) ) ) # ( !\forward|Mux12~0_combout\ & ( !\alu_main|Mux19~8_combout\ & ( (!\alu_main|Mux19~0_combout\ & (\alu_main|Mux19~9_combout\ & 
-- ((!\alu_main|Mux19~1_combout\)))) # (\alu_main|Mux19~0_combout\ & ((!\forward|Mux44~0_combout\ $ (\alu_main|Mux19~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011000011010100000000001101011111110000110101111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~9_combout\,
	datab => \forward|ALT_INV_Mux44~0_combout\,
	datac => \alu_main|ALT_INV_Mux19~1_combout\,
	datad => \alu_main|ALT_INV_Mux19~0_combout\,
	datae => \forward|ALT_INV_Mux12~0_combout\,
	dataf => \alu_main|ALT_INV_Mux19~8_combout\,
	combout => \alu_main|Mux19~10_combout\);

-- Location: LABCELL_X61_Y15_N24
\alu_main|Result[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(19) = ( \alu_main|Mux19~10_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(19)) ) ) # ( !\alu_main|Mux19~10_combout\ & ( (\alu_main|Result\(19) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Result\(19),
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux19~10_combout\,
	combout => \alu_main|Result\(19));

-- Location: LABCELL_X51_Y15_N27
\mux_jal|output[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[19]~19_combout\ = ( spc_MEMWB(19) & ( \alu_main|Result\(19) ) ) # ( !spc_MEMWB(19) & ( \alu_main|Result\(19) & ( !\sjal_MEMWB~q\ ) ) ) # ( spc_MEMWB(19) & ( !\alu_main|Result\(19) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_spc_MEMWB(19),
	dataf => \alu_main|ALT_INV_Result\(19),
	combout => \mux_jal|output[19]~19_combout\);

-- Location: MLABCELL_X47_Y20_N18
\reg_file|registers[9][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][19]~feeder_combout\ = ( \mux_jal|output[19]~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[19]~19_combout\,
	combout => \reg_file|registers[9][19]~feeder_combout\);

-- Location: FF_X47_Y20_N20
\reg_file|registers[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][19]~q\);

-- Location: MLABCELL_X47_Y20_N51
\reg_file|Mux44~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux44~5_combout\ = ( \reg_file|registers[8][19]~q\ & ( \reg_file|registers[10][19]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|registers[9][19]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[11][19]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[8][19]~q\ & ( \reg_file|registers[10][19]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[9][19]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[11][19]~q\))))) ) ) ) # ( \reg_file|registers[8][19]~q\ & ( !\reg_file|registers[10][19]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\reg_file|registers[9][19]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[11][19]~q\))))) ) ) ) # ( !\reg_file|registers[8][19]~q\ & ( !\reg_file|registers[10][19]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & 
-- (\reg_file|registers[9][19]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[11][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][19]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[11][19]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[8][19]~q\,
	dataf => \reg_file|ALT_INV_registers[10][19]~q\,
	combout => \reg_file|Mux44~5_combout\);

-- Location: LABCELL_X50_Y21_N3
\reg_file|Mux44~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux44~6_combout\ = ( \reg_file|registers[3][19]~q\ & ( \reg_file|registers[0][19]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|registers[1][19]~q\)))) # (sinstruction_IFID(17) & (((\reg_file|registers[2][19]~q\)) # 
-- (sinstruction_IFID(16)))) ) ) ) # ( !\reg_file|registers[3][19]~q\ & ( \reg_file|registers[0][19]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|registers[1][19]~q\)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & 
-- (\reg_file|registers[2][19]~q\))) ) ) ) # ( \reg_file|registers[3][19]~q\ & ( !\reg_file|registers[0][19]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & ((\reg_file|registers[1][19]~q\)))) # (sinstruction_IFID(17) & 
-- (((\reg_file|registers[2][19]~q\)) # (sinstruction_IFID(16)))) ) ) ) # ( !\reg_file|registers[3][19]~q\ & ( !\reg_file|registers[0][19]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & ((\reg_file|registers[1][19]~q\)))) # (sinstruction_IFID(17) 
-- & (!sinstruction_IFID(16) & (\reg_file|registers[2][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[2][19]~q\,
	datad => \reg_file|ALT_INV_registers[1][19]~q\,
	datae => \reg_file|ALT_INV_registers[3][19]~q\,
	dataf => \reg_file|ALT_INV_registers[0][19]~q\,
	combout => \reg_file|Mux44~6_combout\);

-- Location: LABCELL_X46_Y19_N24
\reg_file|Mux44~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux44~8_combout\ = ( \reg_file|registers[5][19]~q\ & ( \reg_file|registers[7][19]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[4][19]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][19]~q\))) # (sinstruction_IFID(16)) ) ) ) # 
-- ( !\reg_file|registers[5][19]~q\ & ( \reg_file|registers[7][19]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[4][19]~q\ & !sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[6][19]~q\))) ) ) ) 
-- # ( \reg_file|registers[5][19]~q\ & ( !\reg_file|registers[7][19]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16)) # (\reg_file|registers[4][19]~q\)))) # (sinstruction_IFID(17) & (\reg_file|registers[6][19]~q\ & ((!sinstruction_IFID(16))))) ) ) 
-- ) # ( !\reg_file|registers[5][19]~q\ & ( !\reg_file|registers[7][19]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[4][19]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][19]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[4][19]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[5][19]~q\,
	dataf => \reg_file|ALT_INV_registers[7][19]~q\,
	combout => \reg_file|Mux44~8_combout\);

-- Location: LABCELL_X46_Y16_N39
\reg_file|Mux44~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux44~7_combout\ = ( \reg_file|registers[15][19]~q\ & ( \reg_file|registers[13][19]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[12][19]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][19]~q\))) # (sinstruction_IFID(16)) ) ) 
-- ) # ( !\reg_file|registers[15][19]~q\ & ( \reg_file|registers[13][19]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][19]~q\) # (sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (\reg_file|registers[14][19]~q\ & (!sinstruction_IFID(16)))) 
-- ) ) ) # ( \reg_file|registers[15][19]~q\ & ( !\reg_file|registers[13][19]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16) & \reg_file|registers[12][19]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[14][19]~q\))) ) ) ) # ( !\reg_file|registers[15][19]~q\ & ( !\reg_file|registers[13][19]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[12][19]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[14][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][19]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[12][19]~q\,
	datae => \reg_file|ALT_INV_registers[15][19]~q\,
	dataf => \reg_file|ALT_INV_registers[13][19]~q\,
	combout => \reg_file|Mux44~7_combout\);

-- Location: LABCELL_X50_Y20_N36
\reg_file|Mux44~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux44~9_combout\ = ( \reg_file|Mux44~8_combout\ & ( \reg_file|Mux44~7_combout\ & ( ((!sinstruction_IFID(19) & ((\reg_file|Mux44~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux44~5_combout\))) # (sinstruction_IFID(18)) ) ) ) # ( 
-- !\reg_file|Mux44~8_combout\ & ( \reg_file|Mux44~7_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux44~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux44~5_combout\)))) # (sinstruction_IFID(18) & 
-- (sinstruction_IFID(19))) ) ) ) # ( \reg_file|Mux44~8_combout\ & ( !\reg_file|Mux44~7_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux44~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux44~5_combout\)))) # 
-- (sinstruction_IFID(18) & (!sinstruction_IFID(19))) ) ) ) # ( !\reg_file|Mux44~8_combout\ & ( !\reg_file|Mux44~7_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux44~6_combout\))) # (sinstruction_IFID(19) & 
-- (\reg_file|Mux44~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux44~5_combout\,
	datad => \reg_file|ALT_INV_Mux44~6_combout\,
	datae => \reg_file|ALT_INV_Mux44~8_combout\,
	dataf => \reg_file|ALT_INV_Mux44~7_combout\,
	combout => \reg_file|Mux44~9_combout\);

-- Location: MLABCELL_X52_Y10_N27
\reg_file|Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux44~2_combout\ = ( \reg_file|registers[22][19]~q\ & ( \reg_file|registers[18][19]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|registers[26][19]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[30][19]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[22][19]~q\ & ( \reg_file|registers[18][19]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|registers[26][19]~q\)))) # (sinstruction_IFID(18) & (sinstruction_IFID(19) & 
-- ((\reg_file|registers[30][19]~q\)))) ) ) ) # ( \reg_file|registers[22][19]~q\ & ( !\reg_file|registers[18][19]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|registers[26][19]~q\))) # (sinstruction_IFID(18) & 
-- ((!sinstruction_IFID(19)) # ((\reg_file|registers[30][19]~q\)))) ) ) ) # ( !\reg_file|registers[22][19]~q\ & ( !\reg_file|registers[18][19]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[26][19]~q\)) # 
-- (sinstruction_IFID(18) & ((\reg_file|registers[30][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[26][19]~q\,
	datad => \reg_file|ALT_INV_registers[30][19]~q\,
	datae => \reg_file|ALT_INV_registers[22][19]~q\,
	dataf => \reg_file|ALT_INV_registers[18][19]~q\,
	combout => \reg_file|Mux44~2_combout\);

-- Location: LABCELL_X56_Y11_N42
\reg_file|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux44~0_combout\ = ( \reg_file|registers[28][19]~q\ & ( \reg_file|registers[24][19]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[16][19]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[20][19]~q\)))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[28][19]~q\ & ( \reg_file|registers[24][19]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|registers[16][19]~q\))) # (sinstruction_IFID(18) & (((\reg_file|registers[20][19]~q\ & 
-- !sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[28][19]~q\ & ( !\reg_file|registers[24][19]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[16][19]~q\ & ((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19)) # 
-- (\reg_file|registers[20][19]~q\)))) ) ) ) # ( !\reg_file|registers[28][19]~q\ & ( !\reg_file|registers[24][19]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[16][19]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[20][19]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][19]~q\,
	datab => \reg_file|ALT_INV_registers[20][19]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[28][19]~q\,
	dataf => \reg_file|ALT_INV_registers[24][19]~q\,
	combout => \reg_file|Mux44~0_combout\);

-- Location: LABCELL_X57_Y13_N3
\reg_file|Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux44~3_combout\ = ( \reg_file|registers[19][19]~q\ & ( \reg_file|registers[23][19]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[27][19]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][19]~q\))) ) 
-- ) ) # ( !\reg_file|registers[19][19]~q\ & ( \reg_file|registers[23][19]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[27][19]~q\ & sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # 
-- (\reg_file|registers[31][19]~q\))) ) ) ) # ( \reg_file|registers[19][19]~q\ & ( !\reg_file|registers[23][19]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[27][19]~q\)))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][19]~q\ & ((sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[19][19]~q\ & ( !\reg_file|registers[23][19]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[27][19]~q\))) # 
-- (sinstruction_IFID(18) & (\reg_file|registers[31][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][19]~q\,
	datab => \reg_file|ALT_INV_registers[27][19]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[19][19]~q\,
	dataf => \reg_file|ALT_INV_registers[23][19]~q\,
	combout => \reg_file|Mux44~3_combout\);

-- Location: LABCELL_X50_Y13_N54
\reg_file|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux44~1_combout\ = ( sinstruction_IFID(18) & ( \reg_file|registers[25][19]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[21][19]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][19]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( 
-- \reg_file|registers[25][19]~q\ & ( (sinstruction_IFID(19)) # (\reg_file|registers[17][19]~q\) ) ) ) # ( sinstruction_IFID(18) & ( !\reg_file|registers[25][19]~q\ & ( (!sinstruction_IFID(19) & ((\reg_file|registers[21][19]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[29][19]~q\)) ) ) ) # ( !sinstruction_IFID(18) & ( !\reg_file|registers[25][19]~q\ & ( (\reg_file|registers[17][19]~q\ & !sinstruction_IFID(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][19]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[29][19]~q\,
	datad => \reg_file|ALT_INV_registers[21][19]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => \reg_file|ALT_INV_registers[25][19]~q\,
	combout => \reg_file|Mux44~1_combout\);

-- Location: LABCELL_X56_Y10_N33
\reg_file|Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux44~4_combout\ = ( \reg_file|Mux44~3_combout\ & ( \reg_file|Mux44~1_combout\ & ( ((!sinstruction_IFID(17) & ((\reg_file|Mux44~0_combout\))) # (sinstruction_IFID(17) & (\reg_file|Mux44~2_combout\))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|Mux44~3_combout\ & ( \reg_file|Mux44~1_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux44~0_combout\))) # (sinstruction_IFID(17) & (\reg_file|Mux44~2_combout\)))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))))) ) ) ) # ( \reg_file|Mux44~3_combout\ & ( !\reg_file|Mux44~1_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux44~0_combout\))) # (sinstruction_IFID(17) & (\reg_file|Mux44~2_combout\)))) # 
-- (sinstruction_IFID(16) & (((sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|Mux44~3_combout\ & ( !\reg_file|Mux44~1_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux44~0_combout\))) # (sinstruction_IFID(17) & 
-- (\reg_file|Mux44~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux44~2_combout\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_Mux44~0_combout\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_Mux44~3_combout\,
	dataf => \reg_file|ALT_INV_Mux44~1_combout\,
	combout => \reg_file|Mux44~4_combout\);

-- Location: LABCELL_X56_Y14_N36
\reg_file|Mux44~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux44~10_combout\ = ( \reg_file|Mux44~9_combout\ & ( \reg_file|Mux44~4_combout\ ) ) # ( !\reg_file|Mux44~9_combout\ & ( \reg_file|Mux44~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux44~9_combout\ & ( !\reg_file|Mux44~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux44~9_combout\,
	dataf => \reg_file|ALT_INV_Mux44~4_combout\,
	combout => \reg_file|Mux44~10_combout\);

-- Location: FF_X56_Y14_N17
\sreaddata2_IDEX[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux44~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(19));

-- Location: LABCELL_X60_Y13_N6
\alu_main|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~4_combout\ = ( \alu_main|Add0~81_sumout\ & ( (!salucontrol_IDEX(0) & (((\forward|Mux43~0_combout\ & \forward|Mux11~0_combout\)) # (salucontrol_IDEX(1)))) # (salucontrol_IDEX(0) & (!salucontrol_IDEX(1) & ((\forward|Mux11~0_combout\) # 
-- (\forward|Mux43~0_combout\)))) ) ) # ( !\alu_main|Add0~81_sumout\ & ( (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(0) & (\forward|Mux43~0_combout\ & \forward|Mux11~0_combout\)) # (salucontrol_IDEX(0) & ((\forward|Mux11~0_combout\) # 
-- (\forward|Mux43~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001001100000001000100110000100110011011100010011001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \forward|ALT_INV_Mux43~0_combout\,
	datad => \forward|ALT_INV_Mux11~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~81_sumout\,
	combout => \alu_main|Mux20~4_combout\);

-- Location: LABCELL_X66_Y16_N36
\alu_main|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~0_combout\ = ( \alu_main|ShiftLeft0~35_combout\ & ( \alu_main|ShiftLeft0~23_combout\ & ( (!sinstruction_IFID(8)) # ((!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~31_combout\)) # (sinstruction_IFID(9) & 
-- ((\alu_main|ShiftLeft0~15_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~35_combout\ & ( \alu_main|ShiftLeft0~23_combout\ & ( (!sinstruction_IFID(9) & (\alu_main|ShiftLeft0~31_combout\ & ((sinstruction_IFID(8))))) # (sinstruction_IFID(9) & 
-- (((!sinstruction_IFID(8)) # (\alu_main|ShiftLeft0~15_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~35_combout\ & ( !\alu_main|ShiftLeft0~23_combout\ & ( (!sinstruction_IFID(9) & (((!sinstruction_IFID(8))) # (\alu_main|ShiftLeft0~31_combout\))) # 
-- (sinstruction_IFID(9) & (((\alu_main|ShiftLeft0~15_combout\ & sinstruction_IFID(8))))) ) ) ) # ( !\alu_main|ShiftLeft0~35_combout\ & ( !\alu_main|ShiftLeft0~23_combout\ & ( (sinstruction_IFID(8) & ((!sinstruction_IFID(9) & 
-- (\alu_main|ShiftLeft0~31_combout\)) # (sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~31_combout\,
	datab => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftLeft0~15_combout\,
	datad => ALT_INV_sinstruction_IFID(8),
	datae => \alu_main|ALT_INV_ShiftLeft0~35_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~23_combout\,
	combout => \alu_main|Mux20~0_combout\);

-- Location: LABCELL_X66_Y16_N6
\alu_main|ShiftLeft0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~8_combout\ = ( \alu_main|ShiftLeft0~50_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8)) # (\alu_main|ShiftLeft0~1_combout\))) ) ) # ( !\alu_main|ShiftLeft0~50_combout\ & ( (sinstruction_IFID(8) & (!sinstruction_IFID(9) & 
-- \alu_main|ShiftLeft0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datac => ALT_INV_sinstruction_IFID(9),
	datad => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~50_combout\,
	combout => \alu_main|ShiftLeft0~8_combout\);

-- Location: LABCELL_X62_Y19_N3
\alu_main|ShiftRight0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~34_combout\ = ( \alu_main|ShiftRight0~3_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~1_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftRight0~2_combout\)))) # (sinstruction_IFID(9) & 
-- (((!sinstruction_IFID(8))))) ) ) # ( !\alu_main|ShiftRight0~3_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~1_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftRight0~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001001011111001000100101111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => \alu_main|ALT_INV_ShiftRight0~2_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~1_combout\,
	datad => ALT_INV_sinstruction_IFID(8),
	dataf => \alu_main|ALT_INV_ShiftRight0~3_combout\,
	combout => \alu_main|ShiftRight0~34_combout\);

-- Location: LABCELL_X61_Y18_N12
\alu_main|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~1_combout\ = ( \alu_main|ShiftLeft1~28_combout\ & ( \alu_main|ShiftLeft1~15_combout\ & ( ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~33_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~66_combout\))) # 
-- (\forward|Mux29~0_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~28_combout\ & ( \alu_main|ShiftLeft1~15_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~33_combout\))) # (\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftLeft1~66_combout\)))) # (\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~28_combout\ & ( !\alu_main|ShiftLeft1~15_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & 
-- ((\alu_main|ShiftLeft1~33_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~66_combout\)))) # (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~28_combout\ & ( !\alu_main|ShiftLeft1~15_combout\ & 
-- ( (!\forward|Mux29~0_combout\ & ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~33_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~66_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~66_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~33_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~28_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~15_combout\,
	combout => \alu_main|Mux20~1_combout\);

-- Location: LABCELL_X62_Y17_N24
\alu_main|ShiftRight1~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~31_combout\ = ( \alu_main|ShiftRight1~2_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\) # (\alu_main|ShiftRight1~1_combout\)))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~62_combout\ & 
-- ((!\forward|Mux28~0_combout\)))) ) ) # ( !\alu_main|ShiftRight1~2_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~1_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~62_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011101010100001101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~62_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~1_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~2_combout\,
	combout => \alu_main|ShiftRight1~31_combout\);

-- Location: LABCELL_X66_Y18_N18
\alu_main|ShiftLeft1~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~32_combout\ = ( \alu_main|ShiftLeft1~13_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~0_combout\))) ) ) # ( !\alu_main|ShiftLeft1~13_combout\ & ( (\forward|Mux29~0_combout\ & 
-- (!\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~13_combout\,
	combout => \alu_main|ShiftLeft1~32_combout\);

-- Location: LABCELL_X61_Y18_N57
\alu_main|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~2_combout\ = ( \alu_main|Mux19~3_combout\ & ( \alu_main|Mux19~2_combout\ & ( \alu_main|ShiftRight1~31_combout\ ) ) ) # ( !\alu_main|Mux19~3_combout\ & ( \alu_main|Mux19~2_combout\ & ( \alu_main|ShiftLeft1~32_combout\ ) ) ) # ( 
-- \alu_main|Mux19~3_combout\ & ( !\alu_main|Mux19~2_combout\ & ( \alu_main|Mux20~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux20~1_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~31_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~32_combout\,
	datae => \alu_main|ALT_INV_Mux19~3_combout\,
	dataf => \alu_main|ALT_INV_Mux19~2_combout\,
	combout => \alu_main|Mux20~2_combout\);

-- Location: LABCELL_X61_Y18_N48
\alu_main|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~3_combout\ = ( \alu_main|Mux30~0_combout\ & ( \alu_main|Mux20~2_combout\ & ( (!\alu_main|Mux19~4_combout\ & (\alu_main|Mux20~0_combout\)) # (\alu_main|Mux19~4_combout\ & ((\alu_main|ShiftLeft0~8_combout\))) ) ) ) # ( 
-- !\alu_main|Mux30~0_combout\ & ( \alu_main|Mux20~2_combout\ & ( (!\alu_main|Mux19~4_combout\) # (\alu_main|ShiftRight0~34_combout\) ) ) ) # ( \alu_main|Mux30~0_combout\ & ( !\alu_main|Mux20~2_combout\ & ( (!\alu_main|Mux19~4_combout\ & 
-- (\alu_main|Mux20~0_combout\)) # (\alu_main|Mux19~4_combout\ & ((\alu_main|ShiftLeft0~8_combout\))) ) ) ) # ( !\alu_main|Mux30~0_combout\ & ( !\alu_main|Mux20~2_combout\ & ( (\alu_main|Mux19~4_combout\ & \alu_main|ShiftRight0~34_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010001110100011111001100111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux20~0_combout\,
	datab => \alu_main|ALT_INV_Mux19~4_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~8_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~34_combout\,
	datae => \alu_main|ALT_INV_Mux30~0_combout\,
	dataf => \alu_main|ALT_INV_Mux20~2_combout\,
	combout => \alu_main|Mux20~3_combout\);

-- Location: LABCELL_X61_Y15_N30
\alu_main|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux20~5_combout\ = ( \alu_main|Mux20~3_combout\ & ( \alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\) # (\forward|Mux43~0_combout\) ) ) ) # ( !\alu_main|Mux20~3_combout\ & ( \alu_main|Mux19~1_combout\ & ( (\forward|Mux43~0_combout\ & 
-- \alu_main|Mux19~0_combout\) ) ) ) # ( \alu_main|Mux20~3_combout\ & ( !\alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\ & (((\alu_main|Mux20~4_combout\)))) # (\alu_main|Mux19~0_combout\ & (!\forward|Mux43~0_combout\ & 
-- ((!\forward|Mux11~0_combout\)))) ) ) ) # ( !\alu_main|Mux20~3_combout\ & ( !\alu_main|Mux19~1_combout\ & ( (!\alu_main|Mux19~0_combout\ & (((\alu_main|Mux20~4_combout\)))) # (\alu_main|Mux19~0_combout\ & (!\forward|Mux43~0_combout\ & 
-- ((!\forward|Mux11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110100000001100111010000000000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux43~0_combout\,
	datab => \alu_main|ALT_INV_Mux20~4_combout\,
	datac => \forward|ALT_INV_Mux11~0_combout\,
	datad => \alu_main|ALT_INV_Mux19~0_combout\,
	datae => \alu_main|ALT_INV_Mux20~3_combout\,
	dataf => \alu_main|ALT_INV_Mux19~1_combout\,
	combout => \alu_main|Mux20~5_combout\);

-- Location: LABCELL_X61_Y15_N12
\alu_main|Result[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(20) = ( \alu_main|Mux20~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(20)) ) ) # ( !\alu_main|Mux20~5_combout\ & ( (\alu_main|Result\(20) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Result\(20),
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux20~5_combout\,
	combout => \alu_main|Result\(20));

-- Location: LABCELL_X57_Y15_N57
\mux_jal|output[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[20]~20_combout\ = ( \sjal_MEMWB~q\ & ( \alu_main|Result\(20) & ( spc_MEMWB(20) ) ) ) # ( !\sjal_MEMWB~q\ & ( \alu_main|Result\(20) ) ) # ( \sjal_MEMWB~q\ & ( !\alu_main|Result\(20) & ( spc_MEMWB(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_MEMWB(20),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(20),
	combout => \mux_jal|output[20]~20_combout\);

-- Location: FF_X52_Y17_N25
\reg_file|registers[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][20]~q\);

-- Location: LABCELL_X55_Y17_N27
\reg_file|Mux43~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux43~5_combout\ = ( \reg_file|registers[9][20]~q\ & ( \reg_file|registers[8][20]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\reg_file|registers[10][20]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][20]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[9][20]~q\ & ( \reg_file|registers[8][20]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[10][20]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[11][20]~q\))))) ) ) ) # ( \reg_file|registers[9][20]~q\ & ( !\reg_file|registers[8][20]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\reg_file|registers[10][20]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][20]~q\))))) ) ) ) # ( !\reg_file|registers[9][20]~q\ & ( !\reg_file|registers[8][20]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\reg_file|registers[10][20]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][20]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[10][20]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[11][20]~q\,
	datae => \reg_file|ALT_INV_registers[9][20]~q\,
	dataf => \reg_file|ALT_INV_registers[8][20]~q\,
	combout => \reg_file|Mux43~5_combout\);

-- Location: MLABCELL_X52_Y17_N48
\reg_file|Mux43~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux43~8_combout\ = ( \reg_file|registers[6][20]~q\ & ( \reg_file|registers[7][20]~q\ & ( ((!sinstruction_IFID(16) & ((\reg_file|registers[4][20]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][20]~q\))) # (sinstruction_IFID(17)) ) ) ) # 
-- ( !\reg_file|registers[6][20]~q\ & ( \reg_file|registers[7][20]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[4][20]~q\ & !sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[5][20]~q\))) ) ) ) 
-- # ( \reg_file|registers[6][20]~q\ & ( !\reg_file|registers[7][20]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[4][20]~q\)))) # (sinstruction_IFID(16) & (\reg_file|registers[5][20]~q\ & ((!sinstruction_IFID(17))))) ) ) 
-- ) # ( !\reg_file|registers[6][20]~q\ & ( !\reg_file|registers[7][20]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[4][20]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[5][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][20]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[4][20]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[6][20]~q\,
	dataf => \reg_file|ALT_INV_registers[7][20]~q\,
	combout => \reg_file|Mux43~8_combout\);

-- Location: LABCELL_X53_Y13_N51
\reg_file|Mux43~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux43~6_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[0][20]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][20]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[3][20]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[0][20]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[2][20]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[0][20]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[1][20]~q\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|registers[3][20]~q\))) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[0][20]~q\ & ( (\reg_file|registers[2][20]~q\ & sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][20]~q\,
	datab => \reg_file|ALT_INV_registers[2][20]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[3][20]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[0][20]~q\,
	combout => \reg_file|Mux43~6_combout\);

-- Location: LABCELL_X55_Y17_N15
\reg_file|Mux43~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux43~7_combout\ = ( \reg_file|registers[13][20]~q\ & ( \reg_file|registers[14][20]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][20]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # 
-- ((\reg_file|registers[15][20]~q\)))) ) ) ) # ( !\reg_file|registers[13][20]~q\ & ( \reg_file|registers[14][20]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[12][20]~q\)))) # (sinstruction_IFID(17) & 
-- ((!sinstruction_IFID(16)) # ((\reg_file|registers[15][20]~q\)))) ) ) ) # ( \reg_file|registers[13][20]~q\ & ( !\reg_file|registers[14][20]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[12][20]~q\)) # (sinstruction_IFID(16)))) # 
-- (sinstruction_IFID(17) & (sinstruction_IFID(16) & (\reg_file|registers[15][20]~q\))) ) ) ) # ( !\reg_file|registers[13][20]~q\ & ( !\reg_file|registers[14][20]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[12][20]~q\)))) 
-- # (sinstruction_IFID(17) & (sinstruction_IFID(16) & (\reg_file|registers[15][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[15][20]~q\,
	datad => \reg_file|ALT_INV_registers[12][20]~q\,
	datae => \reg_file|ALT_INV_registers[13][20]~q\,
	dataf => \reg_file|ALT_INV_registers[14][20]~q\,
	combout => \reg_file|Mux43~7_combout\);

-- Location: LABCELL_X56_Y15_N24
\reg_file|Mux43~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux43~9_combout\ = ( \reg_file|Mux43~6_combout\ & ( \reg_file|Mux43~7_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux43~5_combout\)))) # (sinstruction_IFID(18) & (((\reg_file|Mux43~8_combout\)) # 
-- (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|Mux43~6_combout\ & ( \reg_file|Mux43~7_combout\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|Mux43~5_combout\))) # (sinstruction_IFID(18) & (((\reg_file|Mux43~8_combout\)) # 
-- (sinstruction_IFID(19)))) ) ) ) # ( \reg_file|Mux43~6_combout\ & ( !\reg_file|Mux43~7_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux43~5_combout\)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & 
-- ((\reg_file|Mux43~8_combout\)))) ) ) ) # ( !\reg_file|Mux43~6_combout\ & ( !\reg_file|Mux43~7_combout\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|Mux43~5_combout\))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & 
-- ((\reg_file|Mux43~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux43~5_combout\,
	datad => \reg_file|ALT_INV_Mux43~8_combout\,
	datae => \reg_file|ALT_INV_Mux43~6_combout\,
	dataf => \reg_file|ALT_INV_Mux43~7_combout\,
	combout => \reg_file|Mux43~9_combout\);

-- Location: MLABCELL_X52_Y13_N24
\reg_file|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux43~1_combout\ = ( \reg_file|registers[25][20]~q\ & ( \reg_file|registers[17][20]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[21][20]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][20]~q\))) ) 
-- ) ) # ( !\reg_file|registers[25][20]~q\ & ( \reg_file|registers[17][20]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[21][20]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[29][20]~q\)))) ) ) ) # ( \reg_file|registers[25][20]~q\ & ( !\reg_file|registers[17][20]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[21][20]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][20]~q\)))) ) ) ) # ( !\reg_file|registers[25][20]~q\ & ( !\reg_file|registers[17][20]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[21][20]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[29][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[29][20]~q\,
	datad => \reg_file|ALT_INV_registers[21][20]~q\,
	datae => \reg_file|ALT_INV_registers[25][20]~q\,
	dataf => \reg_file|ALT_INV_registers[17][20]~q\,
	combout => \reg_file|Mux43~1_combout\);

-- Location: LABCELL_X53_Y17_N42
\reg_file|Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux43~3_combout\ = ( \reg_file|registers[31][20]~q\ & ( \reg_file|registers[19][20]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[27][20]~q\))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19)) # 
-- (\reg_file|registers[23][20]~q\)))) ) ) ) # ( !\reg_file|registers[31][20]~q\ & ( \reg_file|registers[19][20]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[27][20]~q\))) # (sinstruction_IFID(18) & 
-- (((\reg_file|registers[23][20]~q\ & !sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[31][20]~q\ & ( !\reg_file|registers[19][20]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][20]~q\ & ((sinstruction_IFID(19))))) # 
-- (sinstruction_IFID(18) & (((sinstruction_IFID(19)) # (\reg_file|registers[23][20]~q\)))) ) ) ) # ( !\reg_file|registers[31][20]~q\ & ( !\reg_file|registers[19][20]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][20]~q\ & 
-- ((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((\reg_file|registers[23][20]~q\ & !sinstruction_IFID(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][20]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[23][20]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[31][20]~q\,
	dataf => \reg_file|ALT_INV_registers[19][20]~q\,
	combout => \reg_file|Mux43~3_combout\);

-- Location: LABCELL_X56_Y12_N45
\reg_file|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux43~0_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[24][20]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[28][20]~q\) ) ) ) # ( !sinstruction_IFID(19) & ( \reg_file|registers[24][20]~q\ & ( (!sinstruction_IFID(18) & 
-- ((\reg_file|registers[16][20]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][20]~q\)) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[24][20]~q\ & ( (\reg_file|registers[28][20]~q\ & sinstruction_IFID(18)) ) ) ) # ( 
-- !sinstruction_IFID(19) & ( !\reg_file|registers[24][20]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[16][20]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][20]~q\,
	datab => \reg_file|ALT_INV_registers[20][20]~q\,
	datac => \reg_file|ALT_INV_registers[16][20]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[24][20]~q\,
	combout => \reg_file|Mux43~0_combout\);

-- Location: LABCELL_X56_Y15_N9
\reg_file|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux43~2_combout\ = ( \reg_file|registers[22][20]~q\ & ( \reg_file|registers[30][20]~q\ & ( ((!sinstruction_IFID(19) & ((\reg_file|registers[18][20]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][20]~q\))) # (sinstruction_IFID(18)) ) ) 
-- ) # ( !\reg_file|registers[22][20]~q\ & ( \reg_file|registers[30][20]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[18][20]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][20]~q\)))) # (sinstruction_IFID(18) & 
-- (((sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[22][20]~q\ & ( !\reg_file|registers[30][20]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[18][20]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[26][20]~q\)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[22][20]~q\ & ( !\reg_file|registers[30][20]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[18][20]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[26][20]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[18][20]~q\,
	datae => \reg_file|ALT_INV_registers[22][20]~q\,
	dataf => \reg_file|ALT_INV_registers[30][20]~q\,
	combout => \reg_file|Mux43~2_combout\);

-- Location: LABCELL_X56_Y15_N30
\reg_file|Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux43~4_combout\ = ( \reg_file|Mux43~0_combout\ & ( \reg_file|Mux43~2_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|Mux43~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux43~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux43~0_combout\ & ( \reg_file|Mux43~2_combout\ & ( (!sinstruction_IFID(17) & (\reg_file|Mux43~1_combout\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|Mux43~3_combout\)))) ) ) ) # ( 
-- \reg_file|Mux43~0_combout\ & ( !\reg_file|Mux43~2_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|Mux43~1_combout\))) # (sinstruction_IFID(17) & (((\reg_file|Mux43~3_combout\ & sinstruction_IFID(16))))) ) ) ) # ( 
-- !\reg_file|Mux43~0_combout\ & ( !\reg_file|Mux43~2_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux43~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux43~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux43~1_combout\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux43~3_combout\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_Mux43~0_combout\,
	dataf => \reg_file|ALT_INV_Mux43~2_combout\,
	combout => \reg_file|Mux43~4_combout\);

-- Location: LABCELL_X56_Y15_N54
\reg_file|Mux43~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux43~10_combout\ = ( \reg_file|Mux43~4_combout\ & ( (sinstruction_IFID(20)) # (\reg_file|Mux43~9_combout\) ) ) # ( !\reg_file|Mux43~4_combout\ & ( (\reg_file|Mux43~9_combout\ & !sinstruction_IFID(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Mux43~9_combout\,
	datad => ALT_INV_sinstruction_IFID(20),
	dataf => \reg_file|ALT_INV_Mux43~4_combout\,
	combout => \reg_file|Mux43~10_combout\);

-- Location: FF_X56_Y15_N5
\sreaddata2_IDEX[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux43~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(20));

-- Location: MLABCELL_X65_Y17_N36
\forward|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux43~0_combout\ = ( \forward|Mux49~6_combout\ & ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(20) ) ) ) # ( !\forward|Mux49~6_combout\ & ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(20) ) ) ) # ( \forward|Mux49~6_combout\ & ( 
-- !\forward|Mux49~5_combout\ & ( \alu_main|Result\(20) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\forward|Mux49~5_combout\ & ( salumainresult_EXMEM(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata2_IDEX(20),
	datab => ALT_INV_salumainresult_EXMEM(20),
	datac => \alu_main|ALT_INV_Result\(20),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \forward|ALT_INV_Mux49~5_combout\,
	combout => \forward|Mux43~0_combout\);

-- Location: LABCELL_X66_Y17_N27
\alu_main|ShiftRight0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~10_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux43~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux44~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux45~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux46~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux43~0_combout\,
	datab => \forward|ALT_INV_Mux46~0_combout\,
	datac => \forward|ALT_INV_Mux44~0_combout\,
	datad => \forward|ALT_INV_Mux45~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftRight0~10_combout\);

-- Location: MLABCELL_X65_Y16_N18
\alu_main|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~2_combout\ = ( \alu_main|ShiftRight0~10_combout\ & ( \alu_main|ShiftRight0~17_combout\ & ( ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~16_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~15_combout\)))) # 
-- (sinstruction_IFID(9)) ) ) ) # ( !\alu_main|ShiftRight0~10_combout\ & ( \alu_main|ShiftRight0~17_combout\ & ( (!sinstruction_IFID(8) & (((sinstruction_IFID(9))) # (\alu_main|ShiftRight0~16_combout\))) # (sinstruction_IFID(8) & 
-- (((\alu_main|ShiftRight0~15_combout\ & !sinstruction_IFID(9))))) ) ) ) # ( \alu_main|ShiftRight0~10_combout\ & ( !\alu_main|ShiftRight0~17_combout\ & ( (!sinstruction_IFID(8) & (\alu_main|ShiftRight0~16_combout\ & ((!sinstruction_IFID(9))))) # 
-- (sinstruction_IFID(8) & (((sinstruction_IFID(9)) # (\alu_main|ShiftRight0~15_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~10_combout\ & ( !\alu_main|ShiftRight0~17_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & 
-- (\alu_main|ShiftRight0~16_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datab => \alu_main|ALT_INV_ShiftRight0~16_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~15_combout\,
	datad => ALT_INV_sinstruction_IFID(9),
	datae => \alu_main|ALT_INV_ShiftRight0~10_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~17_combout\,
	combout => \alu_main|Mux5~2_combout\);

-- Location: MLABCELL_X65_Y16_N30
\alu_main|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~4_combout\ = ( \alu_main|Mux5~2_combout\ & ( (\alu_main|Mux4~2_combout\ & ((!\alu_main|Mux4~1_combout\) # (!\alu_main|Mux5~3_combout\))) ) ) # ( !\alu_main|Mux5~2_combout\ & ( (\alu_main|Mux4~1_combout\ & (!\alu_main|Mux5~3_combout\ & 
-- \alu_main|Mux4~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~1_combout\,
	datac => \alu_main|ALT_INV_Mux5~3_combout\,
	datad => \alu_main|ALT_INV_Mux4~2_combout\,
	dataf => \alu_main|ALT_INV_Mux5~2_combout\,
	combout => \alu_main|Mux5~4_combout\);

-- Location: MLABCELL_X65_Y17_N54
\alu_main|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~0_combout\ = ( \alu_main|ShiftRight1~14_combout\ & ( \alu_main|ShiftRight1~15_combout\ & ( (!\forward|Mux29~0_combout\) # ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~13_combout\))) # (\forward|Mux28~0_combout\ & 
-- (\alu_main|ShiftRight1~8_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~14_combout\ & ( \alu_main|ShiftRight1~15_combout\ & ( (!\forward|Mux28~0_combout\ & (((\alu_main|ShiftRight1~13_combout\ & \forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & 
-- (((!\forward|Mux29~0_combout\)) # (\alu_main|ShiftRight1~8_combout\))) ) ) ) # ( \alu_main|ShiftRight1~14_combout\ & ( !\alu_main|ShiftRight1~15_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # 
-- (\alu_main|ShiftRight1~13_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~8_combout\ & ((\forward|Mux29~0_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~14_combout\ & ( !\alu_main|ShiftRight1~15_combout\ & ( (\forward|Mux29~0_combout\ & 
-- ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~13_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~8_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~13_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~14_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~15_combout\,
	combout => \alu_main|Mux5~0_combout\);

-- Location: LABCELL_X64_Y15_N6
\alu_main|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~1_combout\ = ( \alu_main|ShiftRight1~32_combout\ & ( \alu_main|ShiftRight0~35_combout\ ) ) # ( !\alu_main|ShiftRight1~32_combout\ & ( \alu_main|ShiftRight0~35_combout\ & ( (!salucontrol_IDEX(1)) # ((\alu_main|Mux5~9_combout\ & 
-- (!\forward|Mux27~0_combout\ & !\alu_main|ShiftLeft1~2_combout\))) ) ) ) # ( \alu_main|ShiftRight1~32_combout\ & ( !\alu_main|ShiftRight0~35_combout\ & ( (salucontrol_IDEX(1) & ((!\alu_main|Mux5~9_combout\) # ((\alu_main|ShiftLeft1~2_combout\) # 
-- (\forward|Mux27~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010110000111111110100111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux5~9_combout\,
	datab => \forward|ALT_INV_Mux27~0_combout\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~32_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~35_combout\,
	combout => \alu_main|Mux5~1_combout\);

-- Location: LABCELL_X63_Y17_N42
\alu_main|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~5_combout\ = ( \alu_main|Mux5~1_combout\ & ( (!\alu_main|Mux4~5_combout\ & (!\alu_main|Mux5~4_combout\ & ((!\alu_main|Mux4~3_combout\) # (!\alu_main|Mux5~0_combout\)))) ) ) # ( !\alu_main|Mux5~1_combout\ & ( (!\alu_main|Mux5~4_combout\ & 
-- ((!\alu_main|Mux4~3_combout\) # (!\alu_main|Mux5~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~5_combout\,
	datab => \alu_main|ALT_INV_Mux4~3_combout\,
	datac => \alu_main|ALT_INV_Mux5~4_combout\,
	datad => \alu_main|ALT_INV_Mux5~0_combout\,
	dataf => \alu_main|ALT_INV_Mux5~1_combout\,
	combout => \alu_main|Mux5~5_combout\);

-- Location: LABCELL_X63_Y17_N36
\alu_main|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux5~8_combout\ = ( \alu_main|Mux4~13_combout\ & ( \alu_main|Mux5~5_combout\ & ( (!\alu_main|Mux4~12_combout\ & ((\alu_main|Result~1_combout\))) # (\alu_main|Mux4~12_combout\ & (\alu_main|Add0~21_sumout\)) ) ) ) # ( !\alu_main|Mux4~13_combout\ & 
-- ( \alu_main|Mux5~5_combout\ & ( (\alu_main|Mux4~12_combout\ & \alu_main|Mux5~7_combout\) ) ) ) # ( \alu_main|Mux4~13_combout\ & ( !\alu_main|Mux5~5_combout\ & ( (!\alu_main|Mux4~12_combout\ & ((\alu_main|Result~1_combout\))) # (\alu_main|Mux4~12_combout\ 
-- & (\alu_main|Add0~21_sumout\)) ) ) ) # ( !\alu_main|Mux4~13_combout\ & ( !\alu_main|Mux5~5_combout\ & ( (!\alu_main|Mux4~12_combout\) # (\alu_main|Mux5~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001101010011010100000000000011110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Add0~21_sumout\,
	datab => \alu_main|ALT_INV_Result~1_combout\,
	datac => \alu_main|ALT_INV_Mux4~12_combout\,
	datad => \alu_main|ALT_INV_Mux5~7_combout\,
	datae => \alu_main|ALT_INV_Mux4~13_combout\,
	dataf => \alu_main|ALT_INV_Mux5~5_combout\,
	combout => \alu_main|Mux5~8_combout\);

-- Location: LABCELL_X63_Y17_N18
\alu_main|Result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(5) = ( \alu_main|Mux5~8_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(5)) ) ) # ( !\alu_main|Mux5~8_combout\ & ( (\alu_main|Result\(5) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(5),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux5~8_combout\,
	combout => \alu_main|Result\(5));

-- Location: LABCELL_X63_Y17_N24
\mux_jal|output[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[5]~5_combout\ = ( \sjal_MEMWB~q\ & ( \alu_main|Result\(5) & ( spc_MEMWB(5) ) ) ) # ( !\sjal_MEMWB~q\ & ( \alu_main|Result\(5) ) ) # ( \sjal_MEMWB~q\ & ( !\alu_main|Result\(5) & ( spc_MEMWB(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_MEMWB(5),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(5),
	combout => \mux_jal|output[5]~5_combout\);

-- Location: FF_X56_Y13_N28
\reg_file|registers[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][5]~q\);

-- Location: LABCELL_X56_Y13_N45
\reg_file|Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux58~1_combout\ = ( \reg_file|registers[21][5]~q\ & ( \reg_file|registers[25][5]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19)) # (\reg_file|registers[17][5]~q\)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # 
-- (\reg_file|registers[29][5]~q\))) ) ) ) # ( !\reg_file|registers[21][5]~q\ & ( \reg_file|registers[25][5]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19)) # (\reg_file|registers[17][5]~q\)))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[29][5]~q\ & ((sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[21][5]~q\ & ( !\reg_file|registers[25][5]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[17][5]~q\ & !sinstruction_IFID(19))))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19))) # (\reg_file|registers[29][5]~q\))) ) ) ) # ( !\reg_file|registers[21][5]~q\ & ( !\reg_file|registers[25][5]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[17][5]~q\ & !sinstruction_IFID(19))))) # 
-- (sinstruction_IFID(18) & (\reg_file|registers[29][5]~q\ & ((sinstruction_IFID(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[29][5]~q\,
	datab => \reg_file|ALT_INV_registers[17][5]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[21][5]~q\,
	dataf => \reg_file|ALT_INV_registers[25][5]~q\,
	combout => \reg_file|Mux58~1_combout\);

-- Location: LABCELL_X56_Y12_N0
\reg_file|Mux58~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux58~3_combout\ = ( \reg_file|registers[19][5]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[23][5]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][5]~q\)) ) ) ) # ( !\reg_file|registers[19][5]~q\ & 
-- ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[23][5]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][5]~q\)) ) ) ) # ( \reg_file|registers[19][5]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19)) # 
-- (\reg_file|registers[27][5]~q\) ) ) ) # ( !\reg_file|registers[19][5]~q\ & ( !sinstruction_IFID(18) & ( (\reg_file|registers[27][5]~q\ & sinstruction_IFID(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][5]~q\,
	datab => \reg_file|ALT_INV_registers[27][5]~q\,
	datac => \reg_file|ALT_INV_registers[23][5]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[19][5]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \reg_file|Mux58~3_combout\);

-- Location: LABCELL_X55_Y13_N21
\reg_file|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux58~0_combout\ = ( \reg_file|registers[24][5]~q\ & ( \reg_file|registers[28][5]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[16][5]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][5]~q\))) # (sinstruction_IFID(19)) ) ) ) # 
-- ( !\reg_file|registers[24][5]~q\ & ( \reg_file|registers[28][5]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|registers[16][5]~q\)))) # (sinstruction_IFID(18) & (((\reg_file|registers[20][5]~q\)) # (sinstruction_IFID(19)))) ) ) ) 
-- # ( \reg_file|registers[24][5]~q\ & ( !\reg_file|registers[28][5]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[16][5]~q\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\reg_file|registers[20][5]~q\))) ) ) ) 
-- # ( !\reg_file|registers[24][5]~q\ & ( !\reg_file|registers[28][5]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[16][5]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[20][5]~q\,
	datad => \reg_file|ALT_INV_registers[16][5]~q\,
	datae => \reg_file|ALT_INV_registers[24][5]~q\,
	dataf => \reg_file|ALT_INV_registers[28][5]~q\,
	combout => \reg_file|Mux58~0_combout\);

-- Location: LABCELL_X53_Y9_N48
\reg_file|Mux58~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux58~2_combout\ = ( \reg_file|registers[22][5]~q\ & ( \reg_file|registers[30][5]~q\ & ( ((!sinstruction_IFID(19) & ((\reg_file|registers[18][5]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][5]~q\))) # (sinstruction_IFID(18)) ) ) ) # 
-- ( !\reg_file|registers[22][5]~q\ & ( \reg_file|registers[30][5]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[18][5]~q\ & !sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|registers[26][5]~q\))) ) ) ) 
-- # ( \reg_file|registers[22][5]~q\ & ( !\reg_file|registers[30][5]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18)) # (\reg_file|registers[18][5]~q\)))) # (sinstruction_IFID(19) & (\reg_file|registers[26][5]~q\ & ((!sinstruction_IFID(18))))) ) ) 
-- ) # ( !\reg_file|registers[22][5]~q\ & ( !\reg_file|registers[30][5]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[18][5]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[26][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[26][5]~q\,
	datac => \reg_file|ALT_INV_registers[18][5]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[22][5]~q\,
	dataf => \reg_file|ALT_INV_registers[30][5]~q\,
	combout => \reg_file|Mux58~2_combout\);

-- Location: LABCELL_X60_Y19_N36
\reg_file|Mux58~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux58~4_combout\ = ( \reg_file|Mux58~0_combout\ & ( \reg_file|Mux58~2_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|Mux58~1_combout\)) # (sinstruction_IFID(17) & ((\reg_file|Mux58~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux58~0_combout\ & ( \reg_file|Mux58~2_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux58~1_combout\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|Mux58~3_combout\))))) ) ) ) # ( \reg_file|Mux58~0_combout\ & ( !\reg_file|Mux58~2_combout\ & ( (!sinstruction_IFID(16) & (!sinstruction_IFID(17))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux58~1_combout\)) # 
-- (sinstruction_IFID(17) & ((\reg_file|Mux58~3_combout\))))) ) ) ) # ( !\reg_file|Mux58~0_combout\ & ( !\reg_file|Mux58~2_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|Mux58~1_combout\)) # (sinstruction_IFID(17) & 
-- ((\reg_file|Mux58~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux58~1_combout\,
	datad => \reg_file|ALT_INV_Mux58~3_combout\,
	datae => \reg_file|ALT_INV_Mux58~0_combout\,
	dataf => \reg_file|ALT_INV_Mux58~2_combout\,
	combout => \reg_file|Mux58~4_combout\);

-- Location: LABCELL_X40_Y17_N0
\reg_file|Mux58~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux58~5_combout\ = ( \reg_file|registers[9][5]~q\ & ( \reg_file|registers[10][5]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[8][5]~q\))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|registers[11][5]~q\)))) ) ) ) # ( !\reg_file|registers[9][5]~q\ & ( \reg_file|registers[10][5]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))) # (\reg_file|registers[8][5]~q\))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17) & 
-- \reg_file|registers[11][5]~q\)))) ) ) ) # ( \reg_file|registers[9][5]~q\ & ( !\reg_file|registers[10][5]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[8][5]~q\ & (!sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # 
-- (\reg_file|registers[11][5]~q\)))) ) ) ) # ( !\reg_file|registers[9][5]~q\ & ( !\reg_file|registers[10][5]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[8][5]~q\ & (!sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17) & 
-- \reg_file|registers[11][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][5]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[11][5]~q\,
	datae => \reg_file|ALT_INV_registers[9][5]~q\,
	dataf => \reg_file|ALT_INV_registers[10][5]~q\,
	combout => \reg_file|Mux58~5_combout\);

-- Location: LABCELL_X40_Y17_N57
\reg_file|Mux58~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux58~6_combout\ = ( \reg_file|registers[2][5]~q\ & ( \reg_file|registers[0][5]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[1][5]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][5]~q\))) ) ) ) # ( 
-- !\reg_file|registers[2][5]~q\ & ( \reg_file|registers[0][5]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[1][5]~q\)))) # (sinstruction_IFID(17) & (\reg_file|registers[3][5]~q\ & (sinstruction_IFID(16)))) ) ) ) # ( 
-- \reg_file|registers[2][5]~q\ & ( !\reg_file|registers[0][5]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16) & \reg_file|registers[1][5]~q\)))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[3][5]~q\))) ) ) ) # ( 
-- !\reg_file|registers[2][5]~q\ & ( !\reg_file|registers[0][5]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[1][5]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[3][5]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[1][5]~q\,
	datae => \reg_file|ALT_INV_registers[2][5]~q\,
	dataf => \reg_file|ALT_INV_registers[0][5]~q\,
	combout => \reg_file|Mux58~6_combout\);

-- Location: LABCELL_X40_Y16_N45
\reg_file|Mux58~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux58~7_combout\ = ( \reg_file|registers[14][5]~q\ & ( \reg_file|registers[13][5]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][5]~q\)) # (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # 
-- ((\reg_file|registers[15][5]~q\)))) ) ) ) # ( !\reg_file|registers[14][5]~q\ & ( \reg_file|registers[13][5]~q\ & ( (!sinstruction_IFID(16) & (!sinstruction_IFID(17) & ((\reg_file|registers[12][5]~q\)))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) 
-- # ((\reg_file|registers[15][5]~q\)))) ) ) ) # ( \reg_file|registers[14][5]~q\ & ( !\reg_file|registers[13][5]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][5]~q\)) # (sinstruction_IFID(17)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) 
-- & (\reg_file|registers[15][5]~q\))) ) ) ) # ( !\reg_file|registers[14][5]~q\ & ( !\reg_file|registers[13][5]~q\ & ( (!sinstruction_IFID(16) & (!sinstruction_IFID(17) & ((\reg_file|registers[12][5]~q\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) & 
-- (\reg_file|registers[15][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[15][5]~q\,
	datad => \reg_file|ALT_INV_registers[12][5]~q\,
	datae => \reg_file|ALT_INV_registers[14][5]~q\,
	dataf => \reg_file|ALT_INV_registers[13][5]~q\,
	combout => \reg_file|Mux58~7_combout\);

-- Location: LABCELL_X40_Y17_N39
\reg_file|Mux58~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux58~8_combout\ = ( \reg_file|registers[5][5]~q\ & ( \reg_file|registers[7][5]~q\ & ( ((!sinstruction_IFID(17) & ((\reg_file|registers[4][5]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][5]~q\))) # (sinstruction_IFID(16)) ) ) ) # ( 
-- !\reg_file|registers[5][5]~q\ & ( \reg_file|registers[7][5]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[4][5]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][5]~q\)))) # (sinstruction_IFID(16) & 
-- (((sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[5][5]~q\ & ( !\reg_file|registers[7][5]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[4][5]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][5]~q\)))) # 
-- (sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[5][5]~q\ & ( !\reg_file|registers[7][5]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[4][5]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[6][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][5]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[4][5]~q\,
	datae => \reg_file|ALT_INV_registers[5][5]~q\,
	dataf => \reg_file|ALT_INV_registers[7][5]~q\,
	combout => \reg_file|Mux58~8_combout\);

-- Location: LABCELL_X40_Y17_N18
\reg_file|Mux58~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux58~9_combout\ = ( \reg_file|Mux58~7_combout\ & ( \reg_file|Mux58~8_combout\ & ( ((!sinstruction_IFID(19) & ((\reg_file|Mux58~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux58~5_combout\))) # (sinstruction_IFID(18)) ) ) ) # ( 
-- !\reg_file|Mux58~7_combout\ & ( \reg_file|Mux58~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux58~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux58~5_combout\)))) # (sinstruction_IFID(18) & 
-- (!sinstruction_IFID(19))) ) ) ) # ( \reg_file|Mux58~7_combout\ & ( !\reg_file|Mux58~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux58~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux58~5_combout\)))) # 
-- (sinstruction_IFID(18) & (sinstruction_IFID(19))) ) ) ) # ( !\reg_file|Mux58~7_combout\ & ( !\reg_file|Mux58~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux58~6_combout\))) # (sinstruction_IFID(19) & 
-- (\reg_file|Mux58~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux58~5_combout\,
	datad => \reg_file|ALT_INV_Mux58~6_combout\,
	datae => \reg_file|ALT_INV_Mux58~7_combout\,
	dataf => \reg_file|ALT_INV_Mux58~8_combout\,
	combout => \reg_file|Mux58~9_combout\);

-- Location: LABCELL_X60_Y19_N0
\reg_file|Mux58~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux58~10_combout\ = ( \reg_file|Mux58~4_combout\ & ( \reg_file|Mux58~9_combout\ ) ) # ( !\reg_file|Mux58~4_combout\ & ( \reg_file|Mux58~9_combout\ & ( !sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux58~4_combout\ & ( !\reg_file|Mux58~9_combout\ & 
-- ( sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux58~4_combout\,
	dataf => \reg_file|ALT_INV_Mux58~9_combout\,
	combout => \reg_file|Mux58~10_combout\);

-- Location: FF_X60_Y19_N5
\sreaddata2_IDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux58~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(5));

-- Location: LABCELL_X60_Y19_N24
\forward|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux58~0_combout\ = ( \forward|Mux49~6_combout\ & ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(5) ) ) ) # ( !\forward|Mux49~6_combout\ & ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(5) ) ) ) # ( \forward|Mux49~6_combout\ & ( 
-- !\forward|Mux49~5_combout\ & ( \alu_main|Result\(5) ) ) ) # ( !\forward|Mux49~6_combout\ & ( !\forward|Mux49~5_combout\ & ( salumainresult_EXMEM(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata2_IDEX(5),
	datac => ALT_INV_salumainresult_EXMEM(5),
	datad => \alu_main|ALT_INV_Result\(5),
	datae => \forward|ALT_INV_Mux49~6_combout\,
	dataf => \forward|ALT_INV_Mux49~5_combout\,
	combout => \forward|Mux58~0_combout\);

-- Location: MLABCELL_X65_Y14_N30
\alu_main|ShiftRight1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~14_combout\ = ( \alu_main|ShiftRight1~39_combout\ & ( \forward|Mux58~0_combout\ & ( (!\forward|Mux31~6_combout\) # (\forward|Mux57~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~39_combout\ & ( \forward|Mux58~0_combout\ & ( 
-- (!\forward|Mux31~6_combout\ & ((\forward|Mux56~0_combout\))) # (\forward|Mux31~6_combout\ & (\forward|Mux55~0_combout\)) ) ) ) # ( \alu_main|ShiftRight1~39_combout\ & ( !\forward|Mux58~0_combout\ & ( (\forward|Mux31~6_combout\ & \forward|Mux57~0_combout\) 
-- ) ) ) # ( !\alu_main|ShiftRight1~39_combout\ & ( !\forward|Mux58~0_combout\ & ( (!\forward|Mux31~6_combout\ & ((\forward|Mux56~0_combout\))) # (\forward|Mux31~6_combout\ & (\forward|Mux55~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux57~0_combout\,
	datac => \forward|ALT_INV_Mux55~0_combout\,
	datad => \forward|ALT_INV_Mux56~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	dataf => \forward|ALT_INV_Mux58~0_combout\,
	combout => \alu_main|ShiftRight1~14_combout\);

-- Location: LABCELL_X64_Y13_N54
\alu_main|Mux1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~20_combout\ = ( \alu_main|ShiftRight1~15_combout\ & ( \alu_main|ShiftRight1~12_combout\ & ( (!\alu_main|Mux1~18_combout\ & ((!\alu_main|Mux1~19_combout\) # ((\alu_main|ShiftRight1~14_combout\)))) # (\alu_main|Mux1~18_combout\ & 
-- (((\alu_main|ShiftRight1~13_combout\)) # (\alu_main|Mux1~19_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~15_combout\ & ( \alu_main|ShiftRight1~12_combout\ & ( (!\alu_main|Mux1~18_combout\ & ((!\alu_main|Mux1~19_combout\) # 
-- ((\alu_main|ShiftRight1~14_combout\)))) # (\alu_main|Mux1~18_combout\ & (!\alu_main|Mux1~19_combout\ & (\alu_main|ShiftRight1~13_combout\))) ) ) ) # ( \alu_main|ShiftRight1~15_combout\ & ( !\alu_main|ShiftRight1~12_combout\ & ( 
-- (!\alu_main|Mux1~18_combout\ & (\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftRight1~14_combout\)))) # (\alu_main|Mux1~18_combout\ & (((\alu_main|ShiftRight1~13_combout\)) # (\alu_main|Mux1~19_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~15_combout\ & ( 
-- !\alu_main|ShiftRight1~12_combout\ & ( (!\alu_main|Mux1~18_combout\ & (\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftRight1~14_combout\)))) # (\alu_main|Mux1~18_combout\ & (!\alu_main|Mux1~19_combout\ & (\alu_main|ShiftRight1~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~18_combout\,
	datab => \alu_main|ALT_INV_Mux1~19_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~13_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~14_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~15_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~12_combout\,
	combout => \alu_main|Mux1~20_combout\);

-- Location: LABCELL_X66_Y18_N30
\alu_main|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~8_combout\ = (!sinstruction_IFID(10) & ((!sinstruction_IFID(8)) # (sinstruction_IFID(9))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000111100110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(9),
	datac => ALT_INV_sinstruction_IFID(8),
	datad => ALT_INV_sinstruction_IFID(10),
	combout => \alu_main|Mux1~8_combout\);

-- Location: LABCELL_X64_Y12_N15
\alu_main|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~9_combout\ = ( !sinstruction_IFID(10) & ( sinstruction_IFID(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_sinstruction_IFID(10),
	dataf => ALT_INV_sinstruction_IFID(8),
	combout => \alu_main|Mux1~9_combout\);

-- Location: MLABCELL_X65_Y16_N54
\alu_main|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~10_combout\ = ( \alu_main|ShiftRight0~17_combout\ & ( \alu_main|ShiftRight0~14_combout\ & ( (!\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~9_combout\) # ((\alu_main|ShiftRight0~16_combout\)))) # (\alu_main|Mux1~8_combout\ & 
-- (((\alu_main|ShiftRight0~15_combout\)) # (\alu_main|Mux1~9_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~17_combout\ & ( \alu_main|ShiftRight0~14_combout\ & ( (!\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~9_combout\) # 
-- ((\alu_main|ShiftRight0~16_combout\)))) # (\alu_main|Mux1~8_combout\ & (!\alu_main|Mux1~9_combout\ & (\alu_main|ShiftRight0~15_combout\))) ) ) ) # ( \alu_main|ShiftRight0~17_combout\ & ( !\alu_main|ShiftRight0~14_combout\ & ( (!\alu_main|Mux1~8_combout\ & 
-- (\alu_main|Mux1~9_combout\ & ((\alu_main|ShiftRight0~16_combout\)))) # (\alu_main|Mux1~8_combout\ & (((\alu_main|ShiftRight0~15_combout\)) # (\alu_main|Mux1~9_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~17_combout\ & ( !\alu_main|ShiftRight0~14_combout\ 
-- & ( (!\alu_main|Mux1~8_combout\ & (\alu_main|Mux1~9_combout\ & ((\alu_main|ShiftRight0~16_combout\)))) # (\alu_main|Mux1~8_combout\ & (!\alu_main|Mux1~9_combout\ & (\alu_main|ShiftRight0~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~8_combout\,
	datab => \alu_main|ALT_INV_Mux1~9_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~15_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~16_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~17_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~14_combout\,
	combout => \alu_main|Mux1~10_combout\);

-- Location: LABCELL_X64_Y13_N48
\alu_main|Mux1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~21_combout\ = ( \alu_main|Mux1~20_combout\ & ( \alu_main|Mux1~10_combout\ & ( (\alu_main|Mux1~13_combout\ & ((!\alu_main|Mux1~11_combout\ & ((\alu_main|Mux1~12_combout\) # (\alu_main|Mux1~17_combout\))) # (\alu_main|Mux1~11_combout\ & 
-- ((!\alu_main|Mux1~12_combout\))))) ) ) ) # ( !\alu_main|Mux1~20_combout\ & ( \alu_main|Mux1~10_combout\ & ( (\alu_main|Mux1~13_combout\ & (!\alu_main|Mux1~12_combout\ & ((\alu_main|Mux1~17_combout\) # (\alu_main|Mux1~11_combout\)))) ) ) ) # ( 
-- \alu_main|Mux1~20_combout\ & ( !\alu_main|Mux1~10_combout\ & ( (!\alu_main|Mux1~11_combout\ & (\alu_main|Mux1~13_combout\ & ((\alu_main|Mux1~12_combout\) # (\alu_main|Mux1~17_combout\)))) ) ) ) # ( !\alu_main|Mux1~20_combout\ & ( 
-- !\alu_main|Mux1~10_combout\ & ( (!\alu_main|Mux1~11_combout\ & (\alu_main|Mux1~17_combout\ & (\alu_main|Mux1~13_combout\ & !\alu_main|Mux1~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000101000000111000000000000011100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~11_combout\,
	datab => \alu_main|ALT_INV_Mux1~17_combout\,
	datac => \alu_main|ALT_INV_Mux1~13_combout\,
	datad => \alu_main|ALT_INV_Mux1~12_combout\,
	datae => \alu_main|ALT_INV_Mux1~20_combout\,
	dataf => \alu_main|ALT_INV_Mux1~10_combout\,
	combout => \alu_main|Mux1~21_combout\);

-- Location: LABCELL_X64_Y13_N3
\alu_main|Mux1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux1~22_combout\ = ( \alu_main|Mux1~21_combout\ ) # ( !\alu_main|Mux1~21_combout\ & ( (!\alu_main|Mux1~0_combout\ & ((\alu_main|Mux1~7_combout\) # (\alu_main|Mux1~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110000001100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux1~6_combout\,
	datac => \alu_main|ALT_INV_Mux1~0_combout\,
	datad => \alu_main|ALT_INV_Mux1~7_combout\,
	dataf => \alu_main|ALT_INV_Mux1~21_combout\,
	combout => \alu_main|Mux1~22_combout\);

-- Location: LABCELL_X62_Y13_N42
\alu_main|Result[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(1) = ( \alu_main|Mux1~22_combout\ & ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(1) ) ) ) # ( !\alu_main|Mux1~22_combout\ & ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(1) ) ) ) # ( \alu_main|Mux1~22_combout\ & ( 
-- !\alu_main|Mux32~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \alu_main|ALT_INV_Result\(1),
	datae => \alu_main|ALT_INV_Mux1~22_combout\,
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(1));

-- Location: FF_X60_Y16_N44
\salumainresult_EXMEM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(1));

-- Location: LABCELL_X63_Y16_N30
\alu_main|ShiftLeft1~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~74_combout\ = ( !\forward|Mux31~4_combout\ & ( (!\forward|Mux31~6_combout\ & (!salumainresult_EXMEM(1) & (!\forward|Mux31~5_combout\))) # (\forward|Mux31~6_combout\ & ((!salumainresult_EXMEM(1) & ((!\forward|Mux31~5_combout\ & 
-- ((\forward|Mux54~0_combout\))) # (\forward|Mux31~5_combout\ & (\forward|Mux56~0_combout\)))) # (salumainresult_EXMEM(1) & (((\forward|Mux56~0_combout\)))))) ) ) # ( \forward|Mux31~4_combout\ & ( (!\forward|Mux31~6_combout\ & (((!sreaddata1_IDEX(1))))) # 
-- (\forward|Mux31~6_combout\ & (((!sreaddata1_IDEX(1) & ((\forward|Mux54~0_combout\))) # (sreaddata1_IDEX(1) & (\forward|Mux56~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000000010010101101000001010010111000000110101011111000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => ALT_INV_salumainresult_EXMEM(1),
	datac => ALT_INV_sreaddata1_IDEX(1),
	datad => \forward|ALT_INV_Mux56~0_combout\,
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \forward|ALT_INV_Mux54~0_combout\,
	datag => \forward|ALT_INV_Mux31~5_combout\,
	combout => \alu_main|ShiftLeft1~74_combout\);

-- Location: LABCELL_X63_Y16_N24
\alu_main|ShiftLeft1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~49_combout\ = ( \alu_main|ShiftLeft1~74_combout\ & ( (\forward|Mux31~6_combout\ & (!\forward|Mux54~0_combout\ & (\forward|Mux31~5_combout\ & !\forward|Mux31~4_combout\))) ) ) # ( !\alu_main|ShiftLeft1~74_combout\ & ( 
-- (!\forward|Mux31~5_combout\) # (((\forward|Mux31~6_combout\ & !\forward|Mux54~0_combout\)) # (\forward|Mux31~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010011111111111101001111111100000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux54~0_combout\,
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~74_combout\,
	combout => \alu_main|ShiftLeft1~49_combout\);

-- Location: LABCELL_X63_Y16_N36
\alu_main|ShiftLeft1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~18_combout\ = ( \forward|Mux53~0_combout\ & ( \alu_main|ShiftLeft1~49_combout\ & ( (!\forward|Mux55~0_combout\ & (\alu_main|ShiftLeft1~74_combout\ & ((\alu_main|Result\(1))))) # (\forward|Mux55~0_combout\ & 
-- ((!\forward|Mux31~6_combout\) # ((\alu_main|ShiftLeft1~74_combout\ & \alu_main|Result\(1))))) ) ) ) # ( !\forward|Mux53~0_combout\ & ( \alu_main|ShiftLeft1~49_combout\ & ( (!\forward|Mux31~6_combout\ & (\forward|Mux55~0_combout\ & 
-- ((!\alu_main|ShiftLeft1~74_combout\) # (!\alu_main|Result\(1))))) # (\forward|Mux31~6_combout\ & (((\alu_main|ShiftLeft1~74_combout\ & \alu_main|Result\(1))))) ) ) ) # ( \forward|Mux53~0_combout\ & ( !\alu_main|ShiftLeft1~49_combout\ & ( 
-- ((!\alu_main|Result\(1)) # ((\forward|Mux55~0_combout\ & !\forward|Mux31~6_combout\))) # (\alu_main|ShiftLeft1~74_combout\) ) ) ) # ( !\forward|Mux53~0_combout\ & ( !\alu_main|ShiftLeft1~49_combout\ & ( (!\alu_main|ShiftLeft1~74_combout\ & 
-- ((!\forward|Mux31~6_combout\ & (\forward|Mux55~0_combout\ & \alu_main|Result\(1))) # (\forward|Mux31~6_combout\ & ((!\alu_main|Result\(1)))))) # (\alu_main|ShiftLeft1~74_combout\ & (((\forward|Mux31~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101000011111111110111001101010000010000110101000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux55~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~74_combout\,
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \alu_main|ALT_INV_Result\(1),
	datae => \forward|ALT_INV_Mux53~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~49_combout\,
	combout => \alu_main|ShiftLeft1~18_combout\);

-- Location: LABCELL_X63_Y16_N3
\alu_main|ShiftLeft1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~19_combout\ = ( \alu_main|ShiftLeft1~11_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\)) # (\alu_main|ShiftLeft1~18_combout\))) # (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\ & 
-- \alu_main|ShiftLeft1~86_combout\)))) ) ) # ( !\alu_main|ShiftLeft1~11_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~18_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftLeft1~86_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001100011111000100110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~18_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~86_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~11_combout\,
	combout => \alu_main|ShiftLeft1~19_combout\);

-- Location: FF_X47_Y15_N8
\reg_file|registers[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][10]~q\);

-- Location: FF_X47_Y16_N5
\reg_file|registers[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][10]~q\);

-- Location: FF_X47_Y16_N32
\reg_file|registers[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][10]~q\);

-- Location: MLABCELL_X52_Y14_N45
\reg_file|registers[13][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[13][10]~feeder_combout\);

-- Location: FF_X52_Y14_N46
\reg_file|registers[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][10]~q\);

-- Location: MLABCELL_X47_Y15_N36
\reg_file|Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux21~7_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[13][10]~q\ & ( (!sinstruction_IFID(21) & ((\reg_file|registers[14][10]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[15][10]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( 
-- \reg_file|registers[13][10]~q\ & ( (\reg_file|registers[12][10]~q\) # (sinstruction_IFID(21)) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[13][10]~q\ & ( (!sinstruction_IFID(21) & ((\reg_file|registers[14][10]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[15][10]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[13][10]~q\ & ( (!sinstruction_IFID(21) & \reg_file|registers[12][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[15][10]~q\,
	datac => \reg_file|ALT_INV_registers[14][10]~q\,
	datad => \reg_file|ALT_INV_registers[12][10]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[13][10]~q\,
	combout => \reg_file|Mux21~7_combout\);

-- Location: MLABCELL_X47_Y19_N30
\reg_file|registers[11][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[11][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[11][10]~feeder_combout\);

-- Location: FF_X47_Y19_N32
\reg_file|registers[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[11][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][10]~q\);

-- Location: FF_X51_Y17_N2
\reg_file|registers[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][10]~q\);

-- Location: MLABCELL_X47_Y20_N54
\reg_file|registers[9][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[9][10]~feeder_combout\);

-- Location: FF_X47_Y20_N56
\reg_file|registers[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][10]~q\);

-- Location: MLABCELL_X47_Y17_N15
\reg_file|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux21~5_combout\ = ( \reg_file|registers[8][10]~q\ & ( \reg_file|registers[9][10]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[10][10]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[11][10]~q\))) ) ) 
-- ) # ( !\reg_file|registers[8][10]~q\ & ( \reg_file|registers[9][10]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[10][10]~q\ & sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[11][10]~q\))) 
-- ) ) ) # ( \reg_file|registers[8][10]~q\ & ( !\reg_file|registers[9][10]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[10][10]~q\)))) # (sinstruction_IFID(21) & (\reg_file|registers[11][10]~q\ & 
-- ((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[8][10]~q\ & ( !\reg_file|registers[9][10]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[10][10]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[11][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][10]~q\,
	datab => \reg_file|ALT_INV_registers[10][10]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[8][10]~q\,
	dataf => \reg_file|ALT_INV_registers[9][10]~q\,
	combout => \reg_file|Mux21~5_combout\);

-- Location: FF_X48_Y18_N8
\reg_file|registers[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][10]~q\);

-- Location: FF_X48_Y17_N11
\reg_file|registers[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][10]~q\);

-- Location: FF_X48_Y17_N2
\reg_file|registers[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][10]~q\);

-- Location: FF_X53_Y18_N11
\reg_file|registers[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][10]~q\);

-- Location: LABCELL_X48_Y17_N3
\reg_file|Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux21~6_combout\ = ( \reg_file|registers[2][10]~q\ & ( \reg_file|registers[0][10]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|registers[1][10]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][10]~q\))) ) ) ) 
-- # ( !\reg_file|registers[2][10]~q\ & ( \reg_file|registers[0][10]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[1][10]~q\)))) # (sinstruction_IFID(22) & (\reg_file|registers[3][10]~q\ & ((sinstruction_IFID(21))))) ) ) 
-- ) # ( \reg_file|registers[2][10]~q\ & ( !\reg_file|registers[0][10]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[1][10]~q\ & sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[3][10]~q\))) ) 
-- ) ) # ( !\reg_file|registers[2][10]~q\ & ( !\reg_file|registers[0][10]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[1][10]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][10]~q\,
	datab => \reg_file|ALT_INV_registers[1][10]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[2][10]~q\,
	dataf => \reg_file|ALT_INV_registers[0][10]~q\,
	combout => \reg_file|Mux21~6_combout\);

-- Location: FF_X47_Y15_N44
\reg_file|registers[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][10]~q\);

-- Location: FF_X45_Y15_N8
\reg_file|registers[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][10]~q\);

-- Location: FF_X47_Y15_N53
\reg_file|registers[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][10]~q\);

-- Location: LABCELL_X48_Y18_N48
\reg_file|registers[6][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][10]~feeder_combout\ = \mux_jal|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[6][10]~feeder_combout\);

-- Location: FF_X48_Y18_N50
\reg_file|registers[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[6][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][10]~q\);

-- Location: LABCELL_X43_Y15_N48
\reg_file|Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux21~8_combout\ = ( \reg_file|registers[4][10]~q\ & ( \reg_file|registers[6][10]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|registers[5][10]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[7][10]~q\))) ) ) ) 
-- # ( !\reg_file|registers[4][10]~q\ & ( \reg_file|registers[6][10]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[5][10]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[7][10]~q\)))) ) ) ) # ( \reg_file|registers[4][10]~q\ & ( !\reg_file|registers[6][10]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- ((\reg_file|registers[5][10]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[7][10]~q\)))) ) ) ) # ( !\reg_file|registers[4][10]~q\ & ( !\reg_file|registers[6][10]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- ((\reg_file|registers[5][10]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[7][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][10]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[5][10]~q\,
	datae => \reg_file|ALT_INV_registers[4][10]~q\,
	dataf => \reg_file|ALT_INV_registers[6][10]~q\,
	combout => \reg_file|Mux21~8_combout\);

-- Location: MLABCELL_X47_Y15_N0
\reg_file|Mux21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux21~9_combout\ = ( \reg_file|Mux21~6_combout\ & ( \reg_file|Mux21~8_combout\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|Mux21~5_combout\))) # (sinstruction_IFID(23) & (\reg_file|Mux21~7_combout\))) ) ) ) # ( 
-- !\reg_file|Mux21~6_combout\ & ( \reg_file|Mux21~8_combout\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|Mux21~5_combout\))) # (sinstruction_IFID(23) & 
-- (\reg_file|Mux21~7_combout\)))) ) ) ) # ( \reg_file|Mux21~6_combout\ & ( !\reg_file|Mux21~8_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|Mux21~5_combout\))) # 
-- (sinstruction_IFID(23) & (\reg_file|Mux21~7_combout\)))) ) ) ) # ( !\reg_file|Mux21~6_combout\ & ( !\reg_file|Mux21~8_combout\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|Mux21~5_combout\))) # (sinstruction_IFID(23) & 
-- (\reg_file|Mux21~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux21~7_combout\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_Mux21~5_combout\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_Mux21~6_combout\,
	dataf => \reg_file|ALT_INV_Mux21~8_combout\,
	combout => \reg_file|Mux21~9_combout\);

-- Location: FF_X46_Y12_N14
\reg_file|registers[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][10]~q\);

-- Location: FF_X46_Y12_N11
\reg_file|registers[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][10]~q\);

-- Location: FF_X46_Y12_N2
\reg_file|registers[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][10]~q\);

-- Location: LABCELL_X50_Y12_N15
\reg_file|registers[18][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[18][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[18][10]~feeder_combout\);

-- Location: FF_X50_Y12_N17
\reg_file|registers[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[18][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][10]~q\);

-- Location: LABCELL_X46_Y12_N54
\reg_file|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux21~2_combout\ = ( \reg_file|registers[26][10]~q\ & ( \reg_file|registers[18][10]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|registers[22][10]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[30][10]~q\))) ) 
-- ) ) # ( !\reg_file|registers[26][10]~q\ & ( \reg_file|registers[18][10]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[22][10]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[30][10]~q\)))) ) ) ) # ( \reg_file|registers[26][10]~q\ & ( !\reg_file|registers[18][10]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[22][10]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[30][10]~q\)))) ) ) ) # ( !\reg_file|registers[26][10]~q\ & ( !\reg_file|registers[18][10]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[22][10]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[30][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[30][10]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[22][10]~q\,
	datae => \reg_file|ALT_INV_registers[26][10]~q\,
	dataf => \reg_file|ALT_INV_registers[18][10]~q\,
	combout => \reg_file|Mux21~2_combout\);

-- Location: LABCELL_X48_Y13_N18
\reg_file|registers[29][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[29][10]~feeder_combout\);

-- Location: FF_X48_Y13_N20
\reg_file|registers[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][10]~q\);

-- Location: FF_X47_Y13_N32
\reg_file|registers[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][10]~q\);

-- Location: FF_X51_Y13_N35
\reg_file|registers[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][10]~q\);

-- Location: FF_X47_Y13_N2
\reg_file|registers[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][10]~q\);

-- Location: MLABCELL_X47_Y13_N33
\reg_file|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux21~1_combout\ = ( \reg_file|registers[21][10]~q\ & ( sinstruction_IFID(24) & ( (!sinstruction_IFID(23) & ((\reg_file|registers[25][10]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[29][10]~q\)) ) ) ) # ( 
-- !\reg_file|registers[21][10]~q\ & ( sinstruction_IFID(24) & ( (!sinstruction_IFID(23) & ((\reg_file|registers[25][10]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[29][10]~q\)) ) ) ) # ( \reg_file|registers[21][10]~q\ & ( !sinstruction_IFID(24) & 
-- ( (\reg_file|registers[17][10]~q\) # (sinstruction_IFID(23)) ) ) ) # ( !\reg_file|registers[21][10]~q\ & ( !sinstruction_IFID(24) & ( (!sinstruction_IFID(23) & \reg_file|registers[17][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[29][10]~q\,
	datac => \reg_file|ALT_INV_registers[17][10]~q\,
	datad => \reg_file|ALT_INV_registers[25][10]~q\,
	datae => \reg_file|ALT_INV_registers[21][10]~q\,
	dataf => ALT_INV_sinstruction_IFID(24),
	combout => \reg_file|Mux21~1_combout\);

-- Location: LABCELL_X51_Y15_N45
\reg_file|registers[23][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[23][10]~feeder_combout\ = \mux_jal|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[23][10]~feeder_combout\);

-- Location: FF_X51_Y15_N47
\reg_file|registers[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[23][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][10]~q\);

-- Location: FF_X50_Y14_N53
\reg_file|registers[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][10]~q\);

-- Location: FF_X50_Y14_N1
\reg_file|registers[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][10]~q\);

-- Location: LABCELL_X48_Y11_N39
\reg_file|registers[31][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[31][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[31][10]~feeder_combout\);

-- Location: FF_X48_Y11_N41
\reg_file|registers[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[31][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][10]~q\);

-- Location: LABCELL_X50_Y14_N57
\reg_file|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux21~3_combout\ = ( \reg_file|registers[19][10]~q\ & ( \reg_file|registers[31][10]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[23][10]~q\))) # (sinstruction_IFID(24) & (((\reg_file|registers[27][10]~q\) # 
-- (sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[19][10]~q\ & ( \reg_file|registers[31][10]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[23][10]~q\ & (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (((\reg_file|registers[27][10]~q\) 
-- # (sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[19][10]~q\ & ( !\reg_file|registers[31][10]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[23][10]~q\))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23) & 
-- \reg_file|registers[27][10]~q\)))) ) ) ) # ( !\reg_file|registers[19][10]~q\ & ( !\reg_file|registers[31][10]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[23][10]~q\ & (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23) 
-- & \reg_file|registers[27][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[23][10]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[27][10]~q\,
	datae => \reg_file|ALT_INV_registers[19][10]~q\,
	dataf => \reg_file|ALT_INV_registers[31][10]~q\,
	combout => \reg_file|Mux21~3_combout\);

-- Location: FF_X48_Y12_N2
\reg_file|registers[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][10]~q\);

-- Location: FF_X47_Y14_N26
\reg_file|registers[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][10]~q\);

-- Location: FF_X47_Y14_N38
\reg_file|registers[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][10]~q\);

-- Location: LABCELL_X43_Y12_N54
\reg_file|registers[24][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][10]~feeder_combout\ = ( \mux_jal|output[10]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[10]~10_combout\,
	combout => \reg_file|registers[24][10]~feeder_combout\);

-- Location: FF_X43_Y12_N56
\reg_file|registers[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][10]~q\);

-- Location: MLABCELL_X47_Y14_N39
\reg_file|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux21~0_combout\ = ( \reg_file|registers[16][10]~q\ & ( \reg_file|registers[24][10]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|registers[20][10]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[28][10]~q\))) ) 
-- ) ) # ( !\reg_file|registers[16][10]~q\ & ( \reg_file|registers[24][10]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[20][10]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[28][10]~q\)))) ) ) ) # ( \reg_file|registers[16][10]~q\ & ( !\reg_file|registers[24][10]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][10]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[28][10]~q\)))) ) ) ) # ( !\reg_file|registers[16][10]~q\ & ( !\reg_file|registers[24][10]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][10]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[28][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[28][10]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[20][10]~q\,
	datae => \reg_file|ALT_INV_registers[16][10]~q\,
	dataf => \reg_file|ALT_INV_registers[24][10]~q\,
	combout => \reg_file|Mux21~0_combout\);

-- Location: LABCELL_X50_Y14_N27
\reg_file|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux21~4_combout\ = ( \reg_file|Mux21~3_combout\ & ( \reg_file|Mux21~0_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|Mux21~1_combout\)))) # (sinstruction_IFID(22) & (((\reg_file|Mux21~2_combout\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|Mux21~3_combout\ & ( \reg_file|Mux21~0_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|Mux21~1_combout\)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- (\reg_file|Mux21~2_combout\))) ) ) ) # ( \reg_file|Mux21~3_combout\ & ( !\reg_file|Mux21~0_combout\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|Mux21~1_combout\)))) # (sinstruction_IFID(22) & (((\reg_file|Mux21~2_combout\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|Mux21~3_combout\ & ( !\reg_file|Mux21~0_combout\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|Mux21~1_combout\)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- (\reg_file|Mux21~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_Mux21~2_combout\,
	datad => \reg_file|ALT_INV_Mux21~1_combout\,
	datae => \reg_file|ALT_INV_Mux21~3_combout\,
	dataf => \reg_file|ALT_INV_Mux21~0_combout\,
	combout => \reg_file|Mux21~4_combout\);

-- Location: LABCELL_X56_Y15_N42
\reg_file|Mux21~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux21~10_combout\ = ( \reg_file|Mux21~9_combout\ & ( \reg_file|Mux21~4_combout\ ) ) # ( !\reg_file|Mux21~9_combout\ & ( \reg_file|Mux21~4_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux21~9_combout\ & ( !\reg_file|Mux21~4_combout\ & ( 
-- !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux21~9_combout\,
	dataf => \reg_file|ALT_INV_Mux21~4_combout\,
	combout => \reg_file|Mux21~10_combout\);

-- Location: FF_X56_Y15_N47
\sreaddata1_IDEX[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux21~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(10));

-- Location: LABCELL_X56_Y15_N57
\forward|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux21~0_combout\ = ( \alu_main|Result\(10) & ( (!\forward|Mux31~4_combout\ & (((\forward|Mux31~5_combout\)) # (salumainresult_EXMEM(10)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(10))))) ) ) # ( !\alu_main|Result\(10) & ( 
-- (!\forward|Mux31~4_combout\ & (salumainresult_EXMEM(10) & ((!\forward|Mux31~5_combout\)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110011010100000011001101011111001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(10),
	datab => ALT_INV_sreaddata1_IDEX(10),
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Result\(10),
	combout => \forward|Mux21~0_combout\);

-- Location: LABCELL_X67_Y16_N24
\alu_main|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~5_combout\ = ( \forward|Mux21~0_combout\ & ( \alu_main|Mux1~2_combout\ & ( (!\alu_main|Mux1~1_combout\ & \alu_main|ShiftLeft0~20_combout\) ) ) ) # ( !\forward|Mux21~0_combout\ & ( \alu_main|Mux1~2_combout\ & ( (!\alu_main|Mux1~1_combout\ & 
-- \alu_main|ShiftLeft0~20_combout\) ) ) ) # ( \forward|Mux21~0_combout\ & ( !\alu_main|Mux1~2_combout\ & ( (\alu_main|Mux1~1_combout\ & \alu_main|ShiftLeft1~19_combout\) ) ) ) # ( !\forward|Mux21~0_combout\ & ( !\alu_main|Mux1~2_combout\ & ( 
-- (!\alu_main|Mux1~1_combout\ & (!\forward|Mux53~0_combout\)) # (\alu_main|Mux1~1_combout\ & ((\alu_main|ShiftLeft1~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101110001011000000110000001100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux53~0_combout\,
	datab => \alu_main|ALT_INV_Mux1~1_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~19_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~20_combout\,
	datae => \forward|ALT_INV_Mux21~0_combout\,
	dataf => \alu_main|ALT_INV_Mux1~2_combout\,
	combout => \alu_main|Mux10~5_combout\);

-- Location: LABCELL_X57_Y11_N45
\alu_main|Result~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~6_combout\ = ( \forward|Mux21~0_combout\ & ( \forward|Mux53~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux53~0_combout\,
	dataf => \forward|ALT_INV_Mux21~0_combout\,
	combout => \alu_main|Result~6_combout\);

-- Location: LABCELL_X60_Y16_N30
\forward|Mux53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux53~1_combout\ = ( \alu_main|Result\(10) & ( (salumainresult_EXMEM(10)) # (\forward|Mux49~6_combout\) ) ) # ( !\alu_main|Result\(10) & ( (!\forward|Mux49~6_combout\ & salumainresult_EXMEM(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~6_combout\,
	datab => ALT_INV_salumainresult_EXMEM(10),
	dataf => \alu_main|ALT_INV_Result\(10),
	combout => \forward|Mux53~1_combout\);

-- Location: MLABCELL_X59_Y15_N3
\alu_main|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~41_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux53~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(10))))) ) + ( \forward|Mux21~0_combout\ ) + ( \alu_main|Add0~38\ ))
-- \alu_main|Add0~42\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux53~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(10))))) ) + ( \forward|Mux21~0_combout\ ) + ( \alu_main|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(10),
	datad => \forward|ALT_INV_Mux53~1_combout\,
	dataf => \forward|ALT_INV_Mux21~0_combout\,
	cin => \alu_main|Add0~38\,
	sumout => \alu_main|Add0~41_sumout\,
	cout => \alu_main|Add0~42\);

-- Location: MLABCELL_X59_Y17_N21
\alu_main|ShiftRight1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~21_combout\ = ( \forward|Mux50~0_combout\ & ( \forward|Mux52~0_combout\ & ( ((!\forward|Mux30~0_combout\ & (\forward|Mux53~0_combout\)) # (\forward|Mux30~0_combout\ & ((\forward|Mux51~0_combout\)))) # (\forward|Mux31~6_combout\) ) ) 
-- ) # ( !\forward|Mux50~0_combout\ & ( \forward|Mux52~0_combout\ & ( (!\forward|Mux30~0_combout\ & (((\forward|Mux53~0_combout\)) # (\forward|Mux31~6_combout\))) # (\forward|Mux30~0_combout\ & (!\forward|Mux31~6_combout\ & ((\forward|Mux51~0_combout\)))) ) 
-- ) ) # ( \forward|Mux50~0_combout\ & ( !\forward|Mux52~0_combout\ & ( (!\forward|Mux30~0_combout\ & (!\forward|Mux31~6_combout\ & (\forward|Mux53~0_combout\))) # (\forward|Mux30~0_combout\ & (((\forward|Mux51~0_combout\)) # (\forward|Mux31~6_combout\))) ) 
-- ) ) # ( !\forward|Mux50~0_combout\ & ( !\forward|Mux52~0_combout\ & ( (!\forward|Mux31~6_combout\ & ((!\forward|Mux30~0_combout\ & (\forward|Mux53~0_combout\)) # (\forward|Mux30~0_combout\ & ((\forward|Mux51~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux30~0_combout\,
	datab => \forward|ALT_INV_Mux31~6_combout\,
	datac => \forward|ALT_INV_Mux53~0_combout\,
	datad => \forward|ALT_INV_Mux51~0_combout\,
	datae => \forward|ALT_INV_Mux50~0_combout\,
	dataf => \forward|ALT_INV_Mux52~0_combout\,
	combout => \alu_main|ShiftRight1~21_combout\);

-- Location: LABCELL_X67_Y16_N0
\alu_main|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~0_combout\ = ( \alu_main|ShiftRight1~23_combout\ & ( \alu_main|ShiftRight1~21_combout\ & ( (!\forward|Mux28~0_combout\) # ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~16_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~17_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~23_combout\ & ( \alu_main|ShiftRight1~21_combout\ & ( (!\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\)) # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~16_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~17_combout\))))) ) ) ) # ( \alu_main|ShiftRight1~23_combout\ & ( !\alu_main|ShiftRight1~21_combout\ & ( (!\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\)) 
-- # (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~16_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~17_combout\))))) ) ) ) # ( !\alu_main|ShiftRight1~23_combout\ & ( !\alu_main|ShiftRight1~21_combout\ 
-- & ( (\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~16_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~16_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~17_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~23_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~21_combout\,
	combout => \alu_main|Mux10~0_combout\);

-- Location: LABCELL_X64_Y18_N30
\alu_main|ShiftRight0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~23_combout\ = ( \forward|Mux50~0_combout\ & ( \forward|Mux51~0_combout\ & ( ((!sinstruction_IFID(6) & ((\forward|Mux53~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux52~0_combout\))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux50~0_combout\ & ( \forward|Mux51~0_combout\ & ( (!sinstruction_IFID(6) & (((\forward|Mux53~0_combout\)) # (sinstruction_IFID(7)))) # (sinstruction_IFID(6) & (!sinstruction_IFID(7) & (\forward|Mux52~0_combout\))) ) ) ) # ( 
-- \forward|Mux50~0_combout\ & ( !\forward|Mux51~0_combout\ & ( (!sinstruction_IFID(6) & (!sinstruction_IFID(7) & ((\forward|Mux53~0_combout\)))) # (sinstruction_IFID(6) & (((\forward|Mux52~0_combout\)) # (sinstruction_IFID(7)))) ) ) ) # ( 
-- !\forward|Mux50~0_combout\ & ( !\forward|Mux51~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & ((\forward|Mux53~0_combout\))) # (sinstruction_IFID(6) & (\forward|Mux52~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => ALT_INV_sinstruction_IFID(7),
	datac => \forward|ALT_INV_Mux52~0_combout\,
	datad => \forward|ALT_INV_Mux53~0_combout\,
	datae => \forward|ALT_INV_Mux50~0_combout\,
	dataf => \forward|ALT_INV_Mux51~0_combout\,
	combout => \alu_main|ShiftRight0~23_combout\);

-- Location: LABCELL_X64_Y18_N18
\alu_main|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~2_combout\ = ( \alu_main|ShiftRight0~18_combout\ & ( \alu_main|ShiftRight0~19_combout\ & ( ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~23_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~25_combout\)))) # 
-- (sinstruction_IFID(9)) ) ) ) # ( !\alu_main|ShiftRight0~18_combout\ & ( \alu_main|ShiftRight0~19_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~23_combout\)) # (sinstruction_IFID(8) & 
-- ((\alu_main|ShiftRight0~25_combout\))))) # (sinstruction_IFID(9) & (((sinstruction_IFID(8))))) ) ) ) # ( \alu_main|ShiftRight0~18_combout\ & ( !\alu_main|ShiftRight0~19_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & 
-- (\alu_main|ShiftRight0~23_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~25_combout\))))) # (sinstruction_IFID(9) & (((!sinstruction_IFID(8))))) ) ) ) # ( !\alu_main|ShiftRight0~18_combout\ & ( !\alu_main|ShiftRight0~19_combout\ & ( 
-- (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~23_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~25_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => \alu_main|ALT_INV_ShiftRight0~23_combout\,
	datac => ALT_INV_sinstruction_IFID(8),
	datad => \alu_main|ALT_INV_ShiftRight0~25_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~18_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~19_combout\,
	combout => \alu_main|Mux10~2_combout\);

-- Location: LABCELL_X67_Y16_N36
\alu_main|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~3_combout\ = ( \forward|Mux21~0_combout\ & ( \alu_main|Mux10~2_combout\ & ( \alu_main|Mux4~2_combout\ ) ) ) # ( !\forward|Mux21~0_combout\ & ( \alu_main|Mux10~2_combout\ & ( (\alu_main|Mux4~2_combout\ & ((!\alu_main|Mux4~1_combout\) # 
-- (\forward|Mux53~0_combout\))) ) ) ) # ( \forward|Mux21~0_combout\ & ( !\alu_main|Mux10~2_combout\ & ( (\alu_main|Mux4~2_combout\ & \alu_main|Mux4~1_combout\) ) ) ) # ( !\forward|Mux21~0_combout\ & ( !\alu_main|Mux10~2_combout\ & ( 
-- (\alu_main|Mux4~2_combout\ & (\forward|Mux53~0_combout\ & \alu_main|Mux4~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000101010101010101000001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~2_combout\,
	datac => \forward|ALT_INV_Mux53~0_combout\,
	datad => \alu_main|ALT_INV_Mux4~1_combout\,
	datae => \forward|ALT_INV_Mux21~0_combout\,
	dataf => \alu_main|ALT_INV_Mux10~2_combout\,
	combout => \alu_main|Mux10~3_combout\);

-- Location: LABCELL_X67_Y16_N6
\alu_main|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~1_combout\ = ( \alu_main|ShiftRight0~40_combout\ & ( \alu_main|ShiftRight1~37_combout\ ) ) # ( !\alu_main|ShiftRight0~40_combout\ & ( \alu_main|ShiftRight1~37_combout\ & ( (salucontrol_IDEX(1) & !\alu_main|ShiftLeft1~7_combout\) ) ) ) # ( 
-- \alu_main|ShiftRight0~40_combout\ & ( !\alu_main|ShiftRight1~37_combout\ & ( (!salucontrol_IDEX(1)) # (\alu_main|ShiftLeft1~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111101010000010100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~40_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~37_combout\,
	combout => \alu_main|Mux10~1_combout\);

-- Location: LABCELL_X67_Y16_N18
\alu_main|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~4_combout\ = ( !\alu_main|Mux10~3_combout\ & ( \alu_main|Mux10~1_combout\ & ( (!\alu_main|Mux4~5_combout\ & ((!\alu_main|Mux10~0_combout\) # (!\alu_main|Mux4~3_combout\))) ) ) ) # ( !\alu_main|Mux10~3_combout\ & ( 
-- !\alu_main|Mux10~1_combout\ & ( (!\alu_main|Mux10~0_combout\) # (!\alu_main|Mux4~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000000000000000000010101010101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~5_combout\,
	datac => \alu_main|ALT_INV_Mux10~0_combout\,
	datad => \alu_main|ALT_INV_Mux4~3_combout\,
	datae => \alu_main|ALT_INV_Mux10~3_combout\,
	dataf => \alu_main|ALT_INV_Mux10~1_combout\,
	combout => \alu_main|Mux10~4_combout\);

-- Location: LABCELL_X67_Y16_N42
\alu_main|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux10~6_combout\ = ( \alu_main|Add0~41_sumout\ & ( \alu_main|Mux10~4_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((\alu_main|Mux4~13_combout\ & \alu_main|Result~6_combout\)))) # (\alu_main|Mux4~12_combout\ & (((\alu_main|Mux4~13_combout\)) # 
-- (\alu_main|Mux10~5_combout\))) ) ) ) # ( !\alu_main|Add0~41_sumout\ & ( \alu_main|Mux10~4_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((\alu_main|Mux4~13_combout\ & \alu_main|Result~6_combout\)))) # (\alu_main|Mux4~12_combout\ & 
-- (\alu_main|Mux10~5_combout\ & (!\alu_main|Mux4~13_combout\))) ) ) ) # ( \alu_main|Add0~41_sumout\ & ( !\alu_main|Mux10~4_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\) # (\alu_main|Result~6_combout\)))) # 
-- (\alu_main|Mux4~12_combout\ & (((\alu_main|Mux4~13_combout\)) # (\alu_main|Mux10~5_combout\))) ) ) ) # ( !\alu_main|Add0~41_sumout\ & ( !\alu_main|Mux10~4_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\) # 
-- (\alu_main|Result~6_combout\)))) # (\alu_main|Mux4~12_combout\ & (\alu_main|Mux10~5_combout\ & (!\alu_main|Mux4~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011011100110100111101111100010000000111000001001100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux10~5_combout\,
	datab => \alu_main|ALT_INV_Mux4~12_combout\,
	datac => \alu_main|ALT_INV_Mux4~13_combout\,
	datad => \alu_main|ALT_INV_Result~6_combout\,
	datae => \alu_main|ALT_INV_Add0~41_sumout\,
	dataf => \alu_main|ALT_INV_Mux10~4_combout\,
	combout => \alu_main|Mux10~6_combout\);

-- Location: LABCELL_X61_Y16_N27
\alu_main|Result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(10) = ( \alu_main|Mux10~6_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(10)) ) ) # ( !\alu_main|Mux10~6_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Result\(10),
	dataf => \alu_main|ALT_INV_Mux10~6_combout\,
	combout => \alu_main|Result\(10));

-- Location: LABCELL_X48_Y16_N6
\mux_jal|output[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[10]~10_combout\ = ( spc_MEMWB(10) & ( \alu_main|Result\(10) ) ) # ( !spc_MEMWB(10) & ( \alu_main|Result\(10) & ( !\sjal_MEMWB~q\ ) ) ) # ( spc_MEMWB(10) & ( !\alu_main|Result\(10) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_spc_MEMWB(10),
	dataf => \alu_main|ALT_INV_Result\(10),
	combout => \mux_jal|output[10]~10_combout\);

-- Location: FF_X47_Y17_N41
\reg_file|registers[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][10]~q\);

-- Location: MLABCELL_X47_Y19_N0
\reg_file|Mux53~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux53~5_combout\ = ( \reg_file|registers[9][10]~q\ & ( \reg_file|registers[8][10]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\reg_file|registers[10][10]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[11][10]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[9][10]~q\ & ( \reg_file|registers[8][10]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[10][10]~q\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|registers[11][10]~q\)))) 
-- ) ) ) # ( \reg_file|registers[9][10]~q\ & ( !\reg_file|registers[8][10]~q\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|registers[10][10]~q\))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # 
-- ((\reg_file|registers[11][10]~q\)))) ) ) ) # ( !\reg_file|registers[9][10]~q\ & ( !\reg_file|registers[8][10]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[10][10]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[11][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[10][10]~q\,
	datad => \reg_file|ALT_INV_registers[11][10]~q\,
	datae => \reg_file|ALT_INV_registers[9][10]~q\,
	dataf => \reg_file|ALT_INV_registers[8][10]~q\,
	combout => \reg_file|Mux53~5_combout\);

-- Location: LABCELL_X48_Y18_N3
\reg_file|Mux53~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux53~6_combout\ = ( \reg_file|registers[2][10]~q\ & ( \reg_file|registers[0][10]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|registers[1][10]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[3][10]~q\))) ) ) ) 
-- # ( !\reg_file|registers[2][10]~q\ & ( \reg_file|registers[0][10]~q\ & ( (!sinstruction_IFID(16) & (!sinstruction_IFID(17))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[1][10]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[3][10]~q\)))) ) ) ) # ( \reg_file|registers[2][10]~q\ & ( !\reg_file|registers[0][10]~q\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[1][10]~q\))) # 
-- (sinstruction_IFID(17) & (\reg_file|registers[3][10]~q\)))) ) ) ) # ( !\reg_file|registers[2][10]~q\ & ( !\reg_file|registers[0][10]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|registers[1][10]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[3][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[3][10]~q\,
	datad => \reg_file|ALT_INV_registers[1][10]~q\,
	datae => \reg_file|ALT_INV_registers[2][10]~q\,
	dataf => \reg_file|ALT_INV_registers[0][10]~q\,
	combout => \reg_file|Mux53~6_combout\);

-- Location: LABCELL_X48_Y18_N15
\reg_file|Mux53~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux53~8_combout\ = ( \reg_file|registers[4][10]~q\ & ( \reg_file|registers[5][10]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\reg_file|registers[6][10]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[7][10]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[4][10]~q\ & ( \reg_file|registers[5][10]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[6][10]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[7][10]~q\))))) ) ) ) # ( \reg_file|registers[4][10]~q\ & ( !\reg_file|registers[5][10]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\reg_file|registers[6][10]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[7][10]~q\))))) ) ) ) # ( !\reg_file|registers[4][10]~q\ & ( !\reg_file|registers[5][10]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\reg_file|registers[6][10]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[7][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][10]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[7][10]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[4][10]~q\,
	dataf => \reg_file|ALT_INV_registers[5][10]~q\,
	combout => \reg_file|Mux53~8_combout\);

-- Location: MLABCELL_X47_Y15_N9
\reg_file|Mux53~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux53~7_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[13][10]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[15][10]~q\) ) ) ) # ( !sinstruction_IFID(16) & ( \reg_file|registers[13][10]~q\ & ( (!sinstruction_IFID(17) & 
-- (\reg_file|registers[12][10]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][10]~q\))) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[13][10]~q\ & ( (sinstruction_IFID(17) & \reg_file|registers[15][10]~q\) ) ) ) # ( 
-- !sinstruction_IFID(16) & ( !\reg_file|registers[13][10]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[12][10]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[14][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[15][10]~q\,
	datac => \reg_file|ALT_INV_registers[12][10]~q\,
	datad => \reg_file|ALT_INV_registers[14][10]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[13][10]~q\,
	combout => \reg_file|Mux53~7_combout\);

-- Location: LABCELL_X53_Y17_N33
\reg_file|Mux53~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux53~9_combout\ = ( \reg_file|Mux53~8_combout\ & ( \reg_file|Mux53~7_combout\ & ( ((!sinstruction_IFID(19) & ((\reg_file|Mux53~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux53~5_combout\))) # (sinstruction_IFID(18)) ) ) ) # ( 
-- !\reg_file|Mux53~8_combout\ & ( \reg_file|Mux53~7_combout\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\reg_file|Mux53~6_combout\)))) # (sinstruction_IFID(19) & (((\reg_file|Mux53~5_combout\)) # (sinstruction_IFID(18)))) ) ) ) # ( 
-- \reg_file|Mux53~8_combout\ & ( !\reg_file|Mux53~7_combout\ & ( (!sinstruction_IFID(19) & (((\reg_file|Mux53~6_combout\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\reg_file|Mux53~5_combout\))) ) ) ) # ( 
-- !\reg_file|Mux53~8_combout\ & ( !\reg_file|Mux53~7_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux53~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux53~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_Mux53~5_combout\,
	datad => \reg_file|ALT_INV_Mux53~6_combout\,
	datae => \reg_file|ALT_INV_Mux53~8_combout\,
	dataf => \reg_file|ALT_INV_Mux53~7_combout\,
	combout => \reg_file|Mux53~9_combout\);

-- Location: MLABCELL_X47_Y13_N3
\reg_file|Mux53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux53~1_combout\ = ( sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[29][10]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( sinstruction_IFID(19) & ( \reg_file|registers[25][10]~q\ ) ) ) # ( sinstruction_IFID(18) & ( 
-- !sinstruction_IFID(19) & ( \reg_file|registers[21][10]~q\ ) ) ) # ( !sinstruction_IFID(18) & ( !sinstruction_IFID(19) & ( \reg_file|registers[17][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][10]~q\,
	datab => \reg_file|ALT_INV_registers[29][10]~q\,
	datac => \reg_file|ALT_INV_registers[17][10]~q\,
	datad => \reg_file|ALT_INV_registers[25][10]~q\,
	datae => ALT_INV_sinstruction_IFID(18),
	dataf => ALT_INV_sinstruction_IFID(19),
	combout => \reg_file|Mux53~1_combout\);

-- Location: LABCELL_X46_Y12_N27
\reg_file|Mux53~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux53~2_combout\ = ( \reg_file|registers[26][10]~q\ & ( \reg_file|registers[18][10]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[22][10]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][10]~q\))) ) 
-- ) ) # ( !\reg_file|registers[26][10]~q\ & ( \reg_file|registers[18][10]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[22][10]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[30][10]~q\)))) ) ) ) # ( \reg_file|registers[26][10]~q\ & ( !\reg_file|registers[18][10]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[22][10]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][10]~q\)))) ) ) ) # ( !\reg_file|registers[26][10]~q\ & ( !\reg_file|registers[18][10]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[22][10]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[30][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[30][10]~q\,
	datac => \reg_file|ALT_INV_registers[22][10]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[26][10]~q\,
	dataf => \reg_file|ALT_INV_registers[18][10]~q\,
	combout => \reg_file|Mux53~2_combout\);

-- Location: MLABCELL_X47_Y14_N27
\reg_file|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux53~0_combout\ = ( \reg_file|registers[16][10]~q\ & ( \reg_file|registers[24][10]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[20][10]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][10]~q\))) ) 
-- ) ) # ( !\reg_file|registers[16][10]~q\ & ( \reg_file|registers[24][10]~q\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[20][10]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[28][10]~q\)))) ) ) ) # ( \reg_file|registers[16][10]~q\ & ( !\reg_file|registers[24][10]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[20][10]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][10]~q\)))) ) ) ) # ( !\reg_file|registers[16][10]~q\ & ( !\reg_file|registers[24][10]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[20][10]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[28][10]~q\,
	datad => \reg_file|ALT_INV_registers[20][10]~q\,
	datae => \reg_file|ALT_INV_registers[16][10]~q\,
	dataf => \reg_file|ALT_INV_registers[24][10]~q\,
	combout => \reg_file|Mux53~0_combout\);

-- Location: LABCELL_X48_Y11_N0
\reg_file|Mux53~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux53~3_combout\ = ( \reg_file|registers[19][10]~q\ & ( \reg_file|registers[27][10]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[23][10]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][10]~q\))) ) 
-- ) ) # ( !\reg_file|registers[19][10]~q\ & ( \reg_file|registers[27][10]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[23][10]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[31][10]~q\)))) ) ) ) # ( \reg_file|registers[19][10]~q\ & ( !\reg_file|registers[27][10]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[23][10]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][10]~q\)))) ) ) ) # ( !\reg_file|registers[19][10]~q\ & ( !\reg_file|registers[27][10]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[23][10]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[31][10]~q\,
	datac => \reg_file|ALT_INV_registers[23][10]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[19][10]~q\,
	dataf => \reg_file|ALT_INV_registers[27][10]~q\,
	combout => \reg_file|Mux53~3_combout\);

-- Location: LABCELL_X48_Y14_N42
\reg_file|Mux53~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux53~4_combout\ = ( \reg_file|Mux53~0_combout\ & ( \reg_file|Mux53~3_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux53~2_combout\)))) # (sinstruction_IFID(16) & (((\reg_file|Mux53~1_combout\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( !\reg_file|Mux53~0_combout\ & ( \reg_file|Mux53~3_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|Mux53~2_combout\)))) # (sinstruction_IFID(16) & (((\reg_file|Mux53~1_combout\)) # 
-- (sinstruction_IFID(17)))) ) ) ) # ( \reg_file|Mux53~0_combout\ & ( !\reg_file|Mux53~3_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux53~2_combout\)))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- (\reg_file|Mux53~1_combout\))) ) ) ) # ( !\reg_file|Mux53~0_combout\ & ( !\reg_file|Mux53~3_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|Mux53~2_combout\)))) # (sinstruction_IFID(16) & (!sinstruction_IFID(17) & 
-- (\reg_file|Mux53~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux53~1_combout\,
	datad => \reg_file|ALT_INV_Mux53~2_combout\,
	datae => \reg_file|ALT_INV_Mux53~0_combout\,
	dataf => \reg_file|ALT_INV_Mux53~3_combout\,
	combout => \reg_file|Mux53~4_combout\);

-- Location: LABCELL_X55_Y17_N54
\reg_file|Mux53~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux53~10_combout\ = ( \reg_file|Mux53~9_combout\ & ( \reg_file|Mux53~4_combout\ ) ) # ( !\reg_file|Mux53~9_combout\ & ( \reg_file|Mux53~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux53~9_combout\ & ( !\reg_file|Mux53~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux53~9_combout\,
	dataf => \reg_file|ALT_INV_Mux53~4_combout\,
	combout => \reg_file|Mux53~10_combout\);

-- Location: FF_X55_Y17_N59
\sreaddata2_IDEX[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux53~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(10));

-- Location: MLABCELL_X59_Y15_N6
\alu_main|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~45_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux52~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(11))))) ) + ( \forward|Mux20~0_combout\ ) + ( \alu_main|Add0~42\ ))
-- \alu_main|Add0~46\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux52~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(11))))) ) + ( \forward|Mux20~0_combout\ ) + ( \alu_main|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(11),
	datad => \forward|ALT_INV_Mux52~1_combout\,
	dataf => \forward|ALT_INV_Mux20~0_combout\,
	cin => \alu_main|Add0~42\,
	sumout => \alu_main|Add0~45_sumout\,
	cout => \alu_main|Add0~46\);

-- Location: LABCELL_X61_Y14_N12
\alu_main|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~5_combout\ = ( \alu_main|Mux1~2_combout\ & ( \alu_main|ShiftLeft0~22_combout\ & ( !\alu_main|Mux1~1_combout\ ) ) ) # ( !\alu_main|Mux1~2_combout\ & ( \alu_main|ShiftLeft0~22_combout\ & ( (!\alu_main|Mux1~1_combout\ & 
-- (!\forward|Mux20~0_combout\ & (!\forward|Mux52~0_combout\))) # (\alu_main|Mux1~1_combout\ & (((\alu_main|ShiftLeft1~20_combout\)))) ) ) ) # ( !\alu_main|Mux1~2_combout\ & ( !\alu_main|ShiftLeft0~22_combout\ & ( (!\alu_main|Mux1~1_combout\ & 
-- (!\forward|Mux20~0_combout\ & (!\forward|Mux52~0_combout\))) # (\alu_main|Mux1~1_combout\ & (((\alu_main|ShiftLeft1~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011010101000000000000000010000000110101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~1_combout\,
	datab => \forward|ALT_INV_Mux20~0_combout\,
	datac => \forward|ALT_INV_Mux52~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~20_combout\,
	datae => \alu_main|ALT_INV_Mux1~2_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~22_combout\,
	combout => \alu_main|Mux11~5_combout\);

-- Location: LABCELL_X60_Y19_N9
\alu_main|ShiftRight1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~28_combout\ = ( \forward|Mux49~7_combout\ & ( \forward|Mux31~6_combout\ & ( (\forward|Mux30~0_combout\) # (\forward|Mux51~0_combout\) ) ) ) # ( !\forward|Mux49~7_combout\ & ( \forward|Mux31~6_combout\ & ( (\forward|Mux51~0_combout\ & 
-- !\forward|Mux30~0_combout\) ) ) ) # ( \forward|Mux49~7_combout\ & ( !\forward|Mux31~6_combout\ & ( (!\forward|Mux30~0_combout\ & (\forward|Mux52~0_combout\)) # (\forward|Mux30~0_combout\ & ((\forward|Mux50~0_combout\))) ) ) ) # ( 
-- !\forward|Mux49~7_combout\ & ( !\forward|Mux31~6_combout\ & ( (!\forward|Mux30~0_combout\ & (\forward|Mux52~0_combout\)) # (\forward|Mux30~0_combout\ & ((\forward|Mux50~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux51~0_combout\,
	datab => \forward|ALT_INV_Mux52~0_combout\,
	datac => \forward|ALT_INV_Mux50~0_combout\,
	datad => \forward|ALT_INV_Mux30~0_combout\,
	datae => \forward|ALT_INV_Mux49~7_combout\,
	dataf => \forward|ALT_INV_Mux31~6_combout\,
	combout => \alu_main|ShiftRight1~28_combout\);

-- Location: LABCELL_X56_Y16_N18
\alu_main|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~0_combout\ = ( \alu_main|ShiftRight1~28_combout\ & ( \alu_main|ShiftRight1~25_combout\ & ( (!\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\) # (\alu_main|ShiftRight1~30_combout\)))) # (\forward|Mux28~0_combout\ & 
-- (((\forward|Mux29~0_combout\)) # (\alu_main|ShiftRight1~24_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~28_combout\ & ( \alu_main|ShiftRight1~25_combout\ & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\ & 
-- \alu_main|ShiftRight1~30_combout\)))) # (\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)) # (\alu_main|ShiftRight1~24_combout\))) ) ) ) # ( \alu_main|ShiftRight1~28_combout\ & ( !\alu_main|ShiftRight1~25_combout\ & ( (!\forward|Mux28~0_combout\ 
-- & (((!\forward|Mux29~0_combout\) # (\alu_main|ShiftRight1~30_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~24_combout\ & (!\forward|Mux29~0_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~28_combout\ & ( 
-- !\alu_main|ShiftRight1~25_combout\ & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\ & \alu_main|ShiftRight1~30_combout\)))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~24_combout\ & (!\forward|Mux29~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~24_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~30_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~28_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~25_combout\,
	combout => \alu_main|Mux11~0_combout\);

-- Location: LABCELL_X64_Y12_N18
\alu_main|ShiftRight0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~31_combout\ = ( \forward|Mux52~0_combout\ & ( \forward|Mux50~0_combout\ & ( (!sinstruction_IFID(6)) # ((!sinstruction_IFID(7) & ((\forward|Mux51~0_combout\))) # (sinstruction_IFID(7) & (\forward|Mux49~7_combout\))) ) ) ) # ( 
-- !\forward|Mux52~0_combout\ & ( \forward|Mux50~0_combout\ & ( (!sinstruction_IFID(6) & (sinstruction_IFID(7))) # (sinstruction_IFID(6) & ((!sinstruction_IFID(7) & ((\forward|Mux51~0_combout\))) # (sinstruction_IFID(7) & (\forward|Mux49~7_combout\)))) ) ) ) 
-- # ( \forward|Mux52~0_combout\ & ( !\forward|Mux50~0_combout\ & ( (!sinstruction_IFID(6) & (!sinstruction_IFID(7))) # (sinstruction_IFID(6) & ((!sinstruction_IFID(7) & ((\forward|Mux51~0_combout\))) # (sinstruction_IFID(7) & (\forward|Mux49~7_combout\)))) 
-- ) ) ) # ( !\forward|Mux52~0_combout\ & ( !\forward|Mux50~0_combout\ & ( (sinstruction_IFID(6) & ((!sinstruction_IFID(7) & ((\forward|Mux51~0_combout\))) # (sinstruction_IFID(7) & (\forward|Mux49~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => ALT_INV_sinstruction_IFID(7),
	datac => \forward|ALT_INV_Mux49~7_combout\,
	datad => \forward|ALT_INV_Mux51~0_combout\,
	datae => \forward|ALT_INV_Mux52~0_combout\,
	dataf => \forward|ALT_INV_Mux50~0_combout\,
	combout => \alu_main|ShiftRight0~31_combout\);

-- Location: LABCELL_X64_Y12_N30
\alu_main|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~2_combout\ = ( \alu_main|ShiftRight0~27_combout\ & ( \alu_main|ShiftRight0~26_combout\ & ( ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~31_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~33_combout\)))) # 
-- (sinstruction_IFID(9)) ) ) ) # ( !\alu_main|ShiftRight0~27_combout\ & ( \alu_main|ShiftRight0~26_combout\ & ( (!sinstruction_IFID(8) & (((sinstruction_IFID(9))) # (\alu_main|ShiftRight0~31_combout\))) # (sinstruction_IFID(8) & (((!sinstruction_IFID(9) & 
-- \alu_main|ShiftRight0~33_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~27_combout\ & ( !\alu_main|ShiftRight0~26_combout\ & ( (!sinstruction_IFID(8) & (\alu_main|ShiftRight0~31_combout\ & (!sinstruction_IFID(9)))) # (sinstruction_IFID(8) & 
-- (((\alu_main|ShiftRight0~33_combout\) # (sinstruction_IFID(9))))) ) ) ) # ( !\alu_main|ShiftRight0~27_combout\ & ( !\alu_main|ShiftRight0~26_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~31_combout\)) # 
-- (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~33_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~31_combout\,
	datab => ALT_INV_sinstruction_IFID(8),
	datac => ALT_INV_sinstruction_IFID(9),
	datad => \alu_main|ALT_INV_ShiftRight0~33_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~27_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~26_combout\,
	combout => \alu_main|Mux11~2_combout\);

-- Location: LABCELL_X56_Y16_N3
\alu_main|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~3_combout\ = ( \alu_main|Mux11~2_combout\ & ( (\alu_main|Mux4~2_combout\ & (((!\alu_main|Mux4~1_combout\) # (\forward|Mux52~0_combout\)) # (\forward|Mux20~0_combout\))) ) ) # ( !\alu_main|Mux11~2_combout\ & ( (\alu_main|Mux4~2_combout\ & 
-- (\alu_main|Mux4~1_combout\ & ((\forward|Mux52~0_combout\) # (\forward|Mux20~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100001111000001110000111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux20~0_combout\,
	datab => \forward|ALT_INV_Mux52~0_combout\,
	datac => \alu_main|ALT_INV_Mux4~2_combout\,
	datad => \alu_main|ALT_INV_Mux4~1_combout\,
	dataf => \alu_main|ALT_INV_Mux11~2_combout\,
	combout => \alu_main|Mux11~3_combout\);

-- Location: LABCELL_X62_Y18_N33
\alu_main|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~1_combout\ = ( \alu_main|ShiftRight1~38_combout\ & ( ((salucontrol_IDEX(1) & !\alu_main|ShiftLeft1~7_combout\)) # (\alu_main|ShiftRight0~41_combout\) ) ) # ( !\alu_main|ShiftRight1~38_combout\ & ( (\alu_main|ShiftRight0~41_combout\ & 
-- ((!salucontrol_IDEX(1)) # (\alu_main|ShiftLeft1~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000011000000111100111111000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftRight0~41_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~38_combout\,
	combout => \alu_main|Mux11~1_combout\);

-- Location: LABCELL_X56_Y16_N39
\alu_main|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~4_combout\ = ( \alu_main|Mux11~1_combout\ & ( (!\alu_main|Mux4~5_combout\ & (!\alu_main|Mux11~3_combout\ & ((!\alu_main|Mux11~0_combout\) # (!\alu_main|Mux4~3_combout\)))) ) ) # ( !\alu_main|Mux11~1_combout\ & ( 
-- (!\alu_main|Mux11~3_combout\ & ((!\alu_main|Mux11~0_combout\) # (!\alu_main|Mux4~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~5_combout\,
	datab => \alu_main|ALT_INV_Mux11~0_combout\,
	datac => \alu_main|ALT_INV_Mux4~3_combout\,
	datad => \alu_main|ALT_INV_Mux11~3_combout\,
	dataf => \alu_main|ALT_INV_Mux11~1_combout\,
	combout => \alu_main|Mux11~4_combout\);

-- Location: LABCELL_X56_Y16_N54
\alu_main|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux11~6_combout\ = ( \alu_main|Mux11~5_combout\ & ( \alu_main|Mux11~4_combout\ & ( (!\alu_main|Mux4~12_combout\ & (\alu_main|Result~7_combout\ & ((\alu_main|Mux4~13_combout\)))) # (\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\) # 
-- (\alu_main|Add0~45_sumout\)))) ) ) ) # ( !\alu_main|Mux11~5_combout\ & ( \alu_main|Mux11~4_combout\ & ( (\alu_main|Mux4~13_combout\ & ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~7_combout\)) # (\alu_main|Mux4~12_combout\ & 
-- ((\alu_main|Add0~45_sumout\))))) ) ) ) # ( \alu_main|Mux11~5_combout\ & ( !\alu_main|Mux11~4_combout\ & ( (!\alu_main|Mux4~13_combout\) # ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~7_combout\)) # (\alu_main|Mux4~12_combout\ & 
-- ((\alu_main|Add0~45_sumout\)))) ) ) ) # ( !\alu_main|Mux11~5_combout\ & ( !\alu_main|Mux11~4_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\)) # (\alu_main|Result~7_combout\))) # (\alu_main|Mux4~12_combout\ & 
-- (((\alu_main|Add0~45_sumout\ & \alu_main|Mux4~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100111111111110010011100000000001001110101010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~12_combout\,
	datab => \alu_main|ALT_INV_Result~7_combout\,
	datac => \alu_main|ALT_INV_Add0~45_sumout\,
	datad => \alu_main|ALT_INV_Mux4~13_combout\,
	datae => \alu_main|ALT_INV_Mux11~5_combout\,
	dataf => \alu_main|ALT_INV_Mux11~4_combout\,
	combout => \alu_main|Mux11~6_combout\);

-- Location: LABCELL_X56_Y16_N36
\alu_main|Result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(11) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(11) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux11~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux11~6_combout\,
	datad => \alu_main|ALT_INV_Result\(11),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(11));

-- Location: LABCELL_X56_Y16_N33
\mux_jal|output[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[11]~11_combout\ = ( \alu_main|Result\(11) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(11)) ) ) # ( !\alu_main|Result\(11) & ( (\sjal_MEMWB~q\ & spc_MEMWB(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjal_MEMWB~q\,
	datad => ALT_INV_spc_MEMWB(11),
	dataf => \alu_main|ALT_INV_Result\(11),
	combout => \mux_jal|output[11]~11_combout\);

-- Location: FF_X52_Y19_N50
\reg_file|registers[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][11]~q\);

-- Location: MLABCELL_X52_Y19_N42
\reg_file|Mux52~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux52~5_combout\ = ( \reg_file|registers[11][11]~q\ & ( \reg_file|registers[9][11]~q\ & ( ((!sinstruction_IFID(17) & (\reg_file|registers[8][11]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][11]~q\)))) # (sinstruction_IFID(16)) ) ) ) 
-- # ( !\reg_file|registers[11][11]~q\ & ( \reg_file|registers[9][11]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[8][11]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[10][11]~q\)))) ) 
-- ) ) # ( \reg_file|registers[11][11]~q\ & ( !\reg_file|registers[9][11]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & (\reg_file|registers[8][11]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[10][11]~q\)) # (sinstruction_IFID(16)))) 
-- ) ) ) # ( !\reg_file|registers[11][11]~q\ & ( !\reg_file|registers[9][11]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[8][11]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[10][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[8][11]~q\,
	datad => \reg_file|ALT_INV_registers[10][11]~q\,
	datae => \reg_file|ALT_INV_registers[11][11]~q\,
	dataf => \reg_file|ALT_INV_registers[9][11]~q\,
	combout => \reg_file|Mux52~5_combout\);

-- Location: LABCELL_X55_Y19_N12
\reg_file|Mux52~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux52~8_combout\ = ( \reg_file|registers[6][11]~q\ & ( \reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & (\reg_file|registers[5][11]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][11]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[6][11]~q\ & ( \reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|registers[5][11]~q\))) # (sinstruction_IFID(17) & (((\reg_file|registers[7][11]~q\ & sinstruction_IFID(16))))) ) ) 
-- ) # ( \reg_file|registers[6][11]~q\ & ( !\reg_file|registers[4][11]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[5][11]~q\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[7][11]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[6][11]~q\ & ( !\reg_file|registers[4][11]~q\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & (\reg_file|registers[5][11]~q\)) # (sinstruction_IFID(17) & ((\reg_file|registers[7][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][11]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[7][11]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[6][11]~q\,
	dataf => \reg_file|ALT_INV_registers[4][11]~q\,
	combout => \reg_file|Mux52~8_combout\);

-- Location: LABCELL_X45_Y18_N57
\reg_file|Mux52~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux52~7_combout\ = ( \reg_file|registers[13][11]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17)) # (\reg_file|registers[15][11]~q\) ) ) ) # ( !\reg_file|registers[13][11]~q\ & ( sinstruction_IFID(16) & ( (\reg_file|registers[15][11]~q\ 
-- & sinstruction_IFID(17)) ) ) ) # ( \reg_file|registers[13][11]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[12][11]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][11]~q\)) ) ) ) # ( 
-- !\reg_file|registers[13][11]~q\ & ( !sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[12][11]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[14][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][11]~q\,
	datab => \reg_file|ALT_INV_registers[15][11]~q\,
	datac => \reg_file|ALT_INV_registers[12][11]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[13][11]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \reg_file|Mux52~7_combout\);

-- Location: MLABCELL_X52_Y20_N30
\reg_file|Mux52~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux52~6_combout\ = ( \reg_file|registers[2][11]~q\ & ( \reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[0][11]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # 
-- ((\reg_file|registers[3][11]~q\)))) ) ) ) # ( !\reg_file|registers[2][11]~q\ & ( \reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[0][11]~q\)) # (sinstruction_IFID(16)))) # (sinstruction_IFID(17) & (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][11]~q\))) ) ) ) # ( \reg_file|registers[2][11]~q\ & ( !\reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[0][11]~q\)))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # 
-- ((\reg_file|registers[3][11]~q\)))) ) ) ) # ( !\reg_file|registers[2][11]~q\ & ( !\reg_file|registers[1][11]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16) & ((\reg_file|registers[0][11]~q\)))) # (sinstruction_IFID(17) & (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[3][11]~q\,
	datad => \reg_file|ALT_INV_registers[0][11]~q\,
	datae => \reg_file|ALT_INV_registers[2][11]~q\,
	dataf => \reg_file|ALT_INV_registers[1][11]~q\,
	combout => \reg_file|Mux52~6_combout\);

-- Location: LABCELL_X55_Y19_N24
\reg_file|Mux52~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux52~9_combout\ = ( \reg_file|Mux52~7_combout\ & ( \reg_file|Mux52~6_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux52~5_combout\)))) # (sinstruction_IFID(18) & (((\reg_file|Mux52~8_combout\)) # 
-- (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|Mux52~7_combout\ & ( \reg_file|Mux52~6_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux52~5_combout\)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & 
-- ((\reg_file|Mux52~8_combout\)))) ) ) ) # ( \reg_file|Mux52~7_combout\ & ( !\reg_file|Mux52~6_combout\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|Mux52~5_combout\))) # (sinstruction_IFID(18) & (((\reg_file|Mux52~8_combout\)) # 
-- (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|Mux52~7_combout\ & ( !\reg_file|Mux52~6_combout\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|Mux52~5_combout\))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & 
-- ((\reg_file|Mux52~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux52~5_combout\,
	datad => \reg_file|ALT_INV_Mux52~8_combout\,
	datae => \reg_file|ALT_INV_Mux52~7_combout\,
	dataf => \reg_file|ALT_INV_Mux52~6_combout\,
	combout => \reg_file|Mux52~9_combout\);

-- Location: LABCELL_X53_Y12_N48
\reg_file|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux52~0_combout\ = ( \reg_file|registers[16][11]~q\ & ( \reg_file|registers[24][11]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[20][11]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][11]~q\))) ) 
-- ) ) # ( !\reg_file|registers[16][11]~q\ & ( \reg_file|registers[24][11]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[20][11]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[28][11]~q\)))) ) ) ) # ( \reg_file|registers[16][11]~q\ & ( !\reg_file|registers[24][11]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19))))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[20][11]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][11]~q\)))) ) ) ) # ( !\reg_file|registers[16][11]~q\ & ( !\reg_file|registers[24][11]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[20][11]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[28][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[28][11]~q\,
	datac => \reg_file|ALT_INV_registers[20][11]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[16][11]~q\,
	dataf => \reg_file|ALT_INV_registers[24][11]~q\,
	combout => \reg_file|Mux52~0_combout\);

-- Location: LABCELL_X55_Y11_N33
\reg_file|Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux52~1_combout\ = ( \reg_file|registers[29][11]~q\ & ( sinstruction_IFID(18) & ( (\reg_file|registers[21][11]~q\) # (sinstruction_IFID(19)) ) ) ) # ( !\reg_file|registers[29][11]~q\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & 
-- \reg_file|registers[21][11]~q\) ) ) ) # ( \reg_file|registers[29][11]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[17][11]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][11]~q\)) ) ) ) # ( 
-- !\reg_file|registers[29][11]~q\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|registers[17][11]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[25][11]~q\,
	datac => \reg_file|ALT_INV_registers[21][11]~q\,
	datad => \reg_file|ALT_INV_registers[17][11]~q\,
	datae => \reg_file|ALT_INV_registers[29][11]~q\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \reg_file|Mux52~1_combout\);

-- Location: LABCELL_X53_Y14_N51
\reg_file|Mux52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux52~2_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[26][11]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[30][11]~q\) ) ) ) # ( !sinstruction_IFID(19) & ( \reg_file|registers[26][11]~q\ & ( (!sinstruction_IFID(18) & 
-- ((\reg_file|registers[18][11]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[22][11]~q\)) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[26][11]~q\ & ( (sinstruction_IFID(18) & \reg_file|registers[30][11]~q\) ) ) ) # ( 
-- !sinstruction_IFID(19) & ( !\reg_file|registers[26][11]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[18][11]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[22][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[30][11]~q\,
	datac => \reg_file|ALT_INV_registers[22][11]~q\,
	datad => \reg_file|ALT_INV_registers[18][11]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[26][11]~q\,
	combout => \reg_file|Mux52~2_combout\);

-- Location: LABCELL_X56_Y14_N18
\reg_file|Mux52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux52~3_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[19][11]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[27][11]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][11]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \reg_file|registers[19][11]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[23][11]~q\) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[19][11]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[27][11]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[31][11]~q\)) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[19][11]~q\ & ( (sinstruction_IFID(18) & \reg_file|registers[23][11]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[31][11]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[27][11]~q\,
	datad => \reg_file|ALT_INV_registers[23][11]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[19][11]~q\,
	combout => \reg_file|Mux52~3_combout\);

-- Location: LABCELL_X55_Y16_N30
\reg_file|Mux52~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux52~4_combout\ = ( \reg_file|Mux52~2_combout\ & ( \reg_file|Mux52~3_combout\ & ( ((!sinstruction_IFID(16) & (\reg_file|Mux52~0_combout\)) # (sinstruction_IFID(16) & ((\reg_file|Mux52~1_combout\)))) # (sinstruction_IFID(17)) ) ) ) # ( 
-- !\reg_file|Mux52~2_combout\ & ( \reg_file|Mux52~3_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|Mux52~0_combout\)) # (sinstruction_IFID(16) & ((\reg_file|Mux52~1_combout\))))) # (sinstruction_IFID(17) & 
-- (sinstruction_IFID(16))) ) ) ) # ( \reg_file|Mux52~2_combout\ & ( !\reg_file|Mux52~3_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|Mux52~0_combout\)) # (sinstruction_IFID(16) & ((\reg_file|Mux52~1_combout\))))) # 
-- (sinstruction_IFID(17) & (!sinstruction_IFID(16))) ) ) ) # ( !\reg_file|Mux52~2_combout\ & ( !\reg_file|Mux52~3_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|Mux52~0_combout\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|Mux52~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_Mux52~0_combout\,
	datad => \reg_file|ALT_INV_Mux52~1_combout\,
	datae => \reg_file|ALT_INV_Mux52~2_combout\,
	dataf => \reg_file|ALT_INV_Mux52~3_combout\,
	combout => \reg_file|Mux52~4_combout\);

-- Location: LABCELL_X55_Y16_N48
\reg_file|Mux52~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux52~10_combout\ = ( \reg_file|Mux52~9_combout\ & ( \reg_file|Mux52~4_combout\ ) ) # ( !\reg_file|Mux52~9_combout\ & ( \reg_file|Mux52~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux52~9_combout\ & ( !\reg_file|Mux52~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux52~9_combout\,
	dataf => \reg_file|ALT_INV_Mux52~4_combout\,
	combout => \reg_file|Mux52~10_combout\);

-- Location: LABCELL_X55_Y16_N27
\sreaddata2_IDEX[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX[11]~feeder_combout\ = ( \reg_file|Mux52~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux52~10_combout\,
	combout => \sreaddata2_IDEX[11]~feeder_combout\);

-- Location: FF_X55_Y16_N29
\sreaddata2_IDEX[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX[11]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(11));

-- Location: LABCELL_X66_Y16_N0
\alu_main|ShiftLeft0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~24_combout\ = ( \alu_main|ShiftLeft0~1_combout\ & ( \alu_main|ShiftLeft0~50_combout\ & ( ((!sinstruction_IFID(8) & ((\alu_main|ShiftLeft0~23_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftLeft0~15_combout\))) # 
-- (sinstruction_IFID(9)) ) ) ) # ( !\alu_main|ShiftLeft0~1_combout\ & ( \alu_main|ShiftLeft0~50_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftLeft0~23_combout\))) # (sinstruction_IFID(8) & 
-- (\alu_main|ShiftLeft0~15_combout\)))) # (sinstruction_IFID(9) & (((!sinstruction_IFID(8))))) ) ) ) # ( \alu_main|ShiftLeft0~1_combout\ & ( !\alu_main|ShiftLeft0~50_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & 
-- ((\alu_main|ShiftLeft0~23_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftLeft0~15_combout\)))) # (sinstruction_IFID(9) & (((sinstruction_IFID(8))))) ) ) ) # ( !\alu_main|ShiftLeft0~1_combout\ & ( !\alu_main|ShiftLeft0~50_combout\ & ( 
-- (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftLeft0~23_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftLeft0~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~15_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~23_combout\,
	datac => ALT_INV_sinstruction_IFID(9),
	datad => ALT_INV_sinstruction_IFID(8),
	datae => \alu_main|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~50_combout\,
	combout => \alu_main|ShiftLeft0~24_combout\);

-- Location: LABCELL_X62_Y18_N42
\alu_main|ShiftLeft1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~21_combout\ = ( \alu_main|ShiftLeft1~13_combout\ & ( \alu_main|ShiftLeft1~15_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\) # (\alu_main|ShiftLeft1~66_combout\)))) # (\forward|Mux29~0_combout\ & 
-- (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftLeft1~0_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~13_combout\ & ( \alu_main|ShiftLeft1~15_combout\ & ( (!\forward|Mux29~0_combout\ & (((\alu_main|ShiftLeft1~66_combout\ & !\forward|Mux28~0_combout\)))) # 
-- (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftLeft1~0_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~13_combout\ & ( !\alu_main|ShiftLeft1~15_combout\ & ( (!\forward|Mux29~0_combout\ & (((\forward|Mux28~0_combout\) # 
-- (\alu_main|ShiftLeft1~66_combout\)))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~0_combout\ & ((\forward|Mux28~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~13_combout\ & ( !\alu_main|ShiftLeft1~15_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- (((\alu_main|ShiftLeft1~66_combout\ & !\forward|Mux28~0_combout\)))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftLeft1~0_combout\ & ((\forward|Mux28~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~66_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~13_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~15_combout\,
	combout => \alu_main|ShiftLeft1~21_combout\);

-- Location: LABCELL_X63_Y13_N36
\alu_main|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~5_combout\ = ( \alu_main|ShiftLeft0~24_combout\ & ( \alu_main|ShiftLeft1~21_combout\ & ( (!\alu_main|Mux1~1_combout\ & (((!\forward|Mux51~0_combout\ & !\forward|Mux19~0_combout\)) # (\alu_main|Mux1~2_combout\))) # 
-- (\alu_main|Mux1~1_combout\ & (((!\alu_main|Mux1~2_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~24_combout\ & ( \alu_main|ShiftLeft1~21_combout\ & ( (!\alu_main|Mux1~2_combout\ & (((!\forward|Mux51~0_combout\ & !\forward|Mux19~0_combout\)) # 
-- (\alu_main|Mux1~1_combout\))) ) ) ) # ( \alu_main|ShiftLeft0~24_combout\ & ( !\alu_main|ShiftLeft1~21_combout\ & ( (!\alu_main|Mux1~1_combout\ & (((!\forward|Mux51~0_combout\ & !\forward|Mux19~0_combout\)) # (\alu_main|Mux1~2_combout\))) ) ) ) # ( 
-- !\alu_main|ShiftLeft0~24_combout\ & ( !\alu_main|ShiftLeft1~21_combout\ & ( (!\forward|Mux51~0_combout\ & (!\forward|Mux19~0_combout\ & (!\alu_main|Mux1~1_combout\ & !\alu_main|Mux1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000001111000010001111000000001000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux51~0_combout\,
	datab => \forward|ALT_INV_Mux19~0_combout\,
	datac => \alu_main|ALT_INV_Mux1~1_combout\,
	datad => \alu_main|ALT_INV_Mux1~2_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~24_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~21_combout\,
	combout => \alu_main|Mux12~5_combout\);

-- Location: LABCELL_X63_Y18_N18
\alu_main|ShiftRight1~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~43_combout\ = ( \alu_main|ShiftRight1~40_combout\ & ( \forward|Mux51~0_combout\ & ( !\forward|Mux31~6_combout\ ) ) ) # ( !\alu_main|ShiftRight1~40_combout\ & ( \forward|Mux51~0_combout\ & ( (!\forward|Mux31~6_combout\ & 
-- (((!\forward|Mux31~4_combout\ & \forward|Mux31~5_combout\)) # (\forward|Mux49~7_combout\))) # (\forward|Mux31~6_combout\ & (((!\forward|Mux31~5_combout\)) # (\forward|Mux31~4_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~40_combout\ & ( 
-- !\forward|Mux51~0_combout\ & ( (!\forward|Mux31~4_combout\ & (!\forward|Mux31~5_combout\ & ((\forward|Mux31~6_combout\) # (\forward|Mux49~7_combout\)))) # (\forward|Mux31~4_combout\ & (((\forward|Mux31~6_combout\)) # (\forward|Mux49~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000111110101000000000000000000111011111101011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => \forward|ALT_INV_Mux49~7_combout\,
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => \forward|ALT_INV_Mux31~6_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	dataf => \forward|ALT_INV_Mux51~0_combout\,
	combout => \alu_main|ShiftRight1~43_combout\);

-- Location: LABCELL_X63_Y18_N42
\alu_main|ShiftRight1~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~58_combout\ = ( !\forward|Mux31~6_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & ((!\alu_main|Result\(1) & (((\alu_main|ShiftRight1~43_combout\)))) # (\alu_main|Result\(1) & (\forward|Mux49~7_combout\)))) # 
-- (\alu_main|ShiftRight1~40_combout\ & ((((\alu_main|ShiftRight1~43_combout\))))) ) ) # ( \forward|Mux31~6_combout\ & ( (!\alu_main|Result\(1) & (((!\alu_main|ShiftRight1~43_combout\ & (\forward|Mux50~0_combout\)) # (\alu_main|ShiftRight1~43_combout\ & 
-- ((\forward|Mux48~0_combout\)))))) # (\alu_main|Result\(1) & ((!\alu_main|ShiftRight1~40_combout\ & (((\forward|Mux48~0_combout\)))) # (\alu_main|ShiftRight1~40_combout\ & (\forward|Mux50~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000000010000011010010111111011111110111110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datab => \alu_main|ALT_INV_Result\(1),
	datac => \forward|ALT_INV_Mux50~0_combout\,
	datad => \forward|ALT_INV_Mux48~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~43_combout\,
	datag => \forward|ALT_INV_Mux49~7_combout\,
	combout => \alu_main|ShiftRight1~58_combout\);

-- Location: LABCELL_X63_Y13_N48
\alu_main|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~0_combout\ = ( \alu_main|ShiftRight1~58_combout\ & ( \forward|Mux29~0_combout\ & ( (!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~0_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~62_combout\)) ) ) ) # ( 
-- !\alu_main|ShiftRight1~58_combout\ & ( \forward|Mux29~0_combout\ & ( (!\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~0_combout\))) # (\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~62_combout\)) ) ) ) # ( \alu_main|ShiftRight1~58_combout\ & ( 
-- !\forward|Mux29~0_combout\ & ( (!\forward|Mux28~0_combout\) # (\alu_main|ShiftRight1~1_combout\) ) ) ) # ( !\alu_main|ShiftRight1~58_combout\ & ( !\forward|Mux29~0_combout\ & ( (\forward|Mux28~0_combout\ & \alu_main|ShiftRight1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~62_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~1_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~58_combout\,
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|Mux12~0_combout\);

-- Location: LABCELL_X61_Y19_N12
\alu_main|ShiftRight0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~8_combout\ = ( \forward|Mux48~0_combout\ & ( \forward|Mux51~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # ((\forward|Mux50~0_combout\)))) # (sinstruction_IFID(7) & (((\forward|Mux49~7_combout\)) # 
-- (sinstruction_IFID(6)))) ) ) ) # ( !\forward|Mux48~0_combout\ & ( \forward|Mux51~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6)) # ((\forward|Mux50~0_combout\)))) # (sinstruction_IFID(7) & (!sinstruction_IFID(6) & 
-- ((\forward|Mux49~7_combout\)))) ) ) ) # ( \forward|Mux48~0_combout\ & ( !\forward|Mux51~0_combout\ & ( (!sinstruction_IFID(7) & (sinstruction_IFID(6) & (\forward|Mux50~0_combout\))) # (sinstruction_IFID(7) & (((\forward|Mux49~7_combout\)) # 
-- (sinstruction_IFID(6)))) ) ) ) # ( !\forward|Mux48~0_combout\ & ( !\forward|Mux51~0_combout\ & ( (!sinstruction_IFID(7) & (sinstruction_IFID(6) & (\forward|Mux50~0_combout\))) # (sinstruction_IFID(7) & (!sinstruction_IFID(6) & 
-- ((\forward|Mux49~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux50~0_combout\,
	datad => \forward|ALT_INV_Mux49~7_combout\,
	datae => \forward|ALT_INV_Mux48~0_combout\,
	dataf => \forward|ALT_INV_Mux51~0_combout\,
	combout => \alu_main|ShiftRight0~8_combout\);

-- Location: LABCELL_X62_Y19_N15
\alu_main|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~2_combout\ = ( \alu_main|ShiftRight0~0_combout\ & ( \alu_main|ShiftRight0~2_combout\ & ( ((!sinstruction_IFID(9) & ((\alu_main|ShiftRight0~8_combout\))) # (sinstruction_IFID(9) & (\alu_main|ShiftRight0~1_combout\))) # 
-- (sinstruction_IFID(8)) ) ) ) # ( !\alu_main|ShiftRight0~0_combout\ & ( \alu_main|ShiftRight0~2_combout\ & ( (!sinstruction_IFID(9) & (!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~8_combout\)))) # (sinstruction_IFID(9) & 
-- (((\alu_main|ShiftRight0~1_combout\)) # (sinstruction_IFID(8)))) ) ) ) # ( \alu_main|ShiftRight0~0_combout\ & ( !\alu_main|ShiftRight0~2_combout\ & ( (!sinstruction_IFID(9) & (((\alu_main|ShiftRight0~8_combout\)) # (sinstruction_IFID(8)))) # 
-- (sinstruction_IFID(9) & (!sinstruction_IFID(8) & (\alu_main|ShiftRight0~1_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~0_combout\ & ( !\alu_main|ShiftRight0~2_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9) & 
-- ((\alu_main|ShiftRight0~8_combout\))) # (sinstruction_IFID(9) & (\alu_main|ShiftRight0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => ALT_INV_sinstruction_IFID(8),
	datac => \alu_main|ALT_INV_ShiftRight0~1_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~8_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~2_combout\,
	combout => \alu_main|Mux12~2_combout\);

-- Location: LABCELL_X63_Y13_N45
\alu_main|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~3_combout\ = ( \alu_main|Mux12~2_combout\ & ( (\alu_main|Mux4~2_combout\ & (((!\alu_main|Mux4~1_combout\) # (\forward|Mux19~0_combout\)) # (\forward|Mux51~0_combout\))) ) ) # ( !\alu_main|Mux12~2_combout\ & ( (\alu_main|Mux4~1_combout\ & 
-- (\alu_main|Mux4~2_combout\ & ((\forward|Mux19~0_combout\) # (\forward|Mux51~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100000000111101110000000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux51~0_combout\,
	datab => \forward|ALT_INV_Mux19~0_combout\,
	datac => \alu_main|ALT_INV_Mux4~1_combout\,
	datad => \alu_main|ALT_INV_Mux4~2_combout\,
	dataf => \alu_main|ALT_INV_Mux12~2_combout\,
	combout => \alu_main|Mux12~3_combout\);

-- Location: LABCELL_X64_Y14_N18
\alu_main|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~1_combout\ = ( \alu_main|ShiftRight0~3_combout\ & ( \alu_main|ShiftRight1~2_combout\ & ( (!\alu_main|ShiftLeft1~7_combout\ & ((!salucontrol_IDEX(1) & (\alu_main|ShiftLeft0~2_combout\)) # (salucontrol_IDEX(1) & 
-- ((\alu_main|ShiftLeft1~1_combout\))))) # (\alu_main|ShiftLeft1~7_combout\ & (((\alu_main|ShiftLeft0~2_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~3_combout\ & ( \alu_main|ShiftRight1~2_combout\ & ( (!\alu_main|ShiftLeft1~7_combout\ & 
-- (salucontrol_IDEX(1) & \alu_main|ShiftLeft1~1_combout\)) ) ) ) # ( \alu_main|ShiftRight0~3_combout\ & ( !\alu_main|ShiftRight1~2_combout\ & ( (\alu_main|ShiftLeft0~2_combout\ & ((!salucontrol_IDEX(1)) # (\alu_main|ShiftLeft1~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011010000110100000000001000100000110100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~3_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~2_combout\,
	combout => \alu_main|Mux12~1_combout\);

-- Location: LABCELL_X63_Y13_N9
\alu_main|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~4_combout\ = ( !\alu_main|Mux12~3_combout\ & ( \alu_main|Mux12~1_combout\ & ( (!\alu_main|Mux4~5_combout\ & ((!\alu_main|Mux12~0_combout\) # (!\alu_main|Mux4~3_combout\))) ) ) ) # ( !\alu_main|Mux12~3_combout\ & ( 
-- !\alu_main|Mux12~1_combout\ & ( (!\alu_main|Mux12~0_combout\) # (!\alu_main|Mux4~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000000000000000011111010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux12~0_combout\,
	datac => \alu_main|ALT_INV_Mux4~3_combout\,
	datad => \alu_main|ALT_INV_Mux4~5_combout\,
	datae => \alu_main|ALT_INV_Mux12~3_combout\,
	dataf => \alu_main|ALT_INV_Mux12~1_combout\,
	combout => \alu_main|Mux12~4_combout\);

-- Location: LABCELL_X63_Y13_N30
\alu_main|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux12~6_combout\ = ( \alu_main|Mux12~5_combout\ & ( \alu_main|Mux12~4_combout\ & ( (!\alu_main|Mux4~12_combout\ & (\alu_main|Result~8_combout\ & (\alu_main|Mux4~13_combout\))) # (\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\) # 
-- (\alu_main|Add0~49_sumout\)))) ) ) ) # ( !\alu_main|Mux12~5_combout\ & ( \alu_main|Mux12~4_combout\ & ( (\alu_main|Mux4~13_combout\ & ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~8_combout\)) # (\alu_main|Mux4~12_combout\ & 
-- ((\alu_main|Add0~49_sumout\))))) ) ) ) # ( \alu_main|Mux12~5_combout\ & ( !\alu_main|Mux12~4_combout\ & ( (!\alu_main|Mux4~13_combout\) # ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~8_combout\)) # (\alu_main|Mux4~12_combout\ & 
-- ((\alu_main|Add0~49_sumout\)))) ) ) ) # ( !\alu_main|Mux12~5_combout\ & ( !\alu_main|Mux12~4_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\)) # (\alu_main|Result~8_combout\))) # (\alu_main|Mux4~12_combout\ & 
-- (((\alu_main|Mux4~13_combout\ & \alu_main|Add0~49_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000111111101001111011100000100000001110011010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result~8_combout\,
	datab => \alu_main|ALT_INV_Mux4~12_combout\,
	datac => \alu_main|ALT_INV_Mux4~13_combout\,
	datad => \alu_main|ALT_INV_Add0~49_sumout\,
	datae => \alu_main|ALT_INV_Mux12~5_combout\,
	dataf => \alu_main|ALT_INV_Mux12~4_combout\,
	combout => \alu_main|Mux12~6_combout\);

-- Location: LABCELL_X60_Y15_N36
\alu_main|Result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(12) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(12) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux12~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux12~6_combout\,
	datad => \alu_main|ALT_INV_Result\(12),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(12));

-- Location: LABCELL_X46_Y14_N24
\reg_file|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux19~7_combout\ = ( \reg_file|registers[13][12]~q\ & ( \reg_file|registers[14][12]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21)) # (\reg_file|registers[12][12]~q\)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # 
-- (\reg_file|registers[15][12]~q\))) ) ) ) # ( !\reg_file|registers[13][12]~q\ & ( \reg_file|registers[14][12]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[12][12]~q\ & !sinstruction_IFID(21))))) # (sinstruction_IFID(22) & 
-- (((!sinstruction_IFID(21))) # (\reg_file|registers[15][12]~q\))) ) ) ) # ( \reg_file|registers[13][12]~q\ & ( !\reg_file|registers[14][12]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21)) # (\reg_file|registers[12][12]~q\)))) # 
-- (sinstruction_IFID(22) & (\reg_file|registers[15][12]~q\ & ((sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[13][12]~q\ & ( !\reg_file|registers[14][12]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[12][12]~q\ & 
-- !sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (\reg_file|registers[15][12]~q\ & ((sinstruction_IFID(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[15][12]~q\,
	datac => \reg_file|ALT_INV_registers[12][12]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[13][12]~q\,
	dataf => \reg_file|ALT_INV_registers[14][12]~q\,
	combout => \reg_file|Mux19~7_combout\);

-- Location: LABCELL_X51_Y15_N51
\reg_file|Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux19~8_combout\ = ( \reg_file|registers[5][12]~q\ & ( \reg_file|registers[6][12]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21)) # (\reg_file|registers[4][12]~q\)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # 
-- (\reg_file|registers[7][12]~q\))) ) ) ) # ( !\reg_file|registers[5][12]~q\ & ( \reg_file|registers[6][12]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[4][12]~q\ & !sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21))) 
-- # (\reg_file|registers[7][12]~q\))) ) ) ) # ( \reg_file|registers[5][12]~q\ & ( !\reg_file|registers[6][12]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21)) # (\reg_file|registers[4][12]~q\)))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[7][12]~q\ & ((sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[5][12]~q\ & ( !\reg_file|registers[6][12]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[4][12]~q\ & !sinstruction_IFID(21))))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[7][12]~q\ & ((sinstruction_IFID(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][12]~q\,
	datab => \reg_file|ALT_INV_registers[4][12]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[5][12]~q\,
	dataf => \reg_file|ALT_INV_registers[6][12]~q\,
	combout => \reg_file|Mux19~8_combout\);

-- Location: MLABCELL_X47_Y12_N51
\reg_file|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux19~6_combout\ = ( \reg_file|registers[3][12]~q\ & ( \reg_file|registers[0][12]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[1][12]~q\)))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))) # 
-- (\reg_file|registers[2][12]~q\))) ) ) ) # ( !\reg_file|registers[3][12]~q\ & ( \reg_file|registers[0][12]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[1][12]~q\)))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[2][12]~q\ & ((!sinstruction_IFID(21))))) ) ) ) # ( \reg_file|registers[3][12]~q\ & ( !\reg_file|registers[0][12]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[1][12]~q\ & sinstruction_IFID(21))))) # (sinstruction_IFID(22) & 
-- (((sinstruction_IFID(21))) # (\reg_file|registers[2][12]~q\))) ) ) ) # ( !\reg_file|registers[3][12]~q\ & ( !\reg_file|registers[0][12]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[1][12]~q\ & sinstruction_IFID(21))))) # (sinstruction_IFID(22) 
-- & (\reg_file|registers[2][12]~q\ & ((!sinstruction_IFID(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][12]~q\,
	datab => \reg_file|ALT_INV_registers[1][12]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[3][12]~q\,
	dataf => \reg_file|ALT_INV_registers[0][12]~q\,
	combout => \reg_file|Mux19~6_combout\);

-- Location: LABCELL_X45_Y14_N15
\reg_file|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux19~5_combout\ = ( \reg_file|registers[9][12]~q\ & ( \reg_file|registers[11][12]~q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[8][12]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][12]~q\))) # (sinstruction_IFID(21)) ) ) ) 
-- # ( !\reg_file|registers[9][12]~q\ & ( \reg_file|registers[11][12]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21) & \reg_file|registers[8][12]~q\)))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))) # (\reg_file|registers[10][12]~q\))) ) 
-- ) ) # ( \reg_file|registers[9][12]~q\ & ( !\reg_file|registers[11][12]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[8][12]~q\) # (sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (\reg_file|registers[10][12]~q\ & (!sinstruction_IFID(21)))) 
-- ) ) ) # ( !\reg_file|registers[9][12]~q\ & ( !\reg_file|registers[11][12]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[8][12]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[10][12]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[8][12]~q\,
	datae => \reg_file|ALT_INV_registers[9][12]~q\,
	dataf => \reg_file|ALT_INV_registers[11][12]~q\,
	combout => \reg_file|Mux19~5_combout\);

-- Location: MLABCELL_X52_Y14_N6
\reg_file|Mux19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux19~9_combout\ = ( \reg_file|Mux19~6_combout\ & ( \reg_file|Mux19~5_combout\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|Mux19~8_combout\))) # (sinstruction_IFID(24) & (\reg_file|Mux19~7_combout\))) ) ) ) # ( 
-- !\reg_file|Mux19~6_combout\ & ( \reg_file|Mux19~5_combout\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux19~8_combout\))) # (sinstruction_IFID(24) & 
-- (\reg_file|Mux19~7_combout\)))) ) ) ) # ( \reg_file|Mux19~6_combout\ & ( !\reg_file|Mux19~5_combout\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux19~8_combout\))) # 
-- (sinstruction_IFID(24) & (\reg_file|Mux19~7_combout\)))) ) ) ) # ( !\reg_file|Mux19~6_combout\ & ( !\reg_file|Mux19~5_combout\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux19~8_combout\))) # (sinstruction_IFID(24) & 
-- (\reg_file|Mux19~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_Mux19~7_combout\,
	datad => \reg_file|ALT_INV_Mux19~8_combout\,
	datae => \reg_file|ALT_INV_Mux19~6_combout\,
	dataf => \reg_file|ALT_INV_Mux19~5_combout\,
	combout => \reg_file|Mux19~9_combout\);

-- Location: LABCELL_X51_Y13_N36
\reg_file|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux19~1_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[29][12]~q\ & ( (sinstruction_IFID(23)) # (\reg_file|registers[25][12]~q\) ) ) ) # ( !sinstruction_IFID(24) & ( \reg_file|registers[29][12]~q\ & ( (!sinstruction_IFID(23) & 
-- (\reg_file|registers[17][12]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][12]~q\))) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[29][12]~q\ & ( (\reg_file|registers[25][12]~q\ & !sinstruction_IFID(23)) ) ) ) # ( 
-- !sinstruction_IFID(24) & ( !\reg_file|registers[29][12]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[17][12]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][12]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[17][12]~q\,
	datad => \reg_file|ALT_INV_registers[21][12]~q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[29][12]~q\,
	combout => \reg_file|Mux19~1_combout\);

-- Location: MLABCELL_X52_Y15_N45
\reg_file|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux19~3_combout\ = ( \reg_file|registers[19][12]~q\ & ( \reg_file|registers[31][12]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[23][12]~q\))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23)) # 
-- (\reg_file|registers[27][12]~q\)))) ) ) ) # ( !\reg_file|registers[19][12]~q\ & ( \reg_file|registers[31][12]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[23][12]~q\ & ((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & 
-- (((sinstruction_IFID(23)) # (\reg_file|registers[27][12]~q\)))) ) ) ) # ( \reg_file|registers[19][12]~q\ & ( !\reg_file|registers[31][12]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[23][12]~q\))) # 
-- (sinstruction_IFID(24) & (((\reg_file|registers[27][12]~q\ & !sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[19][12]~q\ & ( !\reg_file|registers[31][12]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[23][12]~q\ & 
-- ((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((\reg_file|registers[27][12]~q\ & !sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[23][12]~q\,
	datac => \reg_file|ALT_INV_registers[27][12]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[19][12]~q\,
	dataf => \reg_file|ALT_INV_registers[31][12]~q\,
	combout => \reg_file|Mux19~3_combout\);

-- Location: LABCELL_X51_Y14_N45
\reg_file|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux19~0_combout\ = ( \reg_file|registers[20][12]~q\ & ( \reg_file|registers[24][12]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[16][12]~q\))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # 
-- (\reg_file|registers[28][12]~q\)))) ) ) ) # ( !\reg_file|registers[20][12]~q\ & ( \reg_file|registers[24][12]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[16][12]~q\ & (!sinstruction_IFID(23)))) # (sinstruction_IFID(24) & 
-- (((!sinstruction_IFID(23)) # (\reg_file|registers[28][12]~q\)))) ) ) ) # ( \reg_file|registers[20][12]~q\ & ( !\reg_file|registers[24][12]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[16][12]~q\))) # 
-- (sinstruction_IFID(24) & (((sinstruction_IFID(23) & \reg_file|registers[28][12]~q\)))) ) ) ) # ( !\reg_file|registers[20][12]~q\ & ( !\reg_file|registers[24][12]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[16][12]~q\ & (!sinstruction_IFID(23)))) 
-- # (sinstruction_IFID(24) & (((sinstruction_IFID(23) & \reg_file|registers[28][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[16][12]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[28][12]~q\,
	datae => \reg_file|ALT_INV_registers[20][12]~q\,
	dataf => \reg_file|ALT_INV_registers[24][12]~q\,
	combout => \reg_file|Mux19~0_combout\);

-- Location: LABCELL_X57_Y11_N18
\reg_file|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux19~2_combout\ = ( \reg_file|registers[26][12]~q\ & ( \reg_file|registers[22][12]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[18][12]~q\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # 
-- ((\reg_file|registers[30][12]~q\)))) ) ) ) # ( !\reg_file|registers[26][12]~q\ & ( \reg_file|registers[22][12]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[18][12]~q\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & 
-- (sinstruction_IFID(23) & (\reg_file|registers[30][12]~q\))) ) ) ) # ( \reg_file|registers[26][12]~q\ & ( !\reg_file|registers[22][12]~q\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & ((\reg_file|registers[18][12]~q\)))) # (sinstruction_IFID(24) 
-- & ((!sinstruction_IFID(23)) # ((\reg_file|registers[30][12]~q\)))) ) ) ) # ( !\reg_file|registers[26][12]~q\ & ( !\reg_file|registers[22][12]~q\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & ((\reg_file|registers[18][12]~q\)))) # 
-- (sinstruction_IFID(24) & (sinstruction_IFID(23) & (\reg_file|registers[30][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[30][12]~q\,
	datad => \reg_file|ALT_INV_registers[18][12]~q\,
	datae => \reg_file|ALT_INV_registers[26][12]~q\,
	dataf => \reg_file|ALT_INV_registers[22][12]~q\,
	combout => \reg_file|Mux19~2_combout\);

-- Location: LABCELL_X57_Y13_N51
\reg_file|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux19~4_combout\ = ( \reg_file|Mux19~0_combout\ & ( \reg_file|Mux19~2_combout\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & (\reg_file|Mux19~1_combout\)) # (sinstruction_IFID(22) & ((\reg_file|Mux19~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux19~0_combout\ & ( \reg_file|Mux19~2_combout\ & ( (!sinstruction_IFID(22) & (\reg_file|Mux19~1_combout\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|Mux19~3_combout\)))) ) ) ) # ( 
-- \reg_file|Mux19~0_combout\ & ( !\reg_file|Mux19~2_combout\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|Mux19~1_combout\))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21) & \reg_file|Mux19~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux19~0_combout\ & ( !\reg_file|Mux19~2_combout\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|Mux19~1_combout\)) # (sinstruction_IFID(22) & ((\reg_file|Mux19~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_Mux19~1_combout\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_Mux19~3_combout\,
	datae => \reg_file|ALT_INV_Mux19~0_combout\,
	dataf => \reg_file|ALT_INV_Mux19~2_combout\,
	combout => \reg_file|Mux19~4_combout\);

-- Location: LABCELL_X57_Y14_N33
\reg_file|Mux19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux19~10_combout\ = ( \reg_file|Mux19~9_combout\ & ( \reg_file|Mux19~4_combout\ ) ) # ( !\reg_file|Mux19~9_combout\ & ( \reg_file|Mux19~4_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux19~9_combout\ & ( !\reg_file|Mux19~4_combout\ & ( 
-- !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux19~9_combout\,
	dataf => \reg_file|ALT_INV_Mux19~4_combout\,
	combout => \reg_file|Mux19~10_combout\);

-- Location: LABCELL_X57_Y14_N0
\sreaddata1_IDEX[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX[12]~feeder_combout\ = ( \reg_file|Mux19~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux19~10_combout\,
	combout => \sreaddata1_IDEX[12]~feeder_combout\);

-- Location: FF_X57_Y14_N2
\sreaddata1_IDEX[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX[12]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(12));

-- Location: LABCELL_X60_Y15_N21
\forward|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux19~0_combout\ = ( \forward|Mux31~4_combout\ & ( sreaddata1_IDEX(12) ) ) # ( !\forward|Mux31~4_combout\ & ( (!\forward|Mux31~5_combout\ & ((salumainresult_EXMEM(12)))) # (\forward|Mux31~5_combout\ & (\alu_main|Result\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(12),
	datab => ALT_INV_sreaddata1_IDEX(12),
	datac => ALT_INV_salumainresult_EXMEM(12),
	datad => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \forward|ALT_INV_Mux31~4_combout\,
	combout => \forward|Mux19~0_combout\);

-- Location: MLABCELL_X59_Y15_N54
\alu_main|ShiftLeft1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~4_combout\ = ( !\forward|Mux15~0_combout\ & ( !\forward|Mux16~0_combout\ & ( (!\forward|Mux19~0_combout\ & (!\forward|Mux20~0_combout\ & (!\forward|Mux17~0_combout\ & !\forward|Mux18~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux19~0_combout\,
	datab => \forward|ALT_INV_Mux20~0_combout\,
	datac => \forward|ALT_INV_Mux17~0_combout\,
	datad => \forward|ALT_INV_Mux18~0_combout\,
	datae => \forward|ALT_INV_Mux15~0_combout\,
	dataf => \forward|ALT_INV_Mux16~0_combout\,
	combout => \alu_main|ShiftLeft1~4_combout\);

-- Location: LABCELL_X63_Y12_N0
\alu_main|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~9_combout\ = ( \alu_main|ShiftLeft1~5_combout\ & ( salucontrol_IDEX(0) & ( (!\alu_main|Mux19~12_combout\ & !salucontrol_IDEX(1)) ) ) ) # ( !\alu_main|ShiftLeft1~5_combout\ & ( salucontrol_IDEX(0) & ( (!\alu_main|Mux19~12_combout\ & 
-- !salucontrol_IDEX(1)) ) ) ) # ( \alu_main|ShiftLeft1~5_combout\ & ( !salucontrol_IDEX(0) & ( (!salucontrol_IDEX(1)) # ((\alu_main|ShiftLeft1~4_combout\ & \alu_main|ShiftLeft1~6_combout\)) ) ) ) # ( !\alu_main|ShiftLeft1~5_combout\ & ( !salucontrol_IDEX(0) 
-- & ( !salucontrol_IDEX(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100111110001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~12_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~5_combout\,
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux28~9_combout\);

-- Location: LABCELL_X63_Y12_N6
\alu_main|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~2_combout\ = ( \alu_main|ShiftRight0~3_combout\ & ( \alu_main|Mux28~9_combout\ & ( (\alu_main|ShiftLeft0~2_combout\ & ((!salucontrol_IDEX(1)) # ((\alu_main|ShiftLeft1~3_combout\ & !\alu_main|ShiftLeft1~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~3_combout\,
	dataf => \alu_main|ALT_INV_Mux28~9_combout\,
	combout => \alu_main|Mux28~2_combout\);

-- Location: LABCELL_X63_Y15_N3
\alu_main|Mux30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~13_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( (\alu_main|ShiftLeft1~3_combout\ & \alu_main|ShiftLeft1~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~5_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux30~13_combout\);

-- Location: LABCELL_X64_Y16_N12
\alu_main|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~2_combout\ = ( \alu_main|Mux19~12_combout\ & ( \alu_main|Mux30~13_combout\ & ( (!salucontrol_IDEX(0) & ((!salucontrol_IDEX(1)) # ((\alu_main|ShiftLeft1~4_combout\ & !\alu_main|ShiftLeft1~2_combout\)))) ) ) ) # ( 
-- !\alu_main|Mux19~12_combout\ & ( \alu_main|Mux30~13_combout\ & ( (!salucontrol_IDEX(1)) # ((!salucontrol_IDEX(0) & (\alu_main|ShiftLeft1~4_combout\ & !\alu_main|ShiftLeft1~2_combout\))) ) ) ) # ( \alu_main|Mux19~12_combout\ & ( 
-- !\alu_main|Mux30~13_combout\ & ( (!salucontrol_IDEX(1) & !salucontrol_IDEX(0)) ) ) ) # ( !\alu_main|Mux19~12_combout\ & ( !\alu_main|Mux30~13_combout\ & ( !salucontrol_IDEX(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010100010001000100010101110101010101000110010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datae => \alu_main|ALT_INV_Mux19~12_combout\,
	dataf => \alu_main|ALT_INV_Mux30~13_combout\,
	combout => \alu_main|Mux30~2_combout\);

-- Location: LABCELL_X64_Y16_N0
\alu_main|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~1_combout\ = ( \alu_main|Mux19~12_combout\ & ( \alu_main|Mux30~13_combout\ & ( (!salucontrol_IDEX(1) & !salucontrol_IDEX(0)) ) ) ) # ( !\alu_main|Mux19~12_combout\ & ( \alu_main|Mux30~13_combout\ & ( (!salucontrol_IDEX(1)) # 
-- ((salucontrol_IDEX(0) & (\alu_main|ShiftLeft1~4_combout\ & !\alu_main|ShiftLeft1~2_combout\))) ) ) ) # ( \alu_main|Mux19~12_combout\ & ( !\alu_main|Mux30~13_combout\ & ( (!salucontrol_IDEX(1) & !salucontrol_IDEX(0)) ) ) ) # ( !\alu_main|Mux19~12_combout\ 
-- & ( !\alu_main|Mux30~13_combout\ & ( !salucontrol_IDEX(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010100010001000100010101011101010101000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datae => \alu_main|ALT_INV_Mux19~12_combout\,
	dataf => \alu_main|ALT_INV_Mux30~13_combout\,
	combout => \alu_main|Mux30~1_combout\);

-- Location: LABCELL_X62_Y18_N24
\alu_main|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~1_combout\ = ( \alu_main|Mux1~18_combout\ & ( \alu_main|ShiftLeft1~21_combout\ & ( (!\alu_main|Mux1~19_combout\ & (\alu_main|ShiftLeft1~33_combout\)) # (\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftLeft1~28_combout\))) ) ) ) # ( 
-- !\alu_main|Mux1~18_combout\ & ( \alu_main|ShiftLeft1~21_combout\ & ( (!\alu_main|Mux1~19_combout\) # (\alu_main|ShiftLeft1~40_combout\) ) ) ) # ( \alu_main|Mux1~18_combout\ & ( !\alu_main|ShiftLeft1~21_combout\ & ( (!\alu_main|Mux1~19_combout\ & 
-- (\alu_main|ShiftLeft1~33_combout\)) # (\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftLeft1~28_combout\))) ) ) ) # ( !\alu_main|Mux1~18_combout\ & ( !\alu_main|ShiftLeft1~21_combout\ & ( (\alu_main|Mux1~19_combout\ & \alu_main|ShiftLeft1~40_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~19_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~33_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~40_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~28_combout\,
	datae => \alu_main|ALT_INV_Mux1~18_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~21_combout\,
	combout => \alu_main|Mux28~1_combout\);

-- Location: LABCELL_X63_Y14_N48
\alu_main|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~3_combout\ = ( \alu_main|Mux30~1_combout\ & ( \alu_main|Mux28~1_combout\ & ( ((\alu_main|ShiftLeft1~1_combout\ & (\alu_main|ShiftRight1~2_combout\ & !\alu_main|Mux30~2_combout\))) # (\alu_main|Mux28~2_combout\) ) ) ) # ( 
-- !\alu_main|Mux30~1_combout\ & ( \alu_main|Mux28~1_combout\ & ( \alu_main|Mux30~2_combout\ ) ) ) # ( \alu_main|Mux30~1_combout\ & ( !\alu_main|Mux28~1_combout\ & ( ((\alu_main|ShiftLeft1~1_combout\ & (\alu_main|ShiftRight1~2_combout\ & 
-- !\alu_main|Mux30~2_combout\))) # (\alu_main|Mux28~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101110101010100000000111111110101011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux28~2_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~2_combout\,
	datad => \alu_main|ALT_INV_Mux30~2_combout\,
	datae => \alu_main|ALT_INV_Mux30~1_combout\,
	dataf => \alu_main|ALT_INV_Mux28~1_combout\,
	combout => \alu_main|Mux28~3_combout\);

-- Location: LABCELL_X63_Y18_N54
\alu_main|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~0_combout\ = ( \forward|Mux36~0_combout\ & ( (!\alu_main|Mux1~16_combout\ & ((!\alu_main|Mux1~26_combout\) # ((\forward|Mux38~0_combout\)))) # (\alu_main|Mux1~16_combout\ & (((\forward|Mux37~0_combout\)))) ) ) # ( 
-- !\forward|Mux36~0_combout\ & ( (!\alu_main|Mux1~16_combout\ & (\alu_main|Mux1~26_combout\ & (\forward|Mux38~0_combout\))) # (\alu_main|Mux1~16_combout\ & (((\forward|Mux37~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~26_combout\,
	datab => \alu_main|ALT_INV_Mux1~16_combout\,
	datac => \forward|ALT_INV_Mux38~0_combout\,
	datad => \forward|ALT_INV_Mux37~0_combout\,
	dataf => \forward|ALT_INV_Mux36~0_combout\,
	combout => \alu_main|Mux28~0_combout\);

-- Location: LABCELL_X63_Y12_N54
\alu_main|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~3_combout\ = ( !salucontrol_IDEX(0) & ( ((\alu_main|ShiftLeft0~2_combout\ & !sinstruction_IFID(10))) # (salucontrol_IDEX(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datad => ALT_INV_sinstruction_IFID(10),
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux30~3_combout\);

-- Location: LABCELL_X57_Y17_N12
\alu_main|Mux30~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~15_combout\ = ( salumainresult_EXMEM(4) & ( \alu_main|ShiftLeft1~6_combout\ & ( (!\forward|Mux31~4_combout\ & (\forward|Mux31~5_combout\ & (!\alu_main|Result\(4)))) # (\forward|Mux31~4_combout\ & (((!sreaddata1_IDEX(4))))) ) ) ) # ( 
-- !salumainresult_EXMEM(4) & ( \alu_main|ShiftLeft1~6_combout\ & ( (!\forward|Mux31~4_combout\ & ((!\forward|Mux31~5_combout\) # ((!\alu_main|Result\(4))))) # (\forward|Mux31~4_combout\ & (((!sreaddata1_IDEX(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111011110010000111001101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~5_combout\,
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => \alu_main|ALT_INV_Result\(4),
	datad => ALT_INV_sreaddata1_IDEX(4),
	datae => ALT_INV_salumainresult_EXMEM(4),
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux30~15_combout\);

-- Location: LABCELL_X62_Y15_N54
\alu_main|Mux30~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~16_combout\ = ( \alu_main|ShiftLeft1~5_combout\ & ( (\alu_main|ShiftLeft1~3_combout\ & (\alu_main|ShiftLeft1~1_combout\ & \alu_main|ShiftLeft1~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~5_combout\,
	combout => \alu_main|Mux30~16_combout\);

-- Location: LABCELL_X64_Y14_N6
\alu_main|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~5_combout\ = ( \alu_main|Mux30~15_combout\ & ( \alu_main|Mux30~16_combout\ & ( (!salucontrol_IDEX(2) & ((!\alu_main|Mux30~3_combout\) # ((\alu_main|ShiftLeft1~2_combout\ & salucontrol_IDEX(1))))) ) ) ) # ( !\alu_main|Mux30~15_combout\ & ( 
-- \alu_main|Mux30~16_combout\ & ( (!salucontrol_IDEX(2) & ((!\alu_main|Mux30~3_combout\) # (salucontrol_IDEX(1)))) ) ) ) # ( \alu_main|Mux30~15_combout\ & ( !\alu_main|Mux30~16_combout\ & ( (!salucontrol_IDEX(2) & ((!\alu_main|Mux30~3_combout\) # 
-- (salucontrol_IDEX(1)))) ) ) ) # ( !\alu_main|Mux30~15_combout\ & ( !\alu_main|Mux30~16_combout\ & ( (!salucontrol_IDEX(2) & ((!\alu_main|Mux30~3_combout\) # (salucontrol_IDEX(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101010100010001010101010001000101010101000100010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \alu_main|ALT_INV_Mux30~3_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \alu_main|ALT_INV_Mux30~15_combout\,
	dataf => \alu_main|ALT_INV_Mux30~16_combout\,
	combout => \alu_main|Mux30~5_combout\);

-- Location: MLABCELL_X65_Y14_N54
\alu_main|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~4_combout\ = ( \alu_main|ShiftLeft0~31_combout\ & ( \alu_main|ShiftLeft0~39_combout\ & ( ((!\alu_main|Mux1~8_combout\ & ((\alu_main|ShiftLeft0~24_combout\))) # (\alu_main|Mux1~8_combout\ & (\alu_main|ShiftLeft0~35_combout\))) # 
-- (\alu_main|Mux1~9_combout\) ) ) ) # ( !\alu_main|ShiftLeft0~31_combout\ & ( \alu_main|ShiftLeft0~39_combout\ & ( (!\alu_main|Mux1~9_combout\ & ((!\alu_main|Mux1~8_combout\ & ((\alu_main|ShiftLeft0~24_combout\))) # (\alu_main|Mux1~8_combout\ & 
-- (\alu_main|ShiftLeft0~35_combout\)))) # (\alu_main|Mux1~9_combout\ & (((!\alu_main|Mux1~8_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~31_combout\ & ( !\alu_main|ShiftLeft0~39_combout\ & ( (!\alu_main|Mux1~9_combout\ & ((!\alu_main|Mux1~8_combout\ & 
-- ((\alu_main|ShiftLeft0~24_combout\))) # (\alu_main|Mux1~8_combout\ & (\alu_main|ShiftLeft0~35_combout\)))) # (\alu_main|Mux1~9_combout\ & (((\alu_main|Mux1~8_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~31_combout\ & ( !\alu_main|ShiftLeft0~39_combout\ & 
-- ( (!\alu_main|Mux1~9_combout\ & ((!\alu_main|Mux1~8_combout\ & ((\alu_main|ShiftLeft0~24_combout\))) # (\alu_main|Mux1~8_combout\ & (\alu_main|ShiftLeft0~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~9_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~35_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~24_combout\,
	datad => \alu_main|ALT_INV_Mux1~8_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~31_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~39_combout\,
	combout => \alu_main|Mux28~4_combout\);

-- Location: LABCELL_X63_Y14_N24
\alu_main|Mux28~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~14_combout\ = ( !\alu_main|Mux30~5_combout\ & ( (!\alu_main|Mux30~4_combout\ & (!\forward|Mux35~0_combout\ & (!\forward|Mux3~0_combout\))) # (\alu_main|Mux30~4_combout\ & ((((\alu_main|Mux28~0_combout\))))) ) ) # ( 
-- \alu_main|Mux30~5_combout\ & ( (!\alu_main|Mux30~4_combout\ & (((\alu_main|Mux28~3_combout\)))) # (\alu_main|Mux30~4_combout\ & ((((\alu_main|Mux28~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000000011010101000010100000101010000000110101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux30~4_combout\,
	datab => \forward|ALT_INV_Mux35~0_combout\,
	datac => \alu_main|ALT_INV_Mux28~3_combout\,
	datad => \alu_main|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_Mux30~5_combout\,
	dataf => \alu_main|ALT_INV_Mux28~4_combout\,
	datag => \forward|ALT_INV_Mux3~0_combout\,
	combout => \alu_main|Mux28~14_combout\);

-- Location: MLABCELL_X59_Y18_N0
\forward|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux35~1_combout\ = ( salumainresult_EXMEM(28) & ( (!\forward|Mux49~6_combout\) # (\alu_main|Result\(28)) ) ) # ( !salumainresult_EXMEM(28) & ( (\alu_main|Result\(28) & \forward|Mux49~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(28),
	datac => \forward|ALT_INV_Mux49~6_combout\,
	dataf => ALT_INV_salumainresult_EXMEM(28),
	combout => \forward|Mux35~1_combout\);

-- Location: MLABCELL_X59_Y14_N27
\alu_main|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~113_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux35~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(28))))) ) + ( \forward|Mux3~0_combout\ ) + ( \alu_main|Add0~110\ ))
-- \alu_main|Add0~114\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux35~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(28))))) ) + ( \forward|Mux3~0_combout\ ) + ( \alu_main|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(28),
	datad => \forward|ALT_INV_Mux35~1_combout\,
	dataf => \forward|ALT_INV_Mux3~0_combout\,
	cin => \alu_main|Add0~110\,
	sumout => \alu_main|Add0~113_sumout\,
	cout => \alu_main|Add0~114\);

-- Location: LABCELL_X63_Y14_N30
\alu_main|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~7_combout\ = ( salucontrol_IDEX(3) & ( \alu_main|Mux30~6_combout\ ) ) # ( salucontrol_IDEX(3) & ( !\alu_main|Mux30~6_combout\ & ( (salucontrol_IDEX(0) & salucontrol_IDEX(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datac => ALT_INV_salucontrol_IDEX(2),
	datae => ALT_INV_salucontrol_IDEX(3),
	dataf => \alu_main|ALT_INV_Mux30~6_combout\,
	combout => \alu_main|Mux28~7_combout\);

-- Location: LABCELL_X57_Y14_N54
\alu_main|Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~10_combout\ = ( !salucontrol_IDEX(1) & ( (!\forward|Mux35~0_combout\ & (salucontrol_IDEX(0) & (!salucontrol_IDEX(3) & (\forward|Mux3~0_combout\)))) # (\forward|Mux35~0_combout\ & (((!salucontrol_IDEX(3) & ((\forward|Mux3~0_combout\) # 
-- (salucontrol_IDEX(0))))) # (\alu_main|Mux28~7_combout\))) ) ) # ( salucontrol_IDEX(1) & ( (!\forward|Mux35~0_combout\ & (!salucontrol_IDEX(0) & (!salucontrol_IDEX(3) & (\alu_main|Add0~113_sumout\)))) # (\forward|Mux35~0_combout\ & (((!salucontrol_IDEX(0) 
-- & (!salucontrol_IDEX(3) & \alu_main|Add0~113_sumout\))) # (\alu_main|Mux28~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010001001100000010000000100000000100111111110000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => ALT_INV_salucontrol_IDEX(3),
	datac => \alu_main|ALT_INV_Add0~113_sumout\,
	datad => \forward|ALT_INV_Mux35~0_combout\,
	datae => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Mux28~7_combout\,
	datag => \forward|ALT_INV_Mux3~0_combout\,
	combout => \alu_main|Mux28~10_combout\);

-- Location: LABCELL_X62_Y14_N51
\alu_main|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~8_combout\ = ( \alu_main|Mux28~10_combout\ ) # ( !\alu_main|Mux28~10_combout\ & ( (\alu_main|Mux28~5_combout\ & \alu_main|Mux28~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux28~5_combout\,
	datad => \alu_main|ALT_INV_Mux28~14_combout\,
	dataf => \alu_main|ALT_INV_Mux28~10_combout\,
	combout => \alu_main|Mux28~8_combout\);

-- Location: LABCELL_X61_Y16_N36
\alu_main|Result[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(28) = ( \alu_main|Mux28~8_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(28)) ) ) # ( !\alu_main|Mux28~8_combout\ & ( (\alu_main|Result\(28) & \alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(28),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Mux28~8_combout\,
	combout => \alu_main|Result\(28));

-- Location: LABCELL_X51_Y16_N39
\mux_jal|output[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[28]~28_combout\ = ( \alu_main|Result\(28) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(28)) ) ) # ( !\alu_main|Result\(28) & ( (spc_MEMWB(28) & \sjal_MEMWB~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_MEMWB(28),
	datab => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(28),
	combout => \mux_jal|output[28]~28_combout\);

-- Location: FF_X50_Y19_N38
\reg_file|registers[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[28]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][28]~q\);

-- Location: LABCELL_X50_Y19_N3
\reg_file|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux3~5_combout\ = ( \reg_file|registers[9][28]~q\ & ( sinstruction_IFID(21) & ( (!sinstruction_IFID(22)) # (\reg_file|registers[11][28]~q\) ) ) ) # ( !\reg_file|registers[9][28]~q\ & ( sinstruction_IFID(21) & ( (\reg_file|registers[11][28]~q\ & 
-- sinstruction_IFID(22)) ) ) ) # ( \reg_file|registers[9][28]~q\ & ( !sinstruction_IFID(21) & ( (!sinstruction_IFID(22) & ((\reg_file|registers[8][28]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][28]~q\)) ) ) ) # ( 
-- !\reg_file|registers[9][28]~q\ & ( !sinstruction_IFID(21) & ( (!sinstruction_IFID(22) & ((\reg_file|registers[8][28]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[10][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][28]~q\,
	datab => \reg_file|ALT_INV_registers[8][28]~q\,
	datac => \reg_file|ALT_INV_registers[11][28]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[9][28]~q\,
	dataf => ALT_INV_sinstruction_IFID(21),
	combout => \reg_file|Mux3~5_combout\);

-- Location: LABCELL_X48_Y19_N9
\reg_file|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux3~8_combout\ = ( \reg_file|registers[7][28]~q\ & ( \reg_file|registers[4][28]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[5][28]~q\)))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))) # 
-- (\reg_file|registers[6][28]~q\))) ) ) ) # ( !\reg_file|registers[7][28]~q\ & ( \reg_file|registers[4][28]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[5][28]~q\)))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[6][28]~q\ & (!sinstruction_IFID(21)))) ) ) ) # ( \reg_file|registers[7][28]~q\ & ( !\reg_file|registers[4][28]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21) & \reg_file|registers[5][28]~q\)))) # (sinstruction_IFID(22) & 
-- (((sinstruction_IFID(21))) # (\reg_file|registers[6][28]~q\))) ) ) ) # ( !\reg_file|registers[7][28]~q\ & ( !\reg_file|registers[4][28]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21) & \reg_file|registers[5][28]~q\)))) # (sinstruction_IFID(22) 
-- & (\reg_file|registers[6][28]~q\ & (!sinstruction_IFID(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[6][28]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[5][28]~q\,
	datae => \reg_file|ALT_INV_registers[7][28]~q\,
	dataf => \reg_file|ALT_INV_registers[4][28]~q\,
	combout => \reg_file|Mux3~8_combout\);

-- Location: LABCELL_X50_Y15_N45
\reg_file|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux3~6_combout\ = ( \reg_file|registers[0][28]~q\ & ( \reg_file|registers[1][28]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & (\reg_file|registers[2][28]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[3][28]~q\)))) ) ) ) # 
-- ( !\reg_file|registers[0][28]~q\ & ( \reg_file|registers[1][28]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[2][28]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[3][28]~q\))))) ) ) ) # ( \reg_file|registers[0][28]~q\ & ( !\reg_file|registers[1][28]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- (\reg_file|registers[2][28]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[3][28]~q\))))) ) ) ) # ( !\reg_file|registers[0][28]~q\ & ( !\reg_file|registers[1][28]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- (\reg_file|registers[2][28]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[3][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[2][28]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[3][28]~q\,
	datae => \reg_file|ALT_INV_registers[0][28]~q\,
	dataf => \reg_file|ALT_INV_registers[1][28]~q\,
	combout => \reg_file|Mux3~6_combout\);

-- Location: LABCELL_X46_Y16_N21
\reg_file|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux3~7_combout\ = ( \reg_file|registers[15][28]~q\ & ( \reg_file|registers[13][28]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[12][28]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][28]~q\)))) # (sinstruction_IFID(21)) ) ) 
-- ) # ( !\reg_file|registers[15][28]~q\ & ( \reg_file|registers[13][28]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][28]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][28]~q\))))) # (sinstruction_IFID(21) & 
-- (!sinstruction_IFID(22))) ) ) ) # ( \reg_file|registers[15][28]~q\ & ( !\reg_file|registers[13][28]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][28]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[14][28]~q\))))) # (sinstruction_IFID(21) & (sinstruction_IFID(22))) ) ) ) # ( !\reg_file|registers[15][28]~q\ & ( !\reg_file|registers[13][28]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[12][28]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[12][28]~q\,
	datad => \reg_file|ALT_INV_registers[14][28]~q\,
	datae => \reg_file|ALT_INV_registers[15][28]~q\,
	dataf => \reg_file|ALT_INV_registers[13][28]~q\,
	combout => \reg_file|Mux3~7_combout\);

-- Location: LABCELL_X57_Y19_N42
\reg_file|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux3~9_combout\ = ( \reg_file|Mux3~6_combout\ & ( \reg_file|Mux3~7_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|Mux3~8_combout\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\reg_file|Mux3~5_combout\))) ) ) ) # ( !\reg_file|Mux3~6_combout\ & ( \reg_file|Mux3~7_combout\ & ( (!sinstruction_IFID(24) & (((\reg_file|Mux3~8_combout\ & sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # 
-- (\reg_file|Mux3~5_combout\))) ) ) ) # ( \reg_file|Mux3~6_combout\ & ( !\reg_file|Mux3~7_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23)) # (\reg_file|Mux3~8_combout\)))) # (sinstruction_IFID(24) & (\reg_file|Mux3~5_combout\ & 
-- ((!sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|Mux3~6_combout\ & ( !\reg_file|Mux3~7_combout\ & ( (!sinstruction_IFID(24) & (((\reg_file|Mux3~8_combout\ & sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (\reg_file|Mux3~5_combout\ & 
-- ((!sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux3~5_combout\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_Mux3~8_combout\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_Mux3~6_combout\,
	dataf => \reg_file|ALT_INV_Mux3~7_combout\,
	combout => \reg_file|Mux3~9_combout\);

-- Location: LABCELL_X51_Y12_N3
\reg_file|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux3~2_combout\ = ( \reg_file|registers[30][28]~q\ & ( \reg_file|registers[26][28]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[18][28]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[22][28]~q\))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[30][28]~q\ & ( \reg_file|registers[26][28]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[18][28]~q\) # (sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (\reg_file|registers[22][28]~q\ & (!sinstruction_IFID(24)))) 
-- ) ) ) # ( \reg_file|registers[30][28]~q\ & ( !\reg_file|registers[26][28]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24) & \reg_file|registers[18][28]~q\)))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))) # 
-- (\reg_file|registers[22][28]~q\))) ) ) ) # ( !\reg_file|registers[30][28]~q\ & ( !\reg_file|registers[26][28]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[18][28]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[22][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[22][28]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[18][28]~q\,
	datae => \reg_file|ALT_INV_registers[30][28]~q\,
	dataf => \reg_file|ALT_INV_registers[26][28]~q\,
	combout => \reg_file|Mux3~2_combout\);

-- Location: LABCELL_X48_Y13_N51
\reg_file|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux3~1_combout\ = ( \reg_file|registers[21][28]~q\ & ( \reg_file|registers[25][28]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[17][28]~q\))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # 
-- (\reg_file|registers[29][28]~q\)))) ) ) ) # ( !\reg_file|registers[21][28]~q\ & ( \reg_file|registers[25][28]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[17][28]~q\))) # (sinstruction_IFID(23) & 
-- (((sinstruction_IFID(24) & \reg_file|registers[29][28]~q\)))) ) ) ) # ( \reg_file|registers[21][28]~q\ & ( !\reg_file|registers[25][28]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[17][28]~q\ & (!sinstruction_IFID(24)))) # (sinstruction_IFID(23) 
-- & (((!sinstruction_IFID(24)) # (\reg_file|registers[29][28]~q\)))) ) ) ) # ( !\reg_file|registers[21][28]~q\ & ( !\reg_file|registers[25][28]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[17][28]~q\ & (!sinstruction_IFID(24)))) # 
-- (sinstruction_IFID(23) & (((sinstruction_IFID(24) & \reg_file|registers[29][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][28]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[29][28]~q\,
	datae => \reg_file|ALT_INV_registers[21][28]~q\,
	dataf => \reg_file|ALT_INV_registers[25][28]~q\,
	combout => \reg_file|Mux3~1_combout\);

-- Location: LABCELL_X42_Y16_N18
\reg_file|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux3~0_combout\ = ( \reg_file|registers[24][28]~q\ & ( \reg_file|registers[28][28]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][28]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][28]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[24][28]~q\ & ( \reg_file|registers[28][28]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[16][28]~q\))) # (sinstruction_IFID(23) & (((\reg_file|registers[20][28]~q\)) # (sinstruction_IFID(24)))) 
-- ) ) ) # ( \reg_file|registers[24][28]~q\ & ( !\reg_file|registers[28][28]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][28]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][28]~q\)))) ) ) ) # ( !\reg_file|registers[24][28]~q\ & ( !\reg_file|registers[28][28]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][28]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[20][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[16][28]~q\,
	datad => \reg_file|ALT_INV_registers[20][28]~q\,
	datae => \reg_file|ALT_INV_registers[24][28]~q\,
	dataf => \reg_file|ALT_INV_registers[28][28]~q\,
	combout => \reg_file|Mux3~0_combout\);

-- Location: LABCELL_X50_Y14_N21
\reg_file|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux3~3_combout\ = ( \reg_file|registers[19][28]~q\ & ( \reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[27][28]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][28]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[19][28]~q\ & ( \reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[27][28]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[31][28]~q\))))) ) ) ) # ( \reg_file|registers[19][28]~q\ & ( !\reg_file|registers[23][28]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[27][28]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][28]~q\))))) ) ) ) # ( !\reg_file|registers[19][28]~q\ & ( !\reg_file|registers[23][28]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[27][28]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][28]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][28]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[31][28]~q\,
	datae => \reg_file|ALT_INV_registers[19][28]~q\,
	dataf => \reg_file|ALT_INV_registers[23][28]~q\,
	combout => \reg_file|Mux3~3_combout\);

-- Location: LABCELL_X57_Y19_N12
\reg_file|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux3~4_combout\ = ( \reg_file|Mux3~0_combout\ & ( \reg_file|Mux3~3_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|Mux3~1_combout\)))) # (sinstruction_IFID(22) & (((\reg_file|Mux3~2_combout\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|Mux3~0_combout\ & ( \reg_file|Mux3~3_combout\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|Mux3~1_combout\)))) # (sinstruction_IFID(22) & (((\reg_file|Mux3~2_combout\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( \reg_file|Mux3~0_combout\ & ( !\reg_file|Mux3~3_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|Mux3~1_combout\)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- (\reg_file|Mux3~2_combout\))) ) ) ) # ( !\reg_file|Mux3~0_combout\ & ( !\reg_file|Mux3~3_combout\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|Mux3~1_combout\)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- (\reg_file|Mux3~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_Mux3~2_combout\,
	datad => \reg_file|ALT_INV_Mux3~1_combout\,
	datae => \reg_file|ALT_INV_Mux3~0_combout\,
	dataf => \reg_file|ALT_INV_Mux3~3_combout\,
	combout => \reg_file|Mux3~4_combout\);

-- Location: LABCELL_X57_Y19_N39
\reg_file|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux3~10_combout\ = ( \reg_file|Mux3~4_combout\ & ( (\reg_file|Mux3~9_combout\) # (sinstruction_IFID(25)) ) ) # ( !\reg_file|Mux3~4_combout\ & ( (!sinstruction_IFID(25) & \reg_file|Mux3~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datac => \reg_file|ALT_INV_Mux3~9_combout\,
	dataf => \reg_file|ALT_INV_Mux3~4_combout\,
	combout => \reg_file|Mux3~10_combout\);

-- Location: LABCELL_X57_Y19_N18
\sreaddata1_IDEX[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX[28]~feeder_combout\ = ( \reg_file|Mux3~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux3~10_combout\,
	combout => \sreaddata1_IDEX[28]~feeder_combout\);

-- Location: FF_X57_Y19_N20
\sreaddata1_IDEX[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX[28]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(28));

-- Location: LABCELL_X63_Y15_N0
\forward|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux3~0_combout\ = ( \alu_main|Result\(28) & ( (!\forward|Mux31~4_combout\ & (((salumainresult_EXMEM(28))) # (\forward|Mux31~5_combout\))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(28))))) ) ) # ( !\alu_main|Result\(28) & ( 
-- (!\forward|Mux31~4_combout\ & (!\forward|Mux31~5_combout\ & ((salumainresult_EXMEM(28))))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => ALT_INV_sreaddata1_IDEX(28),
	datad => ALT_INV_salumainresult_EXMEM(28),
	dataf => \alu_main|ALT_INV_Result\(28),
	combout => \forward|Mux3~0_combout\);

-- Location: LABCELL_X63_Y15_N15
\alu_main|ShiftLeft1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~2_combout\ = ( \forward|Mux8~0_combout\ & ( \forward|Mux4~0_combout\ ) ) # ( !\forward|Mux8~0_combout\ & ( \forward|Mux4~0_combout\ ) ) # ( \forward|Mux8~0_combout\ & ( !\forward|Mux4~0_combout\ ) ) # ( !\forward|Mux8~0_combout\ & ( 
-- !\forward|Mux4~0_combout\ & ( (((\forward|Mux6~0_combout\) # (\forward|Mux7~0_combout\)) # (\forward|Mux5~0_combout\)) # (\forward|Mux3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux3~0_combout\,
	datab => \forward|ALT_INV_Mux5~0_combout\,
	datac => \forward|ALT_INV_Mux7~0_combout\,
	datad => \forward|ALT_INV_Mux6~0_combout\,
	datae => \forward|ALT_INV_Mux8~0_combout\,
	dataf => \forward|ALT_INV_Mux4~0_combout\,
	combout => \alu_main|ShiftLeft1~2_combout\);

-- Location: LABCELL_X63_Y15_N33
\alu_main|Mux4~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~16_combout\ = ( \alu_main|ShiftLeft1~3_combout\ & ( (\alu_main|ShiftLeft1~4_combout\ & \alu_main|ShiftLeft1~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~5_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	combout => \alu_main|Mux4~16_combout\);

-- Location: LABCELL_X63_Y13_N12
\alu_main|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~3_combout\ = ( \alu_main|Mux30~15_combout\ & ( \alu_main|Mux4~16_combout\ & ( (salucontrol_IDEX(1) & (!\alu_main|Mux4~2_combout\ & (!\alu_main|ShiftLeft1~2_combout\ & \alu_main|Mux4~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \alu_main|ALT_INV_Mux4~2_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datad => \alu_main|ALT_INV_Mux4~1_combout\,
	datae => \alu_main|ALT_INV_Mux30~15_combout\,
	dataf => \alu_main|ALT_INV_Mux4~16_combout\,
	combout => \alu_main|Mux4~3_combout\);

-- Location: LABCELL_X64_Y19_N42
\alu_main|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~0_combout\ = ( \alu_main|ShiftRight1~9_combout\ & ( \alu_main|ShiftRight1~8_combout\ & ( ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~13_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~15_combout\)))) # 
-- (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~9_combout\ & ( \alu_main|ShiftRight1~8_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~13_combout\)) # (\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~15_combout\))))) # (\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~9_combout\ & ( !\alu_main|ShiftRight1~8_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~13_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~15_combout\))))) # (\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~9_combout\ & ( !\alu_main|ShiftRight1~8_combout\ 
-- & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~13_combout\)) # (\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~13_combout\,
	datab => \forward|ALT_INV_Mux28~0_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~15_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~9_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~8_combout\,
	combout => \alu_main|Mux9~0_combout\);

-- Location: MLABCELL_X65_Y19_N54
\alu_main|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~2_combout\ = ( \alu_main|ShiftRight0~11_combout\ & ( \alu_main|ShiftRight0~10_combout\ & ( ((!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~15_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftRight0~17_combout\))) # 
-- (sinstruction_IFID(9)) ) ) ) # ( !\alu_main|ShiftRight0~11_combout\ & ( \alu_main|ShiftRight0~10_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~15_combout\))) # (sinstruction_IFID(8) & 
-- (\alu_main|ShiftRight0~17_combout\)))) # (sinstruction_IFID(9) & (!sinstruction_IFID(8))) ) ) ) # ( \alu_main|ShiftRight0~11_combout\ & ( !\alu_main|ShiftRight0~10_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & 
-- ((\alu_main|ShiftRight0~15_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftRight0~17_combout\)))) # (sinstruction_IFID(9) & (sinstruction_IFID(8))) ) ) ) # ( !\alu_main|ShiftRight0~11_combout\ & ( !\alu_main|ShiftRight0~10_combout\ & ( 
-- (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~15_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftRight0~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => ALT_INV_sinstruction_IFID(8),
	datac => \alu_main|ALT_INV_ShiftRight0~17_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~15_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~11_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~10_combout\,
	combout => \alu_main|Mux9~2_combout\);

-- Location: LABCELL_X62_Y15_N3
\alu_main|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~3_combout\ = ( \forward|Mux22~0_combout\ & ( (\alu_main|Mux4~2_combout\ & ((\alu_main|Mux9~2_combout\) # (\alu_main|Mux4~1_combout\))) ) ) # ( !\forward|Mux22~0_combout\ & ( (\alu_main|Mux4~2_combout\ & ((!\alu_main|Mux4~1_combout\ & 
-- ((\alu_main|Mux9~2_combout\))) # (\alu_main|Mux4~1_combout\ & (\forward|Mux54~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000000010011000100000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux54~0_combout\,
	datab => \alu_main|ALT_INV_Mux4~2_combout\,
	datac => \alu_main|ALT_INV_Mux4~1_combout\,
	datad => \alu_main|ALT_INV_Mux9~2_combout\,
	dataf => \forward|ALT_INV_Mux22~0_combout\,
	combout => \alu_main|Mux9~3_combout\);

-- Location: MLABCELL_X59_Y17_N30
\alu_main|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~1_combout\ = ( \alu_main|ShiftRight0~39_combout\ & ( ((!salucontrol_IDEX(1)) # (\alu_main|ShiftLeft1~7_combout\)) # (\alu_main|ShiftRight1~36_combout\) ) ) # ( !\alu_main|ShiftRight0~39_combout\ & ( (\alu_main|ShiftRight1~36_combout\ & 
-- (salucontrol_IDEX(1) & !\alu_main|ShiftLeft1~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftRight1~36_combout\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~39_combout\,
	combout => \alu_main|Mux9~1_combout\);

-- Location: LABCELL_X62_Y15_N21
\alu_main|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~4_combout\ = ( \alu_main|Mux9~1_combout\ & ( (!\alu_main|Mux4~5_combout\ & (!\alu_main|Mux9~3_combout\ & ((!\alu_main|Mux4~3_combout\) # (!\alu_main|Mux9~0_combout\)))) ) ) # ( !\alu_main|Mux9~1_combout\ & ( (!\alu_main|Mux9~3_combout\ & 
-- ((!\alu_main|Mux4~3_combout\) # (!\alu_main|Mux9~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~3_combout\,
	datab => \alu_main|ALT_INV_Mux4~5_combout\,
	datac => \alu_main|ALT_INV_Mux9~0_combout\,
	datad => \alu_main|ALT_INV_Mux9~3_combout\,
	dataf => \alu_main|ALT_INV_Mux9~1_combout\,
	combout => \alu_main|Mux9~4_combout\);

-- Location: LABCELL_X67_Y17_N12
\alu_main|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~5_combout\ = ( \alu_main|ShiftLeft1~17_combout\ & ( \alu_main|Mux1~2_combout\ & ( (!\alu_main|Mux1~1_combout\ & \alu_main|ShiftLeft0~18_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~17_combout\ & ( \alu_main|Mux1~2_combout\ & ( 
-- (!\alu_main|Mux1~1_combout\ & \alu_main|ShiftLeft0~18_combout\) ) ) ) # ( \alu_main|ShiftLeft1~17_combout\ & ( !\alu_main|Mux1~2_combout\ & ( ((!\forward|Mux22~0_combout\ & !\forward|Mux54~0_combout\)) # (\alu_main|Mux1~1_combout\) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~17_combout\ & ( !\alu_main|Mux1~2_combout\ & ( (!\alu_main|Mux1~1_combout\ & (!\forward|Mux22~0_combout\ & !\forward|Mux54~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000111101010101010100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~1_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft0~18_combout\,
	datac => \forward|ALT_INV_Mux22~0_combout\,
	datad => \forward|ALT_INV_Mux54~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~17_combout\,
	dataf => \alu_main|ALT_INV_Mux1~2_combout\,
	combout => \alu_main|Mux9~5_combout\);

-- Location: LABCELL_X62_Y15_N18
\alu_main|Result~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~5_combout\ = ( \forward|Mux22~0_combout\ & ( \forward|Mux54~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux54~0_combout\,
	dataf => \forward|ALT_INV_Mux22~0_combout\,
	combout => \alu_main|Result~5_combout\);

-- Location: LABCELL_X62_Y15_N42
\alu_main|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux9~6_combout\ = ( \alu_main|Mux9~5_combout\ & ( \alu_main|Result~5_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux9~4_combout\) # (\alu_main|Mux4~13_combout\)))) # (\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\)) # 
-- (\alu_main|Add0~37_sumout\))) ) ) ) # ( !\alu_main|Mux9~5_combout\ & ( \alu_main|Result~5_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux9~4_combout\) # (\alu_main|Mux4~13_combout\)))) # (\alu_main|Mux4~12_combout\ & 
-- (\alu_main|Add0~37_sumout\ & ((\alu_main|Mux4~13_combout\)))) ) ) ) # ( \alu_main|Mux9~5_combout\ & ( !\alu_main|Result~5_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux9~4_combout\ & !\alu_main|Mux4~13_combout\)))) # 
-- (\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\)) # (\alu_main|Add0~37_sumout\))) ) ) ) # ( !\alu_main|Mux9~5_combout\ & ( !\alu_main|Result~5_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux9~4_combout\ & 
-- !\alu_main|Mux4~13_combout\)))) # (\alu_main|Mux4~12_combout\ & (\alu_main|Add0~37_sumout\ & ((\alu_main|Mux4~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000010001111100110001000111000000110111011111001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Add0~37_sumout\,
	datab => \alu_main|ALT_INV_Mux4~12_combout\,
	datac => \alu_main|ALT_INV_Mux9~4_combout\,
	datad => \alu_main|ALT_INV_Mux4~13_combout\,
	datae => \alu_main|ALT_INV_Mux9~5_combout\,
	dataf => \alu_main|ALT_INV_Result~5_combout\,
	combout => \alu_main|Mux9~6_combout\);

-- Location: LABCELL_X62_Y15_N9
\alu_main|Result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(9) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(9) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux9~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux9~6_combout\,
	datac => \alu_main|ALT_INV_Result\(9),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(9));

-- Location: LABCELL_X62_Y15_N0
\mux_jal|output[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[9]~9_combout\ = ( \alu_main|Result\(9) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(9)) ) ) # ( !\alu_main|Result\(9) & ( (spc_MEMWB(9) & \sjal_MEMWB~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_MEMWB(9),
	datad => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(9),
	combout => \mux_jal|output[9]~9_combout\);

-- Location: FF_X45_Y19_N8
\reg_file|registers[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][9]~q\);

-- Location: LABCELL_X45_Y19_N15
\reg_file|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux22~5_combout\ = ( \reg_file|registers[11][9]~q\ & ( \reg_file|registers[9][9]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[8][9]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][9]~q\)))) # (sinstruction_IFID(21)) ) ) ) # ( 
-- !\reg_file|registers[11][9]~q\ & ( \reg_file|registers[9][9]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[8][9]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][9]~q\))))) # (sinstruction_IFID(21) & 
-- (((!sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[11][9]~q\ & ( !\reg_file|registers[9][9]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[8][9]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[10][9]~q\))))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[11][9]~q\ & ( !\reg_file|registers[9][9]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[8][9]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[10][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[8][9]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[10][9]~q\,
	datae => \reg_file|ALT_INV_registers[11][9]~q\,
	dataf => \reg_file|ALT_INV_registers[9][9]~q\,
	combout => \reg_file|Mux22~5_combout\);

-- Location: LABCELL_X53_Y18_N27
\reg_file|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux22~6_combout\ = ( \reg_file|registers[0][9]~q\ & ( \reg_file|registers[3][9]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[2][9]~q\)))) # (sinstruction_IFID(21) & (((\reg_file|registers[1][9]~q\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|registers[0][9]~q\ & ( \reg_file|registers[3][9]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|registers[2][9]~q\))) # (sinstruction_IFID(21) & (((\reg_file|registers[1][9]~q\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( \reg_file|registers[0][9]~q\ & ( !\reg_file|registers[3][9]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[2][9]~q\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- ((\reg_file|registers[1][9]~q\)))) ) ) ) # ( !\reg_file|registers[0][9]~q\ & ( !\reg_file|registers[3][9]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|registers[2][9]~q\))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- ((\reg_file|registers[1][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[2][9]~q\,
	datad => \reg_file|ALT_INV_registers[1][9]~q\,
	datae => \reg_file|ALT_INV_registers[0][9]~q\,
	dataf => \reg_file|ALT_INV_registers[3][9]~q\,
	combout => \reg_file|Mux22~6_combout\);

-- Location: LABCELL_X56_Y19_N39
\reg_file|Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux22~8_combout\ = ( \reg_file|registers[7][9]~q\ & ( \reg_file|registers[4][9]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[6][9]~q\)))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))) # 
-- (\reg_file|registers[5][9]~q\))) ) ) ) # ( !\reg_file|registers[7][9]~q\ & ( \reg_file|registers[4][9]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[6][9]~q\)))) # (sinstruction_IFID(21) & (\reg_file|registers[5][9]~q\ 
-- & (!sinstruction_IFID(22)))) ) ) ) # ( \reg_file|registers[7][9]~q\ & ( !\reg_file|registers[4][9]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22) & \reg_file|registers[6][9]~q\)))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))) # 
-- (\reg_file|registers[5][9]~q\))) ) ) ) # ( !\reg_file|registers[7][9]~q\ & ( !\reg_file|registers[4][9]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22) & \reg_file|registers[6][9]~q\)))) # (sinstruction_IFID(21) & (\reg_file|registers[5][9]~q\ & 
-- (!sinstruction_IFID(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][9]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[6][9]~q\,
	datae => \reg_file|ALT_INV_registers[7][9]~q\,
	dataf => \reg_file|ALT_INV_registers[4][9]~q\,
	combout => \reg_file|Mux22~8_combout\);

-- Location: MLABCELL_X47_Y16_N39
\reg_file|Mux22~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux22~7_combout\ = ( \reg_file|registers[12][9]~q\ & ( \reg_file|registers[13][9]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[14][9]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[15][9]~q\))) ) ) ) 
-- # ( !\reg_file|registers[12][9]~q\ & ( \reg_file|registers[13][9]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[14][9]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[15][9]~q\)))) ) ) ) # ( \reg_file|registers[12][9]~q\ & ( !\reg_file|registers[13][9]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[14][9]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[15][9]~q\)))) ) ) ) # ( !\reg_file|registers[12][9]~q\ & ( !\reg_file|registers[13][9]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[14][9]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[15][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][9]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[14][9]~q\,
	datae => \reg_file|ALT_INV_registers[12][9]~q\,
	dataf => \reg_file|ALT_INV_registers[13][9]~q\,
	combout => \reg_file|Mux22~7_combout\);

-- Location: LABCELL_X57_Y18_N48
\reg_file|Mux22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux22~9_combout\ = ( \reg_file|Mux22~8_combout\ & ( \reg_file|Mux22~7_combout\ & ( ((!sinstruction_IFID(24) & ((\reg_file|Mux22~6_combout\))) # (sinstruction_IFID(24) & (\reg_file|Mux22~5_combout\))) # (sinstruction_IFID(23)) ) ) ) # ( 
-- !\reg_file|Mux22~8_combout\ & ( \reg_file|Mux22~7_combout\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & ((\reg_file|Mux22~6_combout\)))) # (sinstruction_IFID(24) & (((\reg_file|Mux22~5_combout\)) # (sinstruction_IFID(23)))) ) ) ) # ( 
-- \reg_file|Mux22~8_combout\ & ( !\reg_file|Mux22~7_combout\ & ( (!sinstruction_IFID(24) & (((\reg_file|Mux22~6_combout\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (!sinstruction_IFID(23) & (\reg_file|Mux22~5_combout\))) ) ) ) # ( 
-- !\reg_file|Mux22~8_combout\ & ( !\reg_file|Mux22~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux22~6_combout\))) # (sinstruction_IFID(24) & (\reg_file|Mux22~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_Mux22~5_combout\,
	datad => \reg_file|ALT_INV_Mux22~6_combout\,
	datae => \reg_file|ALT_INV_Mux22~8_combout\,
	dataf => \reg_file|ALT_INV_Mux22~7_combout\,
	combout => \reg_file|Mux22~9_combout\);

-- Location: MLABCELL_X47_Y14_N9
\reg_file|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux22~0_combout\ = ( \reg_file|registers[24][9]~q\ & ( \reg_file|registers[28][9]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[16][9]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][9]~q\))) # (sinstruction_IFID(24)) ) ) ) # 
-- ( !\reg_file|registers[24][9]~q\ & ( \reg_file|registers[28][9]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][9]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][9]~q\)))) # (sinstruction_IFID(24) & 
-- (((sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[24][9]~q\ & ( !\reg_file|registers[28][9]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][9]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[20][9]~q\)))) # (sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[24][9]~q\ & ( !\reg_file|registers[28][9]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[16][9]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][9]~q\,
	datab => \reg_file|ALT_INV_registers[16][9]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[24][9]~q\,
	dataf => \reg_file|ALT_INV_registers[28][9]~q\,
	combout => \reg_file|Mux22~0_combout\);

-- Location: LABCELL_X48_Y13_N27
\reg_file|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux22~1_combout\ = ( \reg_file|registers[25][9]~q\ & ( \reg_file|registers[29][9]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[17][9]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][9]~q\)))) # (sinstruction_IFID(24)) ) ) ) # 
-- ( !\reg_file|registers[25][9]~q\ & ( \reg_file|registers[29][9]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[17][9]~q\ & (!sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (((\reg_file|registers[21][9]~q\) # (sinstruction_IFID(24))))) ) ) ) # 
-- ( \reg_file|registers[25][9]~q\ & ( !\reg_file|registers[29][9]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[17][9]~q\))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24) & \reg_file|registers[21][9]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[25][9]~q\ & ( !\reg_file|registers[29][9]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[17][9]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][9]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[21][9]~q\,
	datae => \reg_file|ALT_INV_registers[25][9]~q\,
	dataf => \reg_file|ALT_INV_registers[29][9]~q\,
	combout => \reg_file|Mux22~1_combout\);

-- Location: LABCELL_X50_Y11_N18
\reg_file|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux22~3_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[19][9]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][9]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][9]~q\))) ) ) ) # ( !sinstruction_IFID(24) & ( 
-- \reg_file|registers[19][9]~q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[23][9]~q\) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[19][9]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][9]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[31][9]~q\))) ) ) ) # ( !sinstruction_IFID(24) & ( !\reg_file|registers[19][9]~q\ & ( (sinstruction_IFID(23) & \reg_file|registers[23][9]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[27][9]~q\,
	datac => \reg_file|ALT_INV_registers[31][9]~q\,
	datad => \reg_file|ALT_INV_registers[23][9]~q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[19][9]~q\,
	combout => \reg_file|Mux22~3_combout\);

-- Location: LABCELL_X51_Y10_N18
\reg_file|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux22~2_combout\ = ( \reg_file|registers[30][9]~q\ & ( \reg_file|registers[22][9]~q\ & ( ((!sinstruction_IFID(24) & ((\reg_file|registers[18][9]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][9]~q\))) # (sinstruction_IFID(23)) ) ) ) # 
-- ( !\reg_file|registers[30][9]~q\ & ( \reg_file|registers[22][9]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[18][9]~q\) # (sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (\reg_file|registers[26][9]~q\ & (!sinstruction_IFID(23)))) ) ) ) # 
-- ( \reg_file|registers[30][9]~q\ & ( !\reg_file|registers[22][9]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23) & \reg_file|registers[18][9]~q\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[26][9]~q\))) ) ) ) 
-- # ( !\reg_file|registers[30][9]~q\ & ( !\reg_file|registers[22][9]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[18][9]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[26][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[26][9]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[18][9]~q\,
	datae => \reg_file|ALT_INV_registers[30][9]~q\,
	dataf => \reg_file|ALT_INV_registers[22][9]~q\,
	combout => \reg_file|Mux22~2_combout\);

-- Location: LABCELL_X48_Y16_N48
\reg_file|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux22~4_combout\ = ( \reg_file|Mux22~3_combout\ & ( \reg_file|Mux22~2_combout\ & ( ((!sinstruction_IFID(21) & (\reg_file|Mux22~0_combout\)) # (sinstruction_IFID(21) & ((\reg_file|Mux22~1_combout\)))) # (sinstruction_IFID(22)) ) ) ) # ( 
-- !\reg_file|Mux22~3_combout\ & ( \reg_file|Mux22~2_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|Mux22~0_combout\)) # (sinstruction_IFID(21) & ((\reg_file|Mux22~1_combout\))))) # (sinstruction_IFID(22) & 
-- (!sinstruction_IFID(21))) ) ) ) # ( \reg_file|Mux22~3_combout\ & ( !\reg_file|Mux22~2_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|Mux22~0_combout\)) # (sinstruction_IFID(21) & ((\reg_file|Mux22~1_combout\))))) # 
-- (sinstruction_IFID(22) & (sinstruction_IFID(21))) ) ) ) # ( !\reg_file|Mux22~3_combout\ & ( !\reg_file|Mux22~2_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|Mux22~0_combout\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|Mux22~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_Mux22~0_combout\,
	datad => \reg_file|ALT_INV_Mux22~1_combout\,
	datae => \reg_file|ALT_INV_Mux22~3_combout\,
	dataf => \reg_file|ALT_INV_Mux22~2_combout\,
	combout => \reg_file|Mux22~4_combout\);

-- Location: LABCELL_X56_Y18_N39
\reg_file|Mux22~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux22~10_combout\ = ( \reg_file|Mux22~9_combout\ & ( \reg_file|Mux22~4_combout\ ) ) # ( !\reg_file|Mux22~9_combout\ & ( \reg_file|Mux22~4_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux22~9_combout\ & ( !\reg_file|Mux22~4_combout\ & ( 
-- !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux22~9_combout\,
	dataf => \reg_file|ALT_INV_Mux22~4_combout\,
	combout => \reg_file|Mux22~10_combout\);

-- Location: FF_X56_Y18_N29
\sreaddata1_IDEX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux22~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(9));

-- Location: LABCELL_X62_Y15_N51
\forward|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux22~0_combout\ = ( \forward|Mux31~5_combout\ & ( \forward|Mux31~4_combout\ & ( sreaddata1_IDEX(9) ) ) ) # ( !\forward|Mux31~5_combout\ & ( \forward|Mux31~4_combout\ & ( sreaddata1_IDEX(9) ) ) ) # ( \forward|Mux31~5_combout\ & ( 
-- !\forward|Mux31~4_combout\ & ( \alu_main|Result\(9) ) ) ) # ( !\forward|Mux31~5_combout\ & ( !\forward|Mux31~4_combout\ & ( salumainresult_EXMEM(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(9),
	datab => \alu_main|ALT_INV_Result\(9),
	datad => ALT_INV_salumainresult_EXMEM(9),
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \forward|ALT_INV_Mux31~4_combout\,
	combout => \forward|Mux22~0_combout\);

-- Location: FF_X48_Y16_N14
\reg_file|registers[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][6]~q\);

-- Location: FF_X48_Y17_N41
\reg_file|registers[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][6]~q\);

-- Location: FF_X48_Y18_N2
\reg_file|registers[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][6]~q\);

-- Location: FF_X46_Y18_N38
\reg_file|registers[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][6]~q\);

-- Location: LABCELL_X48_Y18_N42
\reg_file|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux25~6_combout\ = ( \reg_file|registers[3][6]~q\ & ( \reg_file|registers[0][6]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[1][6]~q\)))) # (sinstruction_IFID(22) & (((\reg_file|registers[2][6]~q\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|registers[3][6]~q\ & ( \reg_file|registers[0][6]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[1][6]~q\)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- (\reg_file|registers[2][6]~q\))) ) ) ) # ( \reg_file|registers[3][6]~q\ & ( !\reg_file|registers[0][6]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|registers[1][6]~q\)))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[2][6]~q\)) # (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|registers[3][6]~q\ & ( !\reg_file|registers[0][6]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|registers[1][6]~q\)))) # (sinstruction_IFID(22) & 
-- (!sinstruction_IFID(21) & (\reg_file|registers[2][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[2][6]~q\,
	datad => \reg_file|ALT_INV_registers[1][6]~q\,
	datae => \reg_file|ALT_INV_registers[3][6]~q\,
	dataf => \reg_file|ALT_INV_registers[0][6]~q\,
	combout => \reg_file|Mux25~6_combout\);

-- Location: FF_X48_Y14_N2
\reg_file|registers[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][6]~q\);

-- Location: LABCELL_X48_Y14_N6
\reg_file|registers[7][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][6]~feeder_combout\ = \mux_jal|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[7][6]~feeder_combout\);

-- Location: FF_X48_Y14_N8
\reg_file|registers[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[7][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][6]~q\);

-- Location: FF_X47_Y18_N25
\reg_file|registers[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][6]~q\);

-- Location: LABCELL_X48_Y14_N39
\reg_file|registers[4][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][6]~feeder_combout\ = \mux_jal|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[4][6]~feeder_combout\);

-- Location: FF_X48_Y14_N41
\reg_file|registers[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][6]~q\);

-- Location: MLABCELL_X47_Y18_N24
\reg_file|Mux25~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux25~8_combout\ = ( \reg_file|registers[5][6]~q\ & ( \reg_file|registers[4][6]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & (\reg_file|registers[6][6]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[7][6]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[5][6]~q\ & ( \reg_file|registers[4][6]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[6][6]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[7][6]~q\))))) ) ) ) # ( \reg_file|registers[5][6]~q\ & ( !\reg_file|registers[4][6]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[6][6]~q\)) # 
-- (sinstruction_IFID(21) & ((\reg_file|registers[7][6]~q\))))) ) ) ) # ( !\reg_file|registers[5][6]~q\ & ( !\reg_file|registers[4][6]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[6][6]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[7][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[6][6]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[7][6]~q\,
	datae => \reg_file|ALT_INV_registers[5][6]~q\,
	dataf => \reg_file|ALT_INV_registers[4][6]~q\,
	combout => \reg_file|Mux25~8_combout\);

-- Location: FF_X46_Y14_N8
\reg_file|registers[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][6]~q\);

-- Location: FF_X52_Y14_N22
\reg_file|registers[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][6]~q\);

-- Location: MLABCELL_X47_Y16_N45
\reg_file|registers[12][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[12][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[12][6]~feeder_combout\);

-- Location: FF_X47_Y16_N47
\reg_file|registers[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[12][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][6]~q\);

-- Location: LABCELL_X46_Y14_N9
\reg_file|Mux25~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux25~7_combout\ = ( \reg_file|registers[13][6]~q\ & ( \reg_file|registers[12][6]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & (\reg_file|registers[14][6]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[15][6]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[13][6]~q\ & ( \reg_file|registers[12][6]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[14][6]~q\)))) # (sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[15][6]~q\)))) ) ) 
-- ) # ( \reg_file|registers[13][6]~q\ & ( !\reg_file|registers[12][6]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|registers[14][6]~q\))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[15][6]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[13][6]~q\ & ( !\reg_file|registers[12][6]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[14][6]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[15][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[14][6]~q\,
	datad => \reg_file|ALT_INV_registers[15][6]~q\,
	datae => \reg_file|ALT_INV_registers[13][6]~q\,
	dataf => \reg_file|ALT_INV_registers[12][6]~q\,
	combout => \reg_file|Mux25~7_combout\);

-- Location: FF_X47_Y19_N38
\reg_file|registers[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][6]~q\);

-- Location: LABCELL_X46_Y20_N57
\reg_file|registers[9][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[9][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[9][6]~feeder_combout\);

-- Location: FF_X46_Y20_N59
\reg_file|registers[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[9][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][6]~q\);

-- Location: FF_X47_Y17_N49
\reg_file|registers[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][6]~q\);

-- Location: LABCELL_X46_Y20_N24
\reg_file|registers[8][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[8][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[8][6]~feeder_combout\);

-- Location: FF_X46_Y20_N26
\reg_file|registers[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[8][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][6]~q\);

-- Location: MLABCELL_X47_Y17_N48
\reg_file|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux25~5_combout\ = ( \reg_file|registers[10][6]~q\ & ( \reg_file|registers[8][6]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|registers[9][6]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][6]~q\))) ) ) ) # 
-- ( !\reg_file|registers[10][6]~q\ & ( \reg_file|registers[8][6]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[9][6]~q\)))) # (sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|registers[11][6]~q\))) ) ) ) # ( 
-- \reg_file|registers[10][6]~q\ & ( !\reg_file|registers[8][6]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & ((\reg_file|registers[9][6]~q\)))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[11][6]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[10][6]~q\ & ( !\reg_file|registers[8][6]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[9][6]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[11][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[11][6]~q\,
	datad => \reg_file|ALT_INV_registers[9][6]~q\,
	datae => \reg_file|ALT_INV_registers[10][6]~q\,
	dataf => \reg_file|ALT_INV_registers[8][6]~q\,
	combout => \reg_file|Mux25~5_combout\);

-- Location: MLABCELL_X47_Y18_N6
\reg_file|Mux25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux25~9_combout\ = ( sinstruction_IFID(24) & ( \reg_file|Mux25~5_combout\ & ( (!sinstruction_IFID(23)) # (\reg_file|Mux25~7_combout\) ) ) ) # ( !sinstruction_IFID(24) & ( \reg_file|Mux25~5_combout\ & ( (!sinstruction_IFID(23) & 
-- (\reg_file|Mux25~6_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux25~8_combout\))) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|Mux25~5_combout\ & ( (sinstruction_IFID(23) & \reg_file|Mux25~7_combout\) ) ) ) # ( !sinstruction_IFID(24) & ( 
-- !\reg_file|Mux25~5_combout\ & ( (!sinstruction_IFID(23) & (\reg_file|Mux25~6_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux25~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_Mux25~6_combout\,
	datac => \reg_file|ALT_INV_Mux25~8_combout\,
	datad => \reg_file|ALT_INV_Mux25~7_combout\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_Mux25~5_combout\,
	combout => \reg_file|Mux25~9_combout\);

-- Location: FF_X47_Y14_N32
\reg_file|registers[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][6]~q\);

-- Location: FF_X47_Y14_N50
\reg_file|registers[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][6]~q\);

-- Location: FF_X47_Y14_N17
\reg_file|registers[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][6]~q\);

-- Location: FF_X45_Y10_N14
\reg_file|registers[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][6]~q\);

-- Location: MLABCELL_X47_Y14_N12
\reg_file|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux25~0_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[24][6]~q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[28][6]~q\) ) ) ) # ( !sinstruction_IFID(24) & ( \reg_file|registers[24][6]~q\ & ( (!sinstruction_IFID(23) & 
-- ((\reg_file|registers[16][6]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][6]~q\)) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[24][6]~q\ & ( (sinstruction_IFID(23) & \reg_file|registers[28][6]~q\) ) ) ) # ( !sinstruction_IFID(24) 
-- & ( !\reg_file|registers[24][6]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[16][6]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[28][6]~q\,
	datac => \reg_file|ALT_INV_registers[20][6]~q\,
	datad => \reg_file|ALT_INV_registers[16][6]~q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[24][6]~q\,
	combout => \reg_file|Mux25~0_combout\);

-- Location: FF_X47_Y18_N47
\reg_file|registers[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][6]~q\);

-- Location: FF_X42_Y16_N35
\reg_file|registers[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][6]~q\);

-- Location: FF_X47_Y18_N38
\reg_file|registers[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][6]~q\);

-- Location: FF_X42_Y15_N14
\reg_file|registers[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][6]~q\);

-- Location: MLABCELL_X47_Y18_N36
\reg_file|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux25~3_combout\ = ( \reg_file|registers[27][6]~q\ & ( \reg_file|registers[23][6]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[19][6]~q\) # (sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # 
-- (\reg_file|registers[31][6]~q\))) ) ) ) # ( !\reg_file|registers[27][6]~q\ & ( \reg_file|registers[23][6]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24) & \reg_file|registers[19][6]~q\)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) 
-- # (\reg_file|registers[31][6]~q\))) ) ) ) # ( \reg_file|registers[27][6]~q\ & ( !\reg_file|registers[23][6]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[19][6]~q\) # (sinstruction_IFID(24))))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][6]~q\ & (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[27][6]~q\ & ( !\reg_file|registers[23][6]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24) & \reg_file|registers[19][6]~q\)))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[31][6]~q\ & (sinstruction_IFID(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[31][6]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[19][6]~q\,
	datae => \reg_file|ALT_INV_registers[27][6]~q\,
	dataf => \reg_file|ALT_INV_registers[23][6]~q\,
	combout => \reg_file|Mux25~3_combout\);

-- Location: FF_X45_Y11_N50
\reg_file|registers[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][6]~q\);

-- Location: FF_X45_Y11_N47
\reg_file|registers[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][6]~q\);

-- Location: FF_X45_Y11_N38
\reg_file|registers[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][6]~q\);

-- Location: LABCELL_X46_Y12_N39
\reg_file|registers[22][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[22][6]~feeder_combout\ = \mux_jal|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[22][6]~feeder_combout\);

-- Location: FF_X46_Y12_N40
\reg_file|registers[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[22][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][6]~q\);

-- Location: LABCELL_X45_Y11_N42
\reg_file|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux25~2_combout\ = ( \reg_file|registers[30][6]~q\ & ( \reg_file|registers[22][6]~q\ & ( ((!sinstruction_IFID(24) & (\reg_file|registers[18][6]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[26][6]~q\)))) # (sinstruction_IFID(23)) ) ) ) # 
-- ( !\reg_file|registers[30][6]~q\ & ( \reg_file|registers[22][6]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[18][6]~q\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (!sinstruction_IFID(23) & ((\reg_file|registers[26][6]~q\)))) ) ) ) 
-- # ( \reg_file|registers[30][6]~q\ & ( !\reg_file|registers[22][6]~q\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & (\reg_file|registers[18][6]~q\))) # (sinstruction_IFID(24) & (((\reg_file|registers[26][6]~q\)) # (sinstruction_IFID(23)))) ) ) ) 
-- # ( !\reg_file|registers[30][6]~q\ & ( !\reg_file|registers[22][6]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[18][6]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[26][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[18][6]~q\,
	datad => \reg_file|ALT_INV_registers[26][6]~q\,
	datae => \reg_file|ALT_INV_registers[30][6]~q\,
	dataf => \reg_file|ALT_INV_registers[22][6]~q\,
	combout => \reg_file|Mux25~2_combout\);

-- Location: LABCELL_X43_Y13_N48
\reg_file|registers[25][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[25][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[25][6]~feeder_combout\);

-- Location: FF_X43_Y13_N50
\reg_file|registers[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[25][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][6]~q\);

-- Location: LABCELL_X43_Y13_N36
\reg_file|registers[17][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[17][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[17][6]~feeder_combout\);

-- Location: FF_X43_Y13_N38
\reg_file|registers[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[17][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][6]~q\);

-- Location: LABCELL_X48_Y13_N36
\reg_file|registers[29][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[29][6]~feeder_combout\);

-- Location: FF_X48_Y13_N38
\reg_file|registers[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][6]~q\);

-- Location: LABCELL_X43_Y13_N42
\reg_file|registers[21][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[21][6]~feeder_combout\ = ( \mux_jal|output[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[6]~6_combout\,
	combout => \reg_file|registers[21][6]~feeder_combout\);

-- Location: FF_X43_Y13_N44
\reg_file|registers[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[21][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][6]~q\);

-- Location: LABCELL_X43_Y13_N30
\reg_file|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux25~1_combout\ = ( \reg_file|registers[29][6]~q\ & ( \reg_file|registers[21][6]~q\ & ( ((!sinstruction_IFID(24) & ((\reg_file|registers[17][6]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][6]~q\))) # (sinstruction_IFID(23)) ) ) ) # 
-- ( !\reg_file|registers[29][6]~q\ & ( \reg_file|registers[21][6]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23)) # (\reg_file|registers[17][6]~q\)))) # (sinstruction_IFID(24) & (\reg_file|registers[25][6]~q\ & ((!sinstruction_IFID(23))))) ) ) ) 
-- # ( \reg_file|registers[29][6]~q\ & ( !\reg_file|registers[21][6]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[17][6]~q\ & !sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|registers[25][6]~q\))) ) ) 
-- ) # ( !\reg_file|registers[29][6]~q\ & ( !\reg_file|registers[21][6]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[17][6]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][6]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[17][6]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[29][6]~q\,
	dataf => \reg_file|ALT_INV_registers[21][6]~q\,
	combout => \reg_file|Mux25~1_combout\);

-- Location: LABCELL_X45_Y18_N24
\reg_file|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux25~4_combout\ = ( \reg_file|Mux25~2_combout\ & ( \reg_file|Mux25~1_combout\ & ( (!sinstruction_IFID(21) & (((\reg_file|Mux25~0_combout\)) # (sinstruction_IFID(22)))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # 
-- ((\reg_file|Mux25~3_combout\)))) ) ) ) # ( !\reg_file|Mux25~2_combout\ & ( \reg_file|Mux25~1_combout\ & ( (!sinstruction_IFID(21) & (!sinstruction_IFID(22) & (\reg_file|Mux25~0_combout\))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # 
-- ((\reg_file|Mux25~3_combout\)))) ) ) ) # ( \reg_file|Mux25~2_combout\ & ( !\reg_file|Mux25~1_combout\ & ( (!sinstruction_IFID(21) & (((\reg_file|Mux25~0_combout\)) # (sinstruction_IFID(22)))) # (sinstruction_IFID(21) & (sinstruction_IFID(22) & 
-- ((\reg_file|Mux25~3_combout\)))) ) ) ) # ( !\reg_file|Mux25~2_combout\ & ( !\reg_file|Mux25~1_combout\ & ( (!sinstruction_IFID(21) & (!sinstruction_IFID(22) & (\reg_file|Mux25~0_combout\))) # (sinstruction_IFID(21) & (sinstruction_IFID(22) & 
-- ((\reg_file|Mux25~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux25~0_combout\,
	datad => \reg_file|ALT_INV_Mux25~3_combout\,
	datae => \reg_file|ALT_INV_Mux25~2_combout\,
	dataf => \reg_file|ALT_INV_Mux25~1_combout\,
	combout => \reg_file|Mux25~4_combout\);

-- Location: LABCELL_X55_Y18_N36
\reg_file|Mux25~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux25~10_combout\ = ( \reg_file|Mux25~9_combout\ & ( \reg_file|Mux25~4_combout\ ) ) # ( !\reg_file|Mux25~9_combout\ & ( \reg_file|Mux25~4_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux25~9_combout\ & ( !\reg_file|Mux25~4_combout\ & ( 
-- !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux25~9_combout\,
	dataf => \reg_file|ALT_INV_Mux25~4_combout\,
	combout => \reg_file|Mux25~10_combout\);

-- Location: FF_X55_Y18_N26
\sreaddata1_IDEX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux25~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(6));

-- Location: LABCELL_X62_Y16_N33
\forward|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux25~0_combout\ = ( \forward|Mux31~4_combout\ & ( sreaddata1_IDEX(6) ) ) # ( !\forward|Mux31~4_combout\ & ( (!\forward|Mux31~5_combout\ & ((salumainresult_EXMEM(6)))) # (\forward|Mux31~5_combout\ & (\alu_main|Result\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(6),
	datab => ALT_INV_salumainresult_EXMEM(6),
	datac => ALT_INV_sreaddata1_IDEX(6),
	datad => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \forward|ALT_INV_Mux31~4_combout\,
	combout => \forward|Mux25~0_combout\);

-- Location: LABCELL_X62_Y15_N12
\alu_main|ShiftLeft1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~5_combout\ = ( !\forward|Mux26~0_combout\ & ( !\forward|Mux23~0_combout\ & ( (!\forward|Mux22~0_combout\ & (!\forward|Mux25~0_combout\ & (!\forward|Mux21~0_combout\ & !\forward|Mux24~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux22~0_combout\,
	datab => \forward|ALT_INV_Mux25~0_combout\,
	datac => \forward|ALT_INV_Mux21~0_combout\,
	datad => \forward|ALT_INV_Mux24~0_combout\,
	datae => \forward|ALT_INV_Mux26~0_combout\,
	dataf => \forward|ALT_INV_Mux23~0_combout\,
	combout => \alu_main|ShiftLeft1~5_combout\);

-- Location: LABCELL_X63_Y12_N39
\alu_main|Mux30~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~28_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( !salucontrol_IDEX(0) & ( (!salucontrol_IDEX(1)) # ((\alu_main|ShiftLeft1~5_combout\ & \alu_main|ShiftLeft1~4_combout\)) ) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ & ( !salucontrol_IDEX(0) 
-- & ( !salucontrol_IDEX(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft1~5_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux30~28_combout\);

-- Location: LABCELL_X63_Y15_N27
\alu_main|Mux30~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~14_combout\ = ( \alu_main|ShiftLeft1~3_combout\ & ( !\alu_main|ShiftLeft1~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	combout => \alu_main|Mux30~14_combout\);

-- Location: LABCELL_X63_Y12_N51
\alu_main|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~4_combout\ = ( salucontrol_IDEX(1) & ( \alu_main|Mux30~14_combout\ & ( (!salucontrol_IDEX(2) & (\alu_main|Mux30~28_combout\ & (!\forward|Mux27~0_combout\ & \alu_main|ShiftLeft1~1_combout\))) ) ) ) # ( !salucontrol_IDEX(1) & ( 
-- \alu_main|Mux30~14_combout\ & ( (!salucontrol_IDEX(2) & \alu_main|Mux30~28_combout\) ) ) ) # ( !salucontrol_IDEX(1) & ( !\alu_main|Mux30~14_combout\ & ( (!salucontrol_IDEX(2) & \alu_main|Mux30~28_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000000000000000000100010001000100000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \alu_main|ALT_INV_Mux30~28_combout\,
	datac => \forward|ALT_INV_Mux27~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datae => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Mux30~14_combout\,
	combout => \alu_main|Mux30~4_combout\);

-- Location: LABCELL_X64_Y16_N42
\alu_main|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~2_combout\ = ( \alu_main|Mux19~12_combout\ & ( \alu_main|ShiftLeft1~9_combout\ & ( (\alu_main|ShiftRight0~13_combout\ & (!salucontrol_IDEX(1) & (\alu_main|ShiftLeft0~2_combout\ & !salucontrol_IDEX(0)))) ) ) ) # ( 
-- !\alu_main|Mux19~12_combout\ & ( \alu_main|ShiftLeft1~9_combout\ & ( (\alu_main|ShiftRight0~13_combout\ & (!salucontrol_IDEX(1) & \alu_main|ShiftLeft0~2_combout\)) ) ) ) # ( \alu_main|Mux19~12_combout\ & ( !\alu_main|ShiftLeft1~9_combout\ & ( 
-- (\alu_main|ShiftRight0~13_combout\ & (\alu_main|ShiftLeft0~2_combout\ & !salucontrol_IDEX(0))) ) ) ) # ( !\alu_main|Mux19~12_combout\ & ( !\alu_main|ShiftLeft1~9_combout\ & ( (\alu_main|ShiftRight0~13_combout\ & (\alu_main|ShiftLeft0~2_combout\ & 
-- ((!salucontrol_IDEX(1)) # (!salucontrol_IDEX(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000100000001010000000000000100000001000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~13_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datad => ALT_INV_salucontrol_IDEX(0),
	datae => \alu_main|ALT_INV_Mux19~12_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~9_combout\,
	combout => \alu_main|Mux29~2_combout\);

-- Location: LABCELL_X64_Y16_N36
\alu_main|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~1_combout\ = ( \alu_main|Mux1~19_combout\ & ( \alu_main|ShiftLeft1~23_combout\ & ( (!\alu_main|Mux1~18_combout\ & ((\alu_main|ShiftLeft1~41_combout\))) # (\alu_main|Mux1~18_combout\ & (\alu_main|ShiftLeft1~29_combout\)) ) ) ) # ( 
-- !\alu_main|Mux1~19_combout\ & ( \alu_main|ShiftLeft1~23_combout\ & ( (!\alu_main|Mux1~18_combout\) # (\alu_main|ShiftLeft1~35_combout\) ) ) ) # ( \alu_main|Mux1~19_combout\ & ( !\alu_main|ShiftLeft1~23_combout\ & ( (!\alu_main|Mux1~18_combout\ & 
-- ((\alu_main|ShiftLeft1~41_combout\))) # (\alu_main|Mux1~18_combout\ & (\alu_main|ShiftLeft1~29_combout\)) ) ) ) # ( !\alu_main|Mux1~19_combout\ & ( !\alu_main|ShiftLeft1~23_combout\ & ( (\alu_main|ShiftLeft1~35_combout\ & \alu_main|Mux1~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~35_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~29_combout\,
	datac => \alu_main|ALT_INV_Mux1~18_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~41_combout\,
	datae => \alu_main|ALT_INV_Mux1~19_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~23_combout\,
	combout => \alu_main|Mux29~1_combout\);

-- Location: LABCELL_X64_Y16_N24
\alu_main|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~3_combout\ = ( \alu_main|Mux29~1_combout\ & ( \alu_main|Mux30~2_combout\ & ( (!\alu_main|Mux30~1_combout\) # (\alu_main|Mux29~2_combout\) ) ) ) # ( !\alu_main|Mux29~1_combout\ & ( \alu_main|Mux30~2_combout\ & ( (\alu_main|Mux29~2_combout\ 
-- & \alu_main|Mux30~1_combout\) ) ) ) # ( \alu_main|Mux29~1_combout\ & ( !\alu_main|Mux30~2_combout\ & ( (\alu_main|Mux30~1_combout\ & (((\alu_main|ShiftLeft1~1_combout\ & \alu_main|ShiftRight1~11_combout\)) # (\alu_main|Mux29~2_combout\))) ) ) ) # ( 
-- !\alu_main|Mux29~1_combout\ & ( !\alu_main|Mux30~2_combout\ & ( (\alu_main|Mux30~1_combout\ & (((\alu_main|ShiftLeft1~1_combout\ & \alu_main|ShiftRight1~11_combout\)) # (\alu_main|Mux29~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000111000000110000011100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datab => \alu_main|ALT_INV_Mux29~2_combout\,
	datac => \alu_main|ALT_INV_Mux30~1_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~11_combout\,
	datae => \alu_main|ALT_INV_Mux29~1_combout\,
	dataf => \alu_main|ALT_INV_Mux30~2_combout\,
	combout => \alu_main|Mux29~3_combout\);

-- Location: LABCELL_X64_Y16_N6
\alu_main|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~4_combout\ = ( \alu_main|ShiftLeft0~40_combout\ & ( \alu_main|ShiftLeft0~26_combout\ & ( (!\alu_main|Mux1~8_combout\) # ((!\alu_main|Mux1~9_combout\ & ((\alu_main|ShiftLeft0~36_combout\))) # (\alu_main|Mux1~9_combout\ & 
-- (\alu_main|ShiftLeft0~32_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~40_combout\ & ( \alu_main|ShiftLeft0~26_combout\ & ( (!\alu_main|Mux1~9_combout\ & (((!\alu_main|Mux1~8_combout\) # (\alu_main|ShiftLeft0~36_combout\)))) # (\alu_main|Mux1~9_combout\ & 
-- (\alu_main|ShiftLeft0~32_combout\ & ((\alu_main|Mux1~8_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~40_combout\ & ( !\alu_main|ShiftLeft0~26_combout\ & ( (!\alu_main|Mux1~9_combout\ & (((\alu_main|ShiftLeft0~36_combout\ & \alu_main|Mux1~8_combout\)))) # 
-- (\alu_main|Mux1~9_combout\ & (((!\alu_main|Mux1~8_combout\)) # (\alu_main|ShiftLeft0~32_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~40_combout\ & ( !\alu_main|ShiftLeft0~26_combout\ & ( (\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~9_combout\ & 
-- ((\alu_main|ShiftLeft0~36_combout\))) # (\alu_main|Mux1~9_combout\ & (\alu_main|ShiftLeft0~32_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~32_combout\,
	datab => \alu_main|ALT_INV_Mux1~9_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~36_combout\,
	datad => \alu_main|ALT_INV_Mux1~8_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~40_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~26_combout\,
	combout => \alu_main|Mux29~4_combout\);

-- Location: LABCELL_X64_Y16_N33
\alu_main|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~0_combout\ = ( \alu_main|Mux1~16_combout\ & ( \forward|Mux36~0_combout\ ) ) # ( !\alu_main|Mux1~16_combout\ & ( (!\alu_main|Mux1~26_combout\ & (\forward|Mux35~0_combout\)) # (\alu_main|Mux1~26_combout\ & ((\forward|Mux37~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux35~0_combout\,
	datab => \alu_main|ALT_INV_Mux1~26_combout\,
	datac => \forward|ALT_INV_Mux36~0_combout\,
	datad => \forward|ALT_INV_Mux37~0_combout\,
	dataf => \alu_main|ALT_INV_Mux1~16_combout\,
	combout => \alu_main|Mux29~0_combout\);

-- Location: FF_X51_Y13_N44
\reg_file|registers[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[21][29]~q\);

-- Location: FF_X52_Y13_N35
\reg_file|registers[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[17][29]~q\);

-- Location: LABCELL_X50_Y13_N24
\reg_file|registers[29][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[29][29]~feeder_combout\ = \mux_jal|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[29][29]~feeder_combout\);

-- Location: FF_X50_Y13_N25
\reg_file|registers[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[29][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[29][29]~q\);

-- Location: FF_X52_Y13_N20
\reg_file|registers[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[25][29]~q\);

-- Location: MLABCELL_X52_Y13_N51
\reg_file|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux2~1_combout\ = ( \reg_file|registers[29][29]~q\ & ( \reg_file|registers[25][29]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[17][29]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][29]~q\))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[29][29]~q\ & ( \reg_file|registers[25][29]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[17][29]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[21][29]~q\))) 
-- ) ) ) # ( \reg_file|registers[29][29]~q\ & ( !\reg_file|registers[25][29]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & ((\reg_file|registers[17][29]~q\)))) # (sinstruction_IFID(23) & (((\reg_file|registers[21][29]~q\)) # 
-- (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[29][29]~q\ & ( !\reg_file|registers[25][29]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[17][29]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[21][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[21][29]~q\,
	datad => \reg_file|ALT_INV_registers[17][29]~q\,
	datae => \reg_file|ALT_INV_registers[29][29]~q\,
	dataf => \reg_file|ALT_INV_registers[25][29]~q\,
	combout => \reg_file|Mux2~1_combout\);

-- Location: FF_X53_Y11_N17
\reg_file|registers[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[22][29]~q\);

-- Location: FF_X53_Y11_N2
\reg_file|registers[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[30][29]~q\);

-- Location: FF_X53_Y11_N56
\reg_file|registers[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[26][29]~q\);

-- Location: FF_X50_Y12_N35
\reg_file|registers[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[18][29]~q\);

-- Location: LABCELL_X53_Y11_N33
\reg_file|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux2~2_combout\ = ( \reg_file|registers[26][29]~q\ & ( \reg_file|registers[18][29]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\reg_file|registers[22][29]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[30][29]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[26][29]~q\ & ( \reg_file|registers[18][29]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # ((\reg_file|registers[22][29]~q\)))) # (sinstruction_IFID(24) & (sinstruction_IFID(23) & 
-- ((\reg_file|registers[30][29]~q\)))) ) ) ) # ( \reg_file|registers[26][29]~q\ & ( !\reg_file|registers[18][29]~q\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23) & (\reg_file|registers[22][29]~q\))) # (sinstruction_IFID(24) & 
-- ((!sinstruction_IFID(23)) # ((\reg_file|registers[30][29]~q\)))) ) ) ) # ( !\reg_file|registers[26][29]~q\ & ( !\reg_file|registers[18][29]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[22][29]~q\)) # 
-- (sinstruction_IFID(24) & ((\reg_file|registers[30][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[22][29]~q\,
	datad => \reg_file|ALT_INV_registers[30][29]~q\,
	datae => \reg_file|ALT_INV_registers[26][29]~q\,
	dataf => \reg_file|ALT_INV_registers[18][29]~q\,
	combout => \reg_file|Mux2~2_combout\);

-- Location: FF_X56_Y12_N20
\reg_file|registers[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[16][29]~q\);

-- Location: FF_X56_Y12_N47
\reg_file|registers[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[20][29]~q\);

-- Location: LABCELL_X48_Y12_N3
\reg_file|registers[28][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[28][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[28][29]~feeder_combout\);

-- Location: FF_X48_Y12_N4
\reg_file|registers[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[28][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[28][29]~q\);

-- Location: LABCELL_X46_Y11_N21
\reg_file|registers[24][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[24][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[24][29]~feeder_combout\);

-- Location: FF_X46_Y11_N23
\reg_file|registers[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[24][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[24][29]~q\);

-- Location: LABCELL_X56_Y12_N39
\reg_file|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux2~0_combout\ = ( \reg_file|registers[28][29]~q\ & ( \reg_file|registers[24][29]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][29]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][29]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[28][29]~q\ & ( \reg_file|registers[24][29]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][29]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][29]~q\))))) # (sinstruction_IFID(24) & 
-- (((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[28][29]~q\ & ( !\reg_file|registers[24][29]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][29]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[20][29]~q\))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[28][29]~q\ & ( !\reg_file|registers[24][29]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[16][29]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[16][29]~q\,
	datab => \reg_file|ALT_INV_registers[20][29]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[28][29]~q\,
	dataf => \reg_file|ALT_INV_registers[24][29]~q\,
	combout => \reg_file|Mux2~0_combout\);

-- Location: LABCELL_X50_Y14_N0
\reg_file|registers[19][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[19][29]~feeder_combout\ = \mux_jal|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[19][29]~feeder_combout\);

-- Location: FF_X50_Y14_N2
\reg_file|registers[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[19][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][29]~q\);

-- Location: FF_X52_Y15_N20
\reg_file|registers[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[31][29]~q\);

-- Location: FF_X52_Y15_N58
\reg_file|registers[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[23][29]~q\);

-- Location: FF_X50_Y14_N56
\reg_file|registers[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][29]~q\);

-- Location: LABCELL_X50_Y14_N12
\reg_file|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux2~3_combout\ = ( \reg_file|registers[27][29]~q\ & ( sinstruction_IFID(24) & ( (!sinstruction_IFID(23)) # (\reg_file|registers[31][29]~q\) ) ) ) # ( !\reg_file|registers[27][29]~q\ & ( sinstruction_IFID(24) & ( (\reg_file|registers[31][29]~q\ 
-- & sinstruction_IFID(23)) ) ) ) # ( \reg_file|registers[27][29]~q\ & ( !sinstruction_IFID(24) & ( (!sinstruction_IFID(23) & (\reg_file|registers[19][29]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[23][29]~q\))) ) ) ) # ( 
-- !\reg_file|registers[27][29]~q\ & ( !sinstruction_IFID(24) & ( (!sinstruction_IFID(23) & (\reg_file|registers[19][29]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[23][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[19][29]~q\,
	datab => \reg_file|ALT_INV_registers[31][29]~q\,
	datac => \reg_file|ALT_INV_registers[23][29]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[27][29]~q\,
	dataf => ALT_INV_sinstruction_IFID(24),
	combout => \reg_file|Mux2~3_combout\);

-- Location: LABCELL_X55_Y13_N24
\reg_file|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux2~4_combout\ = ( \reg_file|Mux2~0_combout\ & ( \reg_file|Mux2~3_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux2~2_combout\)))) # (sinstruction_IFID(21) & (((\reg_file|Mux2~1_combout\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|Mux2~0_combout\ & ( \reg_file|Mux2~3_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|Mux2~2_combout\)))) # (sinstruction_IFID(21) & (((\reg_file|Mux2~1_combout\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( \reg_file|Mux2~0_combout\ & ( !\reg_file|Mux2~3_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux2~2_combout\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- (\reg_file|Mux2~1_combout\))) ) ) ) # ( !\reg_file|Mux2~0_combout\ & ( !\reg_file|Mux2~3_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|Mux2~2_combout\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- (\reg_file|Mux2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux2~1_combout\,
	datad => \reg_file|ALT_INV_Mux2~2_combout\,
	datae => \reg_file|ALT_INV_Mux2~0_combout\,
	dataf => \reg_file|ALT_INV_Mux2~3_combout\,
	combout => \reg_file|Mux2~4_combout\);

-- Location: FF_X52_Y18_N53
\reg_file|registers[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][29]~q\);

-- Location: MLABCELL_X52_Y18_N12
\reg_file|registers[6][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[6][29]~feeder_combout\);

-- Location: FF_X52_Y18_N14
\reg_file|registers[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[6][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[6][29]~q\);

-- Location: FF_X50_Y16_N50
\reg_file|registers[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[7][29]~q\);

-- Location: MLABCELL_X52_Y18_N6
\reg_file|registers[5][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[5][29]~feeder_combout\);

-- Location: FF_X52_Y18_N8
\reg_file|registers[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[5][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[5][29]~q\);

-- Location: MLABCELL_X52_Y18_N21
\reg_file|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux2~8_combout\ = ( \reg_file|registers[7][29]~q\ & ( \reg_file|registers[5][29]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[4][29]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][29]~q\)))) # (sinstruction_IFID(21)) ) ) ) # 
-- ( !\reg_file|registers[7][29]~q\ & ( \reg_file|registers[5][29]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))) # (\reg_file|registers[4][29]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[6][29]~q\ & !sinstruction_IFID(21))))) ) ) ) 
-- # ( \reg_file|registers[7][29]~q\ & ( !\reg_file|registers[5][29]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[4][29]~q\ & ((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21)) # (\reg_file|registers[6][29]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[7][29]~q\ & ( !\reg_file|registers[5][29]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[4][29]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[6][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][29]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[6][29]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[7][29]~q\,
	dataf => \reg_file|ALT_INV_registers[5][29]~q\,
	combout => \reg_file|Mux2~8_combout\);

-- Location: LABCELL_X53_Y19_N24
\reg_file|registers[10][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[10][29]~feeder_combout\ = \mux_jal|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[10][29]~feeder_combout\);

-- Location: FF_X53_Y19_N26
\reg_file|registers[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[10][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[10][29]~q\);

-- Location: FF_X47_Y19_N8
\reg_file|registers[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][29]~q\);

-- Location: FF_X50_Y18_N53
\reg_file|registers[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[9][29]~q\);

-- Location: LABCELL_X53_Y19_N30
\reg_file|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux2~5_combout\ = ( \reg_file|registers[8][29]~q\ & ( \reg_file|registers[9][29]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & (\reg_file|registers[10][29]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[11][29]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[8][29]~q\ & ( \reg_file|registers[9][29]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[10][29]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[11][29]~q\))))) ) ) ) # ( \reg_file|registers[8][29]~q\ & ( !\reg_file|registers[9][29]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- (\reg_file|registers[10][29]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[11][29]~q\))))) ) ) ) # ( !\reg_file|registers[8][29]~q\ & ( !\reg_file|registers[9][29]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- (\reg_file|registers[10][29]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[11][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][29]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[11][29]~q\,
	datae => \reg_file|ALT_INV_registers[8][29]~q\,
	dataf => \reg_file|ALT_INV_registers[9][29]~q\,
	combout => \reg_file|Mux2~5_combout\);

-- Location: FF_X46_Y17_N52
\reg_file|registers[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[12][29]~q\);

-- Location: FF_X46_Y17_N59
\reg_file|registers[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][29]~q\);

-- Location: FF_X47_Y16_N50
\reg_file|registers[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][29]~q\);

-- Location: MLABCELL_X52_Y14_N36
\reg_file|registers[13][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[13][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[13][29]~feeder_combout\);

-- Location: FF_X52_Y14_N38
\reg_file|registers[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[13][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[13][29]~q\);

-- Location: LABCELL_X46_Y17_N36
\reg_file|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux2~7_combout\ = ( \reg_file|registers[15][29]~q\ & ( \reg_file|registers[13][29]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[12][29]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][29]~q\)))) # (sinstruction_IFID(21)) ) ) 
-- ) # ( !\reg_file|registers[15][29]~q\ & ( \reg_file|registers[13][29]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][29]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][29]~q\))))) # (sinstruction_IFID(21) & 
-- (((!sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[15][29]~q\ & ( !\reg_file|registers[13][29]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][29]~q\)) # (sinstruction_IFID(22) & 
-- ((\reg_file|registers[14][29]~q\))))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[15][29]~q\ & ( !\reg_file|registers[13][29]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- (\reg_file|registers[12][29]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[12][29]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[14][29]~q\,
	datae => \reg_file|ALT_INV_registers[15][29]~q\,
	dataf => \reg_file|ALT_INV_registers[13][29]~q\,
	combout => \reg_file|Mux2~7_combout\);

-- Location: FF_X43_Y16_N59
\reg_file|registers[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[3][29]~q\);

-- Location: FF_X43_Y16_N26
\reg_file|registers[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][29]~q\);

-- Location: LABCELL_X48_Y17_N45
\reg_file|registers[1][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][29]~feeder_combout\ = ( \mux_jal|output[29]~29_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[29]~29_combout\,
	combout => \reg_file|registers[1][29]~feeder_combout\);

-- Location: FF_X48_Y17_N47
\reg_file|registers[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[1][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][29]~q\);

-- Location: FF_X46_Y18_N16
\reg_file|registers[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][29]~q\);

-- Location: LABCELL_X43_Y16_N21
\reg_file|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux2~6_combout\ = ( \reg_file|registers[1][29]~q\ & ( \reg_file|registers[0][29]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[2][29]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][29]~q\))) ) ) ) # 
-- ( !\reg_file|registers[1][29]~q\ & ( \reg_file|registers[0][29]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[2][29]~q\)))) # (sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|registers[3][29]~q\))) ) ) ) # 
-- ( \reg_file|registers[1][29]~q\ & ( !\reg_file|registers[0][29]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[2][29]~q\)))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[3][29]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[1][29]~q\ & ( !\reg_file|registers[0][29]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][29]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[3][29]~q\,
	datad => \reg_file|ALT_INV_registers[2][29]~q\,
	datae => \reg_file|ALT_INV_registers[1][29]~q\,
	dataf => \reg_file|ALT_INV_registers[0][29]~q\,
	combout => \reg_file|Mux2~6_combout\);

-- Location: MLABCELL_X52_Y18_N48
\reg_file|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux2~9_combout\ = ( \reg_file|Mux2~7_combout\ & ( \reg_file|Mux2~6_combout\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # ((\reg_file|Mux2~8_combout\)))) # (sinstruction_IFID(24) & (((\reg_file|Mux2~5_combout\)) # 
-- (sinstruction_IFID(23)))) ) ) ) # ( !\reg_file|Mux2~7_combout\ & ( \reg_file|Mux2~6_combout\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # ((\reg_file|Mux2~8_combout\)))) # (sinstruction_IFID(24) & (!sinstruction_IFID(23) & 
-- ((\reg_file|Mux2~5_combout\)))) ) ) ) # ( \reg_file|Mux2~7_combout\ & ( !\reg_file|Mux2~6_combout\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23) & (\reg_file|Mux2~8_combout\))) # (sinstruction_IFID(24) & (((\reg_file|Mux2~5_combout\)) # 
-- (sinstruction_IFID(23)))) ) ) ) # ( !\reg_file|Mux2~7_combout\ & ( !\reg_file|Mux2~6_combout\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23) & (\reg_file|Mux2~8_combout\))) # (sinstruction_IFID(24) & (!sinstruction_IFID(23) & 
-- ((\reg_file|Mux2~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_Mux2~8_combout\,
	datad => \reg_file|ALT_INV_Mux2~5_combout\,
	datae => \reg_file|ALT_INV_Mux2~7_combout\,
	dataf => \reg_file|ALT_INV_Mux2~6_combout\,
	combout => \reg_file|Mux2~9_combout\);

-- Location: LABCELL_X55_Y15_N45
\reg_file|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux2~10_combout\ = ( \reg_file|Mux2~4_combout\ & ( \reg_file|Mux2~9_combout\ ) ) # ( !\reg_file|Mux2~4_combout\ & ( \reg_file|Mux2~9_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux2~4_combout\ & ( !\reg_file|Mux2~9_combout\ & ( 
-- sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux2~4_combout\,
	dataf => \reg_file|ALT_INV_Mux2~9_combout\,
	combout => \reg_file|Mux2~10_combout\);

-- Location: FF_X55_Y15_N5
\sreaddata1_IDEX[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux2~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(29));

-- Location: LABCELL_X57_Y17_N6
\forward|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux2~0_combout\ = ( \forward|Mux31~4_combout\ & ( \alu_main|Result\(29) & ( sreaddata1_IDEX(29) ) ) ) # ( !\forward|Mux31~4_combout\ & ( \alu_main|Result\(29) & ( (salumainresult_EXMEM(29)) # (\forward|Mux31~5_combout\) ) ) ) # ( 
-- \forward|Mux31~4_combout\ & ( !\alu_main|Result\(29) & ( sreaddata1_IDEX(29) ) ) ) # ( !\forward|Mux31~4_combout\ & ( !\alu_main|Result\(29) & ( (!\forward|Mux31~5_combout\ & salumainresult_EXMEM(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000011110000111101010101111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~5_combout\,
	datac => ALT_INV_sreaddata1_IDEX(29),
	datad => ALT_INV_salumainresult_EXMEM(29),
	datae => \forward|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Result\(29),
	combout => \forward|Mux2~0_combout\);

-- Location: LABCELL_X64_Y16_N48
\alu_main|Mux29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~10_combout\ = ( !\alu_main|Mux30~5_combout\ & ( (!\alu_main|Mux30~4_combout\ & (!\forward|Mux34~0_combout\ & (!\forward|Mux2~0_combout\))) # (\alu_main|Mux30~4_combout\ & ((((\alu_main|Mux29~0_combout\))))) ) ) # ( 
-- \alu_main|Mux30~5_combout\ & ( (!\alu_main|Mux30~4_combout\ & (((\alu_main|Mux29~3_combout\)))) # (\alu_main|Mux30~4_combout\ & ((((\alu_main|Mux29~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000000010000000000010100101111111010101110101010000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux30~4_combout\,
	datab => \forward|ALT_INV_Mux34~0_combout\,
	datac => \alu_main|ALT_INV_Mux29~3_combout\,
	datad => \alu_main|ALT_INV_Mux29~4_combout\,
	datae => \alu_main|ALT_INV_Mux30~5_combout\,
	dataf => \alu_main|ALT_INV_Mux29~0_combout\,
	datag => \forward|ALT_INV_Mux2~0_combout\,
	combout => \alu_main|Mux29~10_combout\);

-- Location: MLABCELL_X59_Y18_N45
\forward|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux34~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(29) ) ) # ( !\forward|Mux49~6_combout\ & ( salumainresult_EXMEM(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(29),
	datad => \alu_main|ALT_INV_Result\(29),
	dataf => \forward|ALT_INV_Mux49~6_combout\,
	combout => \forward|Mux34~1_combout\);

-- Location: MLABCELL_X59_Y14_N30
\alu_main|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~117_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux34~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(29))))) ) + ( \forward|Mux2~0_combout\ ) + ( \alu_main|Add0~114\ ))
-- \alu_main|Add0~118\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux34~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(29))))) ) + ( \forward|Mux2~0_combout\ ) + ( \alu_main|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(29),
	datad => \forward|ALT_INV_Mux34~1_combout\,
	dataf => \forward|ALT_INV_Mux2~0_combout\,
	cin => \alu_main|Add0~114\,
	sumout => \alu_main|Add0~117_sumout\,
	cout => \alu_main|Add0~118\);

-- Location: LABCELL_X64_Y16_N18
\alu_main|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~6_combout\ = ( !salucontrol_IDEX(1) & ( (!\forward|Mux34~0_combout\ & (salucontrol_IDEX(0) & (\forward|Mux2~0_combout\ & (!salucontrol_IDEX(3))))) # (\forward|Mux34~0_combout\ & (((!salucontrol_IDEX(3) & ((\forward|Mux2~0_combout\) # 
-- (salucontrol_IDEX(0))))) # (\alu_main|Mux28~7_combout\))) ) ) # ( salucontrol_IDEX(1) & ( (!\forward|Mux34~0_combout\ & (!salucontrol_IDEX(0) & (\alu_main|Add0~117_sumout\ & (!salucontrol_IDEX(3))))) # (\forward|Mux34~0_combout\ & (((!salucontrol_IDEX(0) 
-- & (\alu_main|Add0~117_sumout\ & !salucontrol_IDEX(3)))) # (\alu_main|Mux28~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001011100000000000010100000000000110111001100110011101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => \forward|ALT_INV_Mux34~0_combout\,
	datac => \alu_main|ALT_INV_Add0~117_sumout\,
	datad => ALT_INV_salucontrol_IDEX(3),
	datae => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Mux28~7_combout\,
	datag => \forward|ALT_INV_Mux2~0_combout\,
	combout => \alu_main|Mux29~6_combout\);

-- Location: LABCELL_X64_Y16_N30
\alu_main|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux29~5_combout\ = ( \alu_main|Mux29~6_combout\ ) # ( !\alu_main|Mux29~6_combout\ & ( (\alu_main|Mux29~10_combout\ & \alu_main|Mux28~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux29~10_combout\,
	datad => \alu_main|ALT_INV_Mux28~5_combout\,
	dataf => \alu_main|ALT_INV_Mux29~6_combout\,
	combout => \alu_main|Mux29~5_combout\);

-- Location: LABCELL_X61_Y16_N15
\alu_main|Result[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(29) = (!\alu_main|Mux32~0_combout\ & (\alu_main|Mux29~5_combout\)) # (\alu_main|Mux32~0_combout\ & ((\alu_main|Result\(29))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux29~5_combout\,
	datac => \alu_main|ALT_INV_Result\(29),
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(29));

-- Location: LABCELL_X55_Y16_N39
\mux_jal|output[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[29]~29_combout\ = ( spc_MEMWB(29) & ( \alu_main|Result\(29) ) ) # ( !spc_MEMWB(29) & ( \alu_main|Result\(29) & ( !\sjal_MEMWB~q\ ) ) ) # ( spc_MEMWB(29) & ( !\alu_main|Result\(29) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_spc_MEMWB(29),
	dataf => \alu_main|ALT_INV_Result\(29),
	combout => \mux_jal|output[29]~29_combout\);

-- Location: FF_X52_Y19_N7
\reg_file|registers[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[29]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][29]~q\);

-- Location: MLABCELL_X47_Y19_N39
\reg_file|Mux34~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux34~5_combout\ = ( \reg_file|registers[10][29]~q\ & ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16)) # (\reg_file|registers[11][29]~q\) ) ) ) # ( !\reg_file|registers[10][29]~q\ & ( sinstruction_IFID(17) & ( (sinstruction_IFID(16) & 
-- \reg_file|registers[11][29]~q\) ) ) ) # ( \reg_file|registers[10][29]~q\ & ( !sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & (\reg_file|registers[8][29]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[9][29]~q\))) ) ) ) # ( 
-- !\reg_file|registers[10][29]~q\ & ( !sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & (\reg_file|registers[8][29]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[9][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][29]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[11][29]~q\,
	datad => \reg_file|ALT_INV_registers[9][29]~q\,
	datae => \reg_file|ALT_INV_registers[10][29]~q\,
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \reg_file|Mux34~5_combout\);

-- Location: MLABCELL_X52_Y18_N24
\reg_file|Mux34~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux34~8_combout\ = ( \reg_file|registers[7][29]~q\ & ( \reg_file|registers[6][29]~q\ & ( ((!sinstruction_IFID(16) & (\reg_file|registers[4][29]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][29]~q\)))) # (sinstruction_IFID(17)) ) ) ) # 
-- ( !\reg_file|registers[7][29]~q\ & ( \reg_file|registers[6][29]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[4][29]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][29]~q\))))) # (sinstruction_IFID(17) & 
-- (((!sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[7][29]~q\ & ( !\reg_file|registers[6][29]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[4][29]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[5][29]~q\))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[7][29]~q\ & ( !\reg_file|registers[6][29]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- (\reg_file|registers[4][29]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][29]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => ALT_INV_sinstruction_IFID(16),
	datad => \reg_file|ALT_INV_registers[5][29]~q\,
	datae => \reg_file|ALT_INV_registers[7][29]~q\,
	dataf => \reg_file|ALT_INV_registers[6][29]~q\,
	combout => \reg_file|Mux34~8_combout\);

-- Location: MLABCELL_X52_Y17_N39
\reg_file|Mux34~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux34~7_combout\ = ( \reg_file|registers[13][29]~q\ & ( \reg_file|registers[14][29]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[12][29]~q\)))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[15][29]~q\))) ) ) ) # ( !\reg_file|registers[13][29]~q\ & ( \reg_file|registers[14][29]~q\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17)) # (\reg_file|registers[12][29]~q\)))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[15][29]~q\ & ((sinstruction_IFID(17))))) ) ) ) # ( \reg_file|registers[13][29]~q\ & ( !\reg_file|registers[14][29]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][29]~q\ & !sinstruction_IFID(17))))) # 
-- (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[15][29]~q\))) ) ) ) # ( !\reg_file|registers[13][29]~q\ & ( !\reg_file|registers[14][29]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[12][29]~q\ & 
-- !sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (\reg_file|registers[15][29]~q\ & ((sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][29]~q\,
	datab => \reg_file|ALT_INV_registers[12][29]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[13][29]~q\,
	dataf => \reg_file|ALT_INV_registers[14][29]~q\,
	combout => \reg_file|Mux34~7_combout\);

-- Location: LABCELL_X43_Y16_N39
\reg_file|Mux34~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux34~6_combout\ = ( \reg_file|registers[1][29]~q\ & ( \reg_file|registers[0][29]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[2][29]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][29]~q\))) ) ) ) 
-- # ( !\reg_file|registers[1][29]~q\ & ( \reg_file|registers[0][29]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[2][29]~q\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|registers[3][29]~q\))) ) ) ) 
-- # ( \reg_file|registers[1][29]~q\ & ( !\reg_file|registers[0][29]~q\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|registers[2][29]~q\)))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[3][29]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[1][29]~q\ & ( !\reg_file|registers[0][29]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][29]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[3][29]~q\,
	datad => \reg_file|ALT_INV_registers[2][29]~q\,
	datae => \reg_file|ALT_INV_registers[1][29]~q\,
	dataf => \reg_file|ALT_INV_registers[0][29]~q\,
	combout => \reg_file|Mux34~6_combout\);

-- Location: LABCELL_X53_Y18_N18
\reg_file|Mux34~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux34~9_combout\ = ( \reg_file|Mux34~7_combout\ & ( \reg_file|Mux34~6_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux34~5_combout\)))) # (sinstruction_IFID(18) & (((\reg_file|Mux34~8_combout\)) # 
-- (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|Mux34~7_combout\ & ( \reg_file|Mux34~6_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # ((\reg_file|Mux34~5_combout\)))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & 
-- ((\reg_file|Mux34~8_combout\)))) ) ) ) # ( \reg_file|Mux34~7_combout\ & ( !\reg_file|Mux34~6_combout\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|Mux34~5_combout\))) # (sinstruction_IFID(18) & (((\reg_file|Mux34~8_combout\)) # 
-- (sinstruction_IFID(19)))) ) ) ) # ( !\reg_file|Mux34~7_combout\ & ( !\reg_file|Mux34~6_combout\ & ( (!sinstruction_IFID(18) & (sinstruction_IFID(19) & (\reg_file|Mux34~5_combout\))) # (sinstruction_IFID(18) & (!sinstruction_IFID(19) & 
-- ((\reg_file|Mux34~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux34~5_combout\,
	datad => \reg_file|ALT_INV_Mux34~8_combout\,
	datae => \reg_file|ALT_INV_Mux34~7_combout\,
	dataf => \reg_file|ALT_INV_Mux34~6_combout\,
	combout => \reg_file|Mux34~9_combout\);

-- Location: LABCELL_X53_Y11_N39
\reg_file|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux34~2_combout\ = ( \reg_file|registers[26][29]~q\ & ( \reg_file|registers[18][29]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|registers[22][29]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[30][29]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[26][29]~q\ & ( \reg_file|registers[18][29]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[22][29]~q\)))) # (sinstruction_IFID(19) & (sinstruction_IFID(18) & 
-- ((\reg_file|registers[30][29]~q\)))) ) ) ) # ( \reg_file|registers[26][29]~q\ & ( !\reg_file|registers[18][29]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|registers[22][29]~q\))) # (sinstruction_IFID(19) & 
-- ((!sinstruction_IFID(18)) # ((\reg_file|registers[30][29]~q\)))) ) ) ) # ( !\reg_file|registers[26][29]~q\ & ( !\reg_file|registers[18][29]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[22][29]~q\)) # 
-- (sinstruction_IFID(19) & ((\reg_file|registers[30][29]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[22][29]~q\,
	datad => \reg_file|ALT_INV_registers[30][29]~q\,
	datae => \reg_file|ALT_INV_registers[26][29]~q\,
	dataf => \reg_file|ALT_INV_registers[18][29]~q\,
	combout => \reg_file|Mux34~2_combout\);

-- Location: LABCELL_X51_Y13_N3
\reg_file|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux34~1_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[25][29]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[29][29]~q\) ) ) ) # ( !sinstruction_IFID(19) & ( \reg_file|registers[25][29]~q\ & ( (!sinstruction_IFID(18) & 
-- (\reg_file|registers[17][29]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][29]~q\))) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[25][29]~q\ & ( (sinstruction_IFID(18) & \reg_file|registers[29][29]~q\) ) ) ) # ( 
-- !sinstruction_IFID(19) & ( !\reg_file|registers[25][29]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[17][29]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][29]~q\,
	datab => \reg_file|ALT_INV_registers[21][29]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[29][29]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[25][29]~q\,
	combout => \reg_file|Mux34~1_combout\);

-- Location: MLABCELL_X52_Y15_N9
\reg_file|Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux34~3_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[19][29]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][29]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][29]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( 
-- \reg_file|registers[19][29]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[23][29]~q\) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[19][29]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[27][29]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[31][29]~q\))) ) ) ) # ( !sinstruction_IFID(19) & ( !\reg_file|registers[19][29]~q\ & ( (\reg_file|registers[23][29]~q\ & sinstruction_IFID(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[23][29]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[27][29]~q\,
	datad => \reg_file|ALT_INV_registers[31][29]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[19][29]~q\,
	combout => \reg_file|Mux34~3_combout\);

-- Location: LABCELL_X56_Y12_N6
\reg_file|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux34~0_combout\ = ( \reg_file|registers[28][29]~q\ & ( \reg_file|registers[24][29]~q\ & ( ((!sinstruction_IFID(18) & ((\reg_file|registers[16][29]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][29]~q\))) # (sinstruction_IFID(19)) ) ) 
-- ) # ( !\reg_file|registers[28][29]~q\ & ( \reg_file|registers[24][29]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19)) # (\reg_file|registers[16][29]~q\)))) # (sinstruction_IFID(18) & (\reg_file|registers[20][29]~q\ & 
-- ((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[28][29]~q\ & ( !\reg_file|registers[24][29]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[16][29]~q\ & !sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))) # 
-- (\reg_file|registers[20][29]~q\))) ) ) ) # ( !\reg_file|registers[28][29]~q\ & ( !\reg_file|registers[24][29]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[16][29]~q\))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[20][29]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[20][29]~q\,
	datac => \reg_file|ALT_INV_registers[16][29]~q\,
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[28][29]~q\,
	dataf => \reg_file|ALT_INV_registers[24][29]~q\,
	combout => \reg_file|Mux34~0_combout\);

-- Location: LABCELL_X53_Y14_N12
\reg_file|Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux34~4_combout\ = ( \reg_file|Mux34~3_combout\ & ( \reg_file|Mux34~0_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|Mux34~1_combout\)))) # (sinstruction_IFID(17) & (((\reg_file|Mux34~2_combout\)) # 
-- (sinstruction_IFID(16)))) ) ) ) # ( !\reg_file|Mux34~3_combout\ & ( \reg_file|Mux34~0_combout\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16)) # ((\reg_file|Mux34~1_combout\)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & 
-- (\reg_file|Mux34~2_combout\))) ) ) ) # ( \reg_file|Mux34~3_combout\ & ( !\reg_file|Mux34~0_combout\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & ((\reg_file|Mux34~1_combout\)))) # (sinstruction_IFID(17) & (((\reg_file|Mux34~2_combout\)) # 
-- (sinstruction_IFID(16)))) ) ) ) # ( !\reg_file|Mux34~3_combout\ & ( !\reg_file|Mux34~0_combout\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16) & ((\reg_file|Mux34~1_combout\)))) # (sinstruction_IFID(17) & (!sinstruction_IFID(16) & 
-- (\reg_file|Mux34~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_Mux34~2_combout\,
	datad => \reg_file|ALT_INV_Mux34~1_combout\,
	datae => \reg_file|ALT_INV_Mux34~3_combout\,
	dataf => \reg_file|ALT_INV_Mux34~0_combout\,
	combout => \reg_file|Mux34~4_combout\);

-- Location: LABCELL_X57_Y18_N9
\reg_file|Mux34~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux34~10_combout\ = ( \reg_file|Mux34~9_combout\ & ( \reg_file|Mux34~4_combout\ ) ) # ( !\reg_file|Mux34~9_combout\ & ( \reg_file|Mux34~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux34~9_combout\ & ( !\reg_file|Mux34~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux34~9_combout\,
	dataf => \reg_file|ALT_INV_Mux34~4_combout\,
	combout => \reg_file|Mux34~10_combout\);

-- Location: FF_X57_Y18_N26
\sreaddata2_IDEX[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux34~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(29));

-- Location: MLABCELL_X59_Y14_N33
\alu_main|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~121_sumout\ = SUM(( \forward|Mux1~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux33~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(30))))) ) + ( \alu_main|Add0~118\ ))
-- \alu_main|Add0~122\ = CARRY(( \forward|Mux1~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux33~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(30))))) ) + ( \alu_main|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010010110010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(30),
	datad => \forward|ALT_INV_Mux1~0_combout\,
	dataf => \forward|ALT_INV_Mux33~1_combout\,
	cin => \alu_main|Add0~118\,
	sumout => \alu_main|Add0~121_sumout\,
	cout => \alu_main|Add0~122\);

-- Location: MLABCELL_X59_Y14_N36
\alu_main|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~125_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux32~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(31))))) ) + ( \forward|Mux0~0_combout\ ) + ( \alu_main|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux49~5_combout\,
	datac => ALT_INV_sreaddata2_IDEX(31),
	datad => \forward|ALT_INV_Mux32~1_combout\,
	dataf => \forward|ALT_INV_Mux0~0_combout\,
	cin => \alu_main|Add0~122\,
	sumout => \alu_main|Add0~125_sumout\);

-- Location: LABCELL_X63_Y14_N36
\alu_main|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~1_combout\ = ( \forward|Mux34~0_combout\ & ( \forward|Mux33~0_combout\ & ( ((!\alu_main|Mux1~26_combout\) # (\forward|Mux35~0_combout\)) # (\alu_main|Mux1~16_combout\) ) ) ) # ( !\forward|Mux34~0_combout\ & ( \forward|Mux33~0_combout\ & ( 
-- (!\alu_main|Mux1~16_combout\ & ((!\alu_main|Mux1~26_combout\) # (\forward|Mux35~0_combout\))) ) ) ) # ( \forward|Mux34~0_combout\ & ( !\forward|Mux33~0_combout\ & ( ((\alu_main|Mux1~26_combout\ & \forward|Mux35~0_combout\)) # (\alu_main|Mux1~16_combout\) 
-- ) ) ) # ( !\forward|Mux34~0_combout\ & ( !\forward|Mux33~0_combout\ & ( (!\alu_main|Mux1~16_combout\ & (\alu_main|Mux1~26_combout\ & \forward|Mux35~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001100110011111111000000110011001111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux1~16_combout\,
	datac => \alu_main|ALT_INV_Mux1~26_combout\,
	datad => \forward|ALT_INV_Mux35~0_combout\,
	datae => \forward|ALT_INV_Mux34~0_combout\,
	dataf => \forward|ALT_INV_Mux33~0_combout\,
	combout => \alu_main|Mux31~1_combout\);

-- Location: LABCELL_X64_Y12_N6
\alu_main|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~7_combout\ = ( \forward|Mux47~0_combout\ & ( \forward|Mux46~0_combout\ & ( ((!sinstruction_IFID(6) & (\forward|Mux44~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux45~0_combout\)))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux47~0_combout\ & ( \forward|Mux46~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux44~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux45~0_combout\))))) # (sinstruction_IFID(7) & (((!sinstruction_IFID(6))))) 
-- ) ) ) # ( \forward|Mux47~0_combout\ & ( !\forward|Mux46~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux44~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux45~0_combout\))))) # (sinstruction_IFID(7) & 
-- (((sinstruction_IFID(6))))) ) ) ) # ( !\forward|Mux47~0_combout\ & ( !\forward|Mux46~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux44~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux45~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux44~0_combout\,
	datab => ALT_INV_sinstruction_IFID(7),
	datac => ALT_INV_sinstruction_IFID(6),
	datad => \forward|ALT_INV_Mux45~0_combout\,
	datae => \forward|ALT_INV_Mux47~0_combout\,
	dataf => \forward|ALT_INV_Mux46~0_combout\,
	combout => \alu_main|Mux31~7_combout\);

-- Location: LABCELL_X64_Y12_N48
\alu_main|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~4_combout\ = ( \alu_main|ShiftLeft0~42_combout\ & ( \alu_main|ShiftLeft0~30_combout\ & ( (!\alu_main|Mux1~8_combout\) # ((!\alu_main|Mux1~9_combout\ & (\alu_main|ShiftLeft0~38_combout\)) # (\alu_main|Mux1~9_combout\ & 
-- ((\alu_main|Mux31~7_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~42_combout\ & ( \alu_main|ShiftLeft0~30_combout\ & ( (!\alu_main|Mux1~8_combout\ & (!\alu_main|Mux1~9_combout\)) # (\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~9_combout\ & 
-- (\alu_main|ShiftLeft0~38_combout\)) # (\alu_main|Mux1~9_combout\ & ((\alu_main|Mux31~7_combout\))))) ) ) ) # ( \alu_main|ShiftLeft0~42_combout\ & ( !\alu_main|ShiftLeft0~30_combout\ & ( (!\alu_main|Mux1~8_combout\ & (\alu_main|Mux1~9_combout\)) # 
-- (\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~9_combout\ & (\alu_main|ShiftLeft0~38_combout\)) # (\alu_main|Mux1~9_combout\ & ((\alu_main|Mux31~7_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft0~42_combout\ & ( !\alu_main|ShiftLeft0~30_combout\ & ( 
-- (\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~9_combout\ & (\alu_main|ShiftLeft0~38_combout\)) # (\alu_main|Mux1~9_combout\ & ((\alu_main|Mux31~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~8_combout\,
	datab => \alu_main|ALT_INV_Mux1~9_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~38_combout\,
	datad => \alu_main|ALT_INV_Mux31~7_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~42_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~30_combout\,
	combout => \alu_main|Mux31~4_combout\);

-- Location: LABCELL_X64_Y14_N36
\alu_main|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~2_combout\ = ( \alu_main|Mux1~18_combout\ & ( \alu_main|ShiftLeft1~27_combout\ & ( (!\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftLeft1~39_combout\))) # (\alu_main|Mux1~19_combout\ & (\alu_main|ShiftLeft1~31_combout\)) ) ) ) # ( 
-- !\alu_main|Mux1~18_combout\ & ( \alu_main|ShiftLeft1~27_combout\ & ( (!\alu_main|Mux1~19_combout\) # (\alu_main|ShiftLeft1~42_combout\) ) ) ) # ( \alu_main|Mux1~18_combout\ & ( !\alu_main|ShiftLeft1~27_combout\ & ( (!\alu_main|Mux1~19_combout\ & 
-- ((\alu_main|ShiftLeft1~39_combout\))) # (\alu_main|Mux1~19_combout\ & (\alu_main|ShiftLeft1~31_combout\)) ) ) ) # ( !\alu_main|Mux1~18_combout\ & ( !\alu_main|ShiftLeft1~27_combout\ & ( (\alu_main|ShiftLeft1~42_combout\ & \alu_main|Mux1~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~31_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~39_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~42_combout\,
	datad => \alu_main|ALT_INV_Mux1~19_combout\,
	datae => \alu_main|ALT_INV_Mux1~18_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~27_combout\,
	combout => \alu_main|Mux31~2_combout\);

-- Location: LABCELL_X62_Y15_N27
\alu_main|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~8_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( (!\alu_main|ShiftLeft1~3_combout\) # (((!\alu_main|ShiftLeft1~5_combout\) # (!\alu_main|ShiftLeft1~4_combout\)) # (salucontrol_IDEX(0))) ) ) # ( !\alu_main|ShiftLeft1~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111110111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => \alu_main|ALT_INV_ShiftLeft1~5_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux31~8_combout\);

-- Location: LABCELL_X62_Y15_N36
\alu_main|Mux31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~13_combout\ = ( !salucontrol_IDEX(1) & ( (\alu_main|ShiftLeft1~1_combout\ & (\alu_main|ShiftRight1~54_combout\ & (salucontrol_IDEX(0) & (\alu_main|Mux19~12_combout\)))) ) ) # ( salucontrol_IDEX(1) & ( (\alu_main|ShiftLeft1~1_combout\ & 
-- (\alu_main|ShiftRight1~54_combout\ & (((\alu_main|Mux31~8_combout\)) # (\alu_main|ShiftLeft1~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000001000000010000000100000000000000010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~54_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datad => \alu_main|ALT_INV_Mux19~12_combout\,
	datae => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Mux31~8_combout\,
	datag => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux31~13_combout\);

-- Location: LABCELL_X64_Y14_N30
\alu_main|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~3_combout\ = ( \alu_main|Mux31~2_combout\ & ( \alu_main|Mux31~13_combout\ & ( (\alu_main|Mux30~1_combout\) # (\alu_main|Mux30~2_combout\) ) ) ) # ( !\alu_main|Mux31~2_combout\ & ( \alu_main|Mux31~13_combout\ & ( \alu_main|Mux30~1_combout\ 
-- ) ) ) # ( \alu_main|Mux31~2_combout\ & ( !\alu_main|Mux31~13_combout\ & ( (\alu_main|Mux30~2_combout\ & ((!\alu_main|Mux30~1_combout\) # ((\alu_main|ShiftLeft0~2_combout\ & \alu_main|ShiftRight0~29_combout\)))) ) ) ) # ( !\alu_main|Mux31~2_combout\ & ( 
-- !\alu_main|Mux31~13_combout\ & ( (\alu_main|Mux30~2_combout\ & (\alu_main|Mux30~1_combout\ & (\alu_main|ShiftLeft0~2_combout\ & \alu_main|ShiftRight0~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001010001000100010100110011001100110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux30~2_combout\,
	datab => \alu_main|ALT_INV_Mux30~1_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~29_combout\,
	datae => \alu_main|ALT_INV_Mux31~2_combout\,
	dataf => \alu_main|ALT_INV_Mux31~13_combout\,
	combout => \alu_main|Mux31~3_combout\);

-- Location: LABCELL_X63_Y14_N42
\alu_main|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~5_combout\ = ( \alu_main|Mux31~4_combout\ & ( \alu_main|Mux31~3_combout\ & ( ((!\alu_main|Mux30~4_combout\ & (\alu_main|Result~12_combout\)) # (\alu_main|Mux30~4_combout\ & ((\alu_main|Mux31~1_combout\)))) # (\alu_main|Mux30~5_combout\) ) 
-- ) ) # ( !\alu_main|Mux31~4_combout\ & ( \alu_main|Mux31~3_combout\ & ( (!\alu_main|Mux30~4_combout\ & (((\alu_main|Mux30~5_combout\)) # (\alu_main|Result~12_combout\))) # (\alu_main|Mux30~4_combout\ & (((\alu_main|Mux31~1_combout\ & 
-- !\alu_main|Mux30~5_combout\)))) ) ) ) # ( \alu_main|Mux31~4_combout\ & ( !\alu_main|Mux31~3_combout\ & ( (!\alu_main|Mux30~4_combout\ & (\alu_main|Result~12_combout\ & ((!\alu_main|Mux30~5_combout\)))) # (\alu_main|Mux30~4_combout\ & 
-- (((\alu_main|Mux30~5_combout\) # (\alu_main|Mux31~1_combout\)))) ) ) ) # ( !\alu_main|Mux31~4_combout\ & ( !\alu_main|Mux31~3_combout\ & ( (!\alu_main|Mux30~5_combout\ & ((!\alu_main|Mux30~4_combout\ & (\alu_main|Result~12_combout\)) # 
-- (\alu_main|Mux30~4_combout\ & ((\alu_main|Mux31~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux30~4_combout\,
	datab => \alu_main|ALT_INV_Result~12_combout\,
	datac => \alu_main|ALT_INV_Mux31~1_combout\,
	datad => \alu_main|ALT_INV_Mux30~5_combout\,
	datae => \alu_main|ALT_INV_Mux31~4_combout\,
	dataf => \alu_main|ALT_INV_Mux31~3_combout\,
	combout => \alu_main|Mux31~5_combout\);

-- Location: LABCELL_X63_Y14_N0
\alu_main|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~6_combout\ = ( !salucontrol_IDEX(0) & ( (!salucontrol_IDEX(3) & salucontrol_IDEX(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datad => ALT_INV_salucontrol_IDEX(1),
	dataf => ALT_INV_salucontrol_IDEX(0),
	combout => \alu_main|Mux28~6_combout\);

-- Location: LABCELL_X62_Y14_N12
\alu_main|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux31~6_combout\ = ( \alu_main|Mux31~5_combout\ & ( \alu_main|Mux28~6_combout\ & ( (((\alu_main|Add0~125_sumout\) # (\alu_main|Mux31~9_combout\)) # (\alu_main|Mux28~5_combout\)) # (\alu_main|Mux31~0_combout\) ) ) ) # ( 
-- !\alu_main|Mux31~5_combout\ & ( \alu_main|Mux28~6_combout\ & ( ((\alu_main|Add0~125_sumout\) # (\alu_main|Mux31~9_combout\)) # (\alu_main|Mux31~0_combout\) ) ) ) # ( \alu_main|Mux31~5_combout\ & ( !\alu_main|Mux28~6_combout\ & ( 
-- ((\alu_main|Mux31~9_combout\) # (\alu_main|Mux28~5_combout\)) # (\alu_main|Mux31~0_combout\) ) ) ) # ( !\alu_main|Mux31~5_combout\ & ( !\alu_main|Mux28~6_combout\ & ( (\alu_main|Mux31~9_combout\) # (\alu_main|Mux31~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111011111110111111101011111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux31~0_combout\,
	datab => \alu_main|ALT_INV_Mux28~5_combout\,
	datac => \alu_main|ALT_INV_Mux31~9_combout\,
	datad => \alu_main|ALT_INV_Add0~125_sumout\,
	datae => \alu_main|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_Mux28~6_combout\,
	combout => \alu_main|Mux31~6_combout\);

-- Location: LABCELL_X62_Y14_N27
\alu_main|Result[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(31) = ( \alu_main|Mux31~6_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(31)) ) ) # ( !\alu_main|Mux31~6_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Result\(31),
	dataf => \alu_main|ALT_INV_Mux31~6_combout\,
	combout => \alu_main|Result\(31));

-- Location: MLABCELL_X52_Y14_N15
\mux_jal|output[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[31]~31_combout\ = ( spc_MEMWB(31) & ( \alu_main|Result\(31) ) ) # ( !spc_MEMWB(31) & ( \alu_main|Result\(31) & ( !\sjal_MEMWB~q\ ) ) ) # ( spc_MEMWB(31) & ( !\alu_main|Result\(31) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_spc_MEMWB(31),
	dataf => \alu_main|ALT_INV_Result\(31),
	combout => \mux_jal|output[31]~31_combout\);

-- Location: FF_X53_Y17_N38
\reg_file|registers[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[31]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[27][31]~q\);

-- Location: LABCELL_X53_Y17_N24
\reg_file|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux32~3_combout\ = ( \reg_file|registers[23][31]~q\ & ( \reg_file|registers[19][31]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & (\reg_file|registers[27][31]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][31]~q\)))) ) 
-- ) ) # ( !\reg_file|registers[23][31]~q\ & ( \reg_file|registers[19][31]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[27][31]~q\)) # (sinstruction_IFID(18) & 
-- ((\reg_file|registers[31][31]~q\))))) ) ) ) # ( \reg_file|registers[23][31]~q\ & ( !\reg_file|registers[19][31]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[27][31]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][31]~q\))))) ) ) ) # ( !\reg_file|registers[23][31]~q\ & ( !\reg_file|registers[19][31]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & 
-- (\reg_file|registers[27][31]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[31][31]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[27][31]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[31][31]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[23][31]~q\,
	dataf => \reg_file|ALT_INV_registers[19][31]~q\,
	combout => \reg_file|Mux32~3_combout\);

-- Location: LABCELL_X50_Y13_N18
\reg_file|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux32~1_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[25][31]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[29][31]~q\) ) ) ) # ( !sinstruction_IFID(19) & ( \reg_file|registers[25][31]~q\ & ( (!sinstruction_IFID(18) & 
-- (\reg_file|registers[17][31]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][31]~q\))) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[25][31]~q\ & ( (\reg_file|registers[29][31]~q\ & sinstruction_IFID(18)) ) ) ) # ( 
-- !sinstruction_IFID(19) & ( !\reg_file|registers[25][31]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[17][31]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[29][31]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[17][31]~q\,
	datad => \reg_file|ALT_INV_registers[21][31]~q\,
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[25][31]~q\,
	combout => \reg_file|Mux32~1_combout\);

-- Location: LABCELL_X55_Y12_N3
\reg_file|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux32~2_combout\ = ( \reg_file|registers[26][31]~q\ & ( \reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19)) # (\reg_file|registers[18][31]~q\)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # 
-- (\reg_file|registers[30][31]~q\))) ) ) ) # ( !\reg_file|registers[26][31]~q\ & ( \reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[18][31]~q\ & !sinstruction_IFID(19))))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19))) # (\reg_file|registers[30][31]~q\))) ) ) ) # ( \reg_file|registers[26][31]~q\ & ( !\reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19)) # (\reg_file|registers[18][31]~q\)))) # 
-- (sinstruction_IFID(18) & (\reg_file|registers[30][31]~q\ & ((sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[26][31]~q\ & ( !\reg_file|registers[22][31]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[18][31]~q\ & 
-- !sinstruction_IFID(19))))) # (sinstruction_IFID(18) & (\reg_file|registers[30][31]~q\ & ((sinstruction_IFID(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][31]~q\,
	datab => \reg_file|ALT_INV_registers[18][31]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => ALT_INV_sinstruction_IFID(19),
	datae => \reg_file|ALT_INV_registers[26][31]~q\,
	dataf => \reg_file|ALT_INV_registers[22][31]~q\,
	combout => \reg_file|Mux32~2_combout\);

-- Location: LABCELL_X57_Y18_N54
\reg_file|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux32~0_combout\ = ( \reg_file|registers[20][31]~q\ & ( \reg_file|registers[24][31]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[16][31]~q\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # 
-- ((\reg_file|registers[28][31]~q\)))) ) ) ) # ( !\reg_file|registers[20][31]~q\ & ( \reg_file|registers[24][31]~q\ & ( (!sinstruction_IFID(18) & (((\reg_file|registers[16][31]~q\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & 
-- (sinstruction_IFID(19) & ((\reg_file|registers[28][31]~q\)))) ) ) ) # ( \reg_file|registers[20][31]~q\ & ( !\reg_file|registers[24][31]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\reg_file|registers[16][31]~q\))) # (sinstruction_IFID(18) 
-- & ((!sinstruction_IFID(19)) # ((\reg_file|registers[28][31]~q\)))) ) ) ) # ( !\reg_file|registers[20][31]~q\ & ( !\reg_file|registers[24][31]~q\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & (\reg_file|registers[16][31]~q\))) # 
-- (sinstruction_IFID(18) & (sinstruction_IFID(19) & ((\reg_file|registers[28][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_registers[16][31]~q\,
	datad => \reg_file|ALT_INV_registers[28][31]~q\,
	datae => \reg_file|ALT_INV_registers[20][31]~q\,
	dataf => \reg_file|ALT_INV_registers[24][31]~q\,
	combout => \reg_file|Mux32~0_combout\);

-- Location: LABCELL_X56_Y16_N51
\reg_file|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux32~4_combout\ = ( \reg_file|Mux32~2_combout\ & ( \reg_file|Mux32~0_combout\ & ( (!sinstruction_IFID(16)) # ((!sinstruction_IFID(17) & ((\reg_file|Mux32~1_combout\))) # (sinstruction_IFID(17) & (\reg_file|Mux32~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux32~2_combout\ & ( \reg_file|Mux32~0_combout\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux32~1_combout\))) # (sinstruction_IFID(17) & 
-- (\reg_file|Mux32~3_combout\)))) ) ) ) # ( \reg_file|Mux32~2_combout\ & ( !\reg_file|Mux32~0_combout\ & ( (!sinstruction_IFID(16) & (((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux32~1_combout\))) # 
-- (sinstruction_IFID(17) & (\reg_file|Mux32~3_combout\)))) ) ) ) # ( !\reg_file|Mux32~2_combout\ & ( !\reg_file|Mux32~0_combout\ & ( (sinstruction_IFID(16) & ((!sinstruction_IFID(17) & ((\reg_file|Mux32~1_combout\))) # (sinstruction_IFID(17) & 
-- (\reg_file|Mux32~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux32~3_combout\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_Mux32~1_combout\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_Mux32~2_combout\,
	dataf => \reg_file|ALT_INV_Mux32~0_combout\,
	combout => \reg_file|Mux32~4_combout\);

-- Location: LABCELL_X46_Y14_N15
\reg_file|Mux32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux32~7_combout\ = ( \reg_file|registers[14][31]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[13][31]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][31]~q\)) ) ) ) # ( 
-- !\reg_file|registers[14][31]~q\ & ( sinstruction_IFID(16) & ( (!sinstruction_IFID(17) & ((\reg_file|registers[13][31]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[15][31]~q\)) ) ) ) # ( \reg_file|registers[14][31]~q\ & ( !sinstruction_IFID(16) & 
-- ( (sinstruction_IFID(17)) # (\reg_file|registers[12][31]~q\) ) ) ) # ( !\reg_file|registers[14][31]~q\ & ( !sinstruction_IFID(16) & ( (\reg_file|registers[12][31]~q\ & !sinstruction_IFID(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][31]~q\,
	datab => \reg_file|ALT_INV_registers[15][31]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[13][31]~q\,
	datae => \reg_file|ALT_INV_registers[14][31]~q\,
	dataf => ALT_INV_sinstruction_IFID(16),
	combout => \reg_file|Mux32~7_combout\);

-- Location: LABCELL_X45_Y17_N57
\reg_file|Mux32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux32~6_combout\ = ( \reg_file|registers[1][31]~q\ & ( \reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[2][31]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][31]~q\))) ) ) ) 
-- # ( !\reg_file|registers[1][31]~q\ & ( \reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[2][31]~q\)))) # (sinstruction_IFID(16) & (\reg_file|registers[3][31]~q\ & ((sinstruction_IFID(17))))) ) ) 
-- ) # ( \reg_file|registers[1][31]~q\ & ( !\reg_file|registers[0][31]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[2][31]~q\ & sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[3][31]~q\))) ) 
-- ) ) # ( !\reg_file|registers[1][31]~q\ & ( !\reg_file|registers[0][31]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][31]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][31]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][31]~q\,
	datab => \reg_file|ALT_INV_registers[2][31]~q\,
	datac => ALT_INV_sinstruction_IFID(16),
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[1][31]~q\,
	dataf => \reg_file|ALT_INV_registers[0][31]~q\,
	combout => \reg_file|Mux32~6_combout\);

-- Location: MLABCELL_X52_Y19_N24
\reg_file|Mux32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux32~5_combout\ = ( \reg_file|registers[9][31]~q\ & ( \reg_file|registers[10][31]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[8][31]~q\))) # (sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # 
-- (\reg_file|registers[11][31]~q\)))) ) ) ) # ( !\reg_file|registers[9][31]~q\ & ( \reg_file|registers[10][31]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[8][31]~q\ & ((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & 
-- (((!sinstruction_IFID(16)) # (\reg_file|registers[11][31]~q\)))) ) ) ) # ( \reg_file|registers[9][31]~q\ & ( !\reg_file|registers[10][31]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))) # (\reg_file|registers[8][31]~q\))) # 
-- (sinstruction_IFID(17) & (((\reg_file|registers[11][31]~q\ & sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[9][31]~q\ & ( !\reg_file|registers[10][31]~q\ & ( (!sinstruction_IFID(17) & (\reg_file|registers[8][31]~q\ & ((!sinstruction_IFID(16))))) 
-- # (sinstruction_IFID(17) & (((\reg_file|registers[11][31]~q\ & sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => \reg_file|ALT_INV_registers[8][31]~q\,
	datac => \reg_file|ALT_INV_registers[11][31]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[9][31]~q\,
	dataf => \reg_file|ALT_INV_registers[10][31]~q\,
	combout => \reg_file|Mux32~5_combout\);

-- Location: LABCELL_X51_Y20_N6
\reg_file|Mux32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux32~8_combout\ = ( \reg_file|registers[4][31]~q\ & ( \reg_file|registers[7][31]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[6][31]~q\)))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # 
-- (\reg_file|registers[5][31]~q\))) ) ) ) # ( !\reg_file|registers[4][31]~q\ & ( \reg_file|registers[7][31]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[6][31]~q\ & sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((sinstruction_IFID(17))) # 
-- (\reg_file|registers[5][31]~q\))) ) ) ) # ( \reg_file|registers[4][31]~q\ & ( !\reg_file|registers[7][31]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[6][31]~q\)))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[5][31]~q\ & ((!sinstruction_IFID(17))))) ) ) ) # ( !\reg_file|registers[4][31]~q\ & ( !\reg_file|registers[7][31]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[6][31]~q\ & sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[5][31]~q\ & ((!sinstruction_IFID(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][31]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[6][31]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[4][31]~q\,
	dataf => \reg_file|ALT_INV_registers[7][31]~q\,
	combout => \reg_file|Mux32~8_combout\);

-- Location: LABCELL_X51_Y17_N45
\reg_file|Mux32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux32~9_combout\ = ( \reg_file|Mux32~5_combout\ & ( \reg_file|Mux32~8_combout\ & ( (!sinstruction_IFID(18) & (((\reg_file|Mux32~6_combout\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # 
-- ((\reg_file|Mux32~7_combout\)))) ) ) ) # ( !\reg_file|Mux32~5_combout\ & ( \reg_file|Mux32~8_combout\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|Mux32~6_combout\)))) # (sinstruction_IFID(18) & ((!sinstruction_IFID(19)) # 
-- ((\reg_file|Mux32~7_combout\)))) ) ) ) # ( \reg_file|Mux32~5_combout\ & ( !\reg_file|Mux32~8_combout\ & ( (!sinstruction_IFID(18) & (((\reg_file|Mux32~6_combout\)) # (sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (sinstruction_IFID(19) & 
-- (\reg_file|Mux32~7_combout\))) ) ) ) # ( !\reg_file|Mux32~5_combout\ & ( !\reg_file|Mux32~8_combout\ & ( (!sinstruction_IFID(18) & (!sinstruction_IFID(19) & ((\reg_file|Mux32~6_combout\)))) # (sinstruction_IFID(18) & (sinstruction_IFID(19) & 
-- (\reg_file|Mux32~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux32~7_combout\,
	datad => \reg_file|ALT_INV_Mux32~6_combout\,
	datae => \reg_file|ALT_INV_Mux32~5_combout\,
	dataf => \reg_file|ALT_INV_Mux32~8_combout\,
	combout => \reg_file|Mux32~9_combout\);

-- Location: LABCELL_X56_Y16_N12
\reg_file|Mux32~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux32~10_combout\ = ( \reg_file|Mux32~9_combout\ & ( (!sinstruction_IFID(20)) # (\reg_file|Mux32~4_combout\) ) ) # ( !\reg_file|Mux32~9_combout\ & ( (\reg_file|Mux32~4_combout\ & sinstruction_IFID(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux32~4_combout\,
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux32~9_combout\,
	combout => \reg_file|Mux32~10_combout\);

-- Location: LABCELL_X56_Y16_N24
\sreaddata2_IDEX[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata2_IDEX[31]~feeder_combout\ = ( \reg_file|Mux32~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux32~10_combout\,
	combout => \sreaddata2_IDEX[31]~feeder_combout\);

-- Location: FF_X56_Y16_N26
\sreaddata2_IDEX[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata2_IDEX[31]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(31));

-- Location: MLABCELL_X65_Y18_N54
\alu_main|ShiftRight0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~29_combout\ = ( \alu_main|ShiftLeft0~0_combout\ & ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(31) ) ) ) # ( \alu_main|ShiftLeft0~0_combout\ & ( !\forward|Mux49~5_combout\ & ( (!\forward|Mux49~6_combout\ & 
-- (salumainresult_EXMEM(31))) # (\forward|Mux49~6_combout\ & ((\alu_main|Result\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata2_IDEX(31),
	datab => ALT_INV_salumainresult_EXMEM(31),
	datac => \alu_main|ALT_INV_Result\(31),
	datad => \forward|ALT_INV_Mux49~6_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \forward|ALT_INV_Mux49~5_combout\,
	combout => \alu_main|ShiftRight0~29_combout\);

-- Location: MLABCELL_X65_Y14_N9
\alu_main|ShiftRight0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~37_combout\ = ( \alu_main|ShiftRight0~27_combout\ & ( \alu_main|ShiftRight0~28_combout\ & ( (!sinstruction_IFID(9)) # ((!sinstruction_IFID(8) & \alu_main|ShiftRight0~29_combout\)) ) ) ) # ( !\alu_main|ShiftRight0~27_combout\ & ( 
-- \alu_main|ShiftRight0~28_combout\ & ( (!sinstruction_IFID(9) & (sinstruction_IFID(8))) # (sinstruction_IFID(9) & (!sinstruction_IFID(8) & \alu_main|ShiftRight0~29_combout\)) ) ) ) # ( \alu_main|ShiftRight0~27_combout\ & ( 
-- !\alu_main|ShiftRight0~28_combout\ & ( (!sinstruction_IFID(8) & ((!sinstruction_IFID(9)) # (\alu_main|ShiftRight0~29_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~27_combout\ & ( !\alu_main|ShiftRight0~28_combout\ & ( (sinstruction_IFID(9) & 
-- (!sinstruction_IFID(8) & \alu_main|ShiftRight0~29_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000110000001111000000001100001111001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(9),
	datac => ALT_INV_sinstruction_IFID(8),
	datad => \alu_main|ALT_INV_ShiftRight0~29_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~27_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~28_combout\,
	combout => \alu_main|ShiftRight0~37_combout\);

-- Location: LABCELL_X61_Y14_N6
\alu_main|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~0_combout\ = ( \alu_main|ShiftLeft0~34_combout\ & ( \alu_main|ShiftLeft0~29_combout\ & ( (!sinstruction_IFID(8) & (((sinstruction_IFID(9))) # (\alu_main|ShiftLeft0~38_combout\))) # (sinstruction_IFID(8) & (((!sinstruction_IFID(9)) # 
-- (\alu_main|ShiftLeft0~21_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~34_combout\ & ( \alu_main|ShiftLeft0~29_combout\ & ( (!sinstruction_IFID(8) & (((sinstruction_IFID(9))) # (\alu_main|ShiftLeft0~38_combout\))) # (sinstruction_IFID(8) & 
-- (((\alu_main|ShiftLeft0~21_combout\ & sinstruction_IFID(9))))) ) ) ) # ( \alu_main|ShiftLeft0~34_combout\ & ( !\alu_main|ShiftLeft0~29_combout\ & ( (!sinstruction_IFID(8) & (\alu_main|ShiftLeft0~38_combout\ & ((!sinstruction_IFID(9))))) # 
-- (sinstruction_IFID(8) & (((!sinstruction_IFID(9)) # (\alu_main|ShiftLeft0~21_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~34_combout\ & ( !\alu_main|ShiftLeft0~29_combout\ & ( (!sinstruction_IFID(8) & (\alu_main|ShiftLeft0~38_combout\ & 
-- ((!sinstruction_IFID(9))))) # (sinstruction_IFID(8) & (((\alu_main|ShiftLeft0~21_combout\ & sinstruction_IFID(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datab => \alu_main|ALT_INV_ShiftLeft0~38_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~21_combout\,
	datad => ALT_INV_sinstruction_IFID(9),
	datae => \alu_main|ALT_INV_ShiftLeft0~34_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~29_combout\,
	combout => \alu_main|Mux23~0_combout\);

-- Location: MLABCELL_X65_Y13_N0
\alu_main|ShiftLeft0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~43_combout\ = ( \forward|Mux61~0_combout\ & ( \forward|Mux63~0_combout\ & ( ((!sinstruction_IFID(7) & (\forward|Mux60~0_combout\)) # (sinstruction_IFID(7) & ((\forward|Mux62~0_combout\)))) # (sinstruction_IFID(6)) ) ) ) # ( 
-- !\forward|Mux61~0_combout\ & ( \forward|Mux63~0_combout\ & ( (!sinstruction_IFID(7) & (\forward|Mux60~0_combout\ & ((!sinstruction_IFID(6))))) # (sinstruction_IFID(7) & (((sinstruction_IFID(6)) # (\forward|Mux62~0_combout\)))) ) ) ) # ( 
-- \forward|Mux61~0_combout\ & ( !\forward|Mux63~0_combout\ & ( (!sinstruction_IFID(7) & (((sinstruction_IFID(6))) # (\forward|Mux60~0_combout\))) # (sinstruction_IFID(7) & (((\forward|Mux62~0_combout\ & !sinstruction_IFID(6))))) ) ) ) # ( 
-- !\forward|Mux61~0_combout\ & ( !\forward|Mux63~0_combout\ & ( (!sinstruction_IFID(6) & ((!sinstruction_IFID(7) & (\forward|Mux60~0_combout\)) # (sinstruction_IFID(7) & ((\forward|Mux62~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux60~0_combout\,
	datab => \forward|ALT_INV_Mux62~0_combout\,
	datac => ALT_INV_sinstruction_IFID(7),
	datad => ALT_INV_sinstruction_IFID(6),
	datae => \forward|ALT_INV_Mux61~0_combout\,
	dataf => \forward|ALT_INV_Mux63~0_combout\,
	combout => \alu_main|ShiftLeft0~43_combout\);

-- Location: LABCELL_X61_Y14_N3
\alu_main|ShiftLeft0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~14_combout\ = ( \alu_main|ShiftLeft0~13_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8)) # (\alu_main|ShiftLeft0~43_combout\))) ) ) # ( !\alu_main|ShiftLeft0~13_combout\ & ( (sinstruction_IFID(8) & 
-- (\alu_main|ShiftLeft0~43_combout\ & !sinstruction_IFID(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(8),
	datac => \alu_main|ALT_INV_ShiftLeft0~43_combout\,
	datad => ALT_INV_sinstruction_IFID(9),
	dataf => \alu_main|ALT_INV_ShiftLeft0~13_combout\,
	combout => \alu_main|ShiftLeft0~14_combout\);

-- Location: LABCELL_X61_Y14_N18
\alu_main|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~1_combout\ = ( \alu_main|ShiftLeft1~31_combout\ & ( \forward|Mux29~0_combout\ & ( (!\forward|Mux28~0_combout\) # (\alu_main|ShiftLeft1~70_combout\) ) ) ) # ( !\alu_main|ShiftLeft1~31_combout\ & ( \forward|Mux29~0_combout\ & ( 
-- (\alu_main|ShiftLeft1~70_combout\ & \forward|Mux28~0_combout\) ) ) ) # ( \alu_main|ShiftLeft1~31_combout\ & ( !\forward|Mux29~0_combout\ & ( (!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~39_combout\)) # (\forward|Mux28~0_combout\ & 
-- ((\alu_main|ShiftLeft1~26_combout\))) ) ) ) # ( !\alu_main|ShiftLeft1~31_combout\ & ( !\forward|Mux29~0_combout\ & ( (!\forward|Mux28~0_combout\ & (\alu_main|ShiftLeft1~39_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~26_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~39_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~70_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~26_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~31_combout\,
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|Mux23~1_combout\);

-- Location: LABCELL_X61_Y14_N0
\alu_main|ShiftLeft1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~38_combout\ = ( \alu_main|ShiftLeft1~82_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~12_combout\))) ) ) # ( !\alu_main|ShiftLeft1~82_combout\ & ( (\alu_main|ShiftLeft1~12_combout\ & 
-- (!\forward|Mux28~0_combout\ & \forward|Mux29~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011110000001100001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_ShiftLeft1~12_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~82_combout\,
	combout => \alu_main|ShiftLeft1~38_combout\);

-- Location: LABCELL_X60_Y14_N36
\alu_main|ShiftRight1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~34_combout\ = ( \alu_main|ShiftRight1~26_combout\ & ( (!\alu_main|Mux5~10_combout\ & (\alu_main|ShiftRight1~54_combout\ & ((!\forward|Mux29~0_combout\)))) # (\alu_main|Mux5~10_combout\ & (((\forward|Mux29~0_combout\) # 
-- (\alu_main|ShiftRight1~25_combout\)))) ) ) # ( !\alu_main|ShiftRight1~26_combout\ & ( (!\forward|Mux29~0_combout\ & ((!\alu_main|Mux5~10_combout\ & (\alu_main|ShiftRight1~54_combout\)) # (\alu_main|Mux5~10_combout\ & 
-- ((\alu_main|ShiftRight1~25_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000000001010011000011110101001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~54_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~25_combout\,
	datac => \alu_main|ALT_INV_Mux5~10_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~26_combout\,
	combout => \alu_main|ShiftRight1~34_combout\);

-- Location: LABCELL_X61_Y14_N24
\alu_main|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~2_combout\ = ( \alu_main|ShiftRight1~34_combout\ & ( (!\alu_main|Mux19~2_combout\ & (\alu_main|Mux19~3_combout\ & (\alu_main|Mux23~1_combout\))) # (\alu_main|Mux19~2_combout\ & (((\alu_main|ShiftLeft1~38_combout\)) # 
-- (\alu_main|Mux19~3_combout\))) ) ) # ( !\alu_main|ShiftRight1~34_combout\ & ( (!\alu_main|Mux19~2_combout\ & (\alu_main|Mux19~3_combout\ & (\alu_main|Mux23~1_combout\))) # (\alu_main|Mux19~2_combout\ & (!\alu_main|Mux19~3_combout\ & 
-- ((\alu_main|ShiftLeft1~38_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux19~2_combout\,
	datab => \alu_main|ALT_INV_Mux19~3_combout\,
	datac => \alu_main|ALT_INV_Mux23~1_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~38_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~34_combout\,
	combout => \alu_main|Mux23~2_combout\);

-- Location: LABCELL_X61_Y14_N30
\alu_main|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~3_combout\ = ( \alu_main|ShiftLeft0~14_combout\ & ( \alu_main|Mux23~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (((!\alu_main|Mux19~4_combout\)) # (\alu_main|ShiftRight0~37_combout\))) # (\alu_main|Mux30~0_combout\ & 
-- (((\alu_main|Mux19~4_combout\) # (\alu_main|Mux23~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~14_combout\ & ( \alu_main|Mux23~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (((!\alu_main|Mux19~4_combout\)) # (\alu_main|ShiftRight0~37_combout\))) # 
-- (\alu_main|Mux30~0_combout\ & (((\alu_main|Mux23~0_combout\ & !\alu_main|Mux19~4_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~14_combout\ & ( !\alu_main|Mux23~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & (\alu_main|ShiftRight0~37_combout\ & 
-- ((\alu_main|Mux19~4_combout\)))) # (\alu_main|Mux30~0_combout\ & (((\alu_main|Mux19~4_combout\) # (\alu_main|Mux23~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft0~14_combout\ & ( !\alu_main|Mux23~2_combout\ & ( (!\alu_main|Mux30~0_combout\ & 
-- (\alu_main|ShiftRight0~37_combout\ & ((\alu_main|Mux19~4_combout\)))) # (\alu_main|Mux30~0_combout\ & (((\alu_main|Mux23~0_combout\ & !\alu_main|Mux19~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~37_combout\,
	datab => \alu_main|ALT_INV_Mux23~0_combout\,
	datac => \alu_main|ALT_INV_Mux30~0_combout\,
	datad => \alu_main|ALT_INV_Mux19~4_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~14_combout\,
	dataf => \alu_main|ALT_INV_Mux23~2_combout\,
	combout => \alu_main|Mux23~3_combout\);

-- Location: LABCELL_X57_Y14_N51
\alu_main|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~4_combout\ = ( \alu_main|Add0~93_sumout\ & ( (!salucontrol_IDEX(1) & ((!\forward|Mux8~0_combout\ & (salucontrol_IDEX(0) & \forward|Mux40~0_combout\)) # (\forward|Mux8~0_combout\ & ((\forward|Mux40~0_combout\) # (salucontrol_IDEX(0)))))) # 
-- (salucontrol_IDEX(1) & (((!salucontrol_IDEX(0))))) ) ) # ( !\alu_main|Add0~93_sumout\ & ( (!salucontrol_IDEX(1) & ((!\forward|Mux8~0_combout\ & (salucontrol_IDEX(0) & \forward|Mux40~0_combout\)) # (\forward|Mux8~0_combout\ & ((\forward|Mux40~0_combout\) # 
-- (salucontrol_IDEX(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001001100000001000100110000110100011111000011010001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux8~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_salucontrol_IDEX(0),
	datad => \forward|ALT_INV_Mux40~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~93_sumout\,
	combout => \alu_main|Mux23~4_combout\);

-- Location: LABCELL_X61_Y15_N6
\alu_main|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux23~5_combout\ = ( \alu_main|Mux23~3_combout\ & ( \alu_main|Mux23~4_combout\ & ( (!\alu_main|Mux19~0_combout\) # ((!\alu_main|Mux19~1_combout\ & (!\forward|Mux8~0_combout\ & !\forward|Mux40~0_combout\)) # (\alu_main|Mux19~1_combout\ & 
-- ((\forward|Mux40~0_combout\)))) ) ) ) # ( !\alu_main|Mux23~3_combout\ & ( \alu_main|Mux23~4_combout\ & ( (!\alu_main|Mux19~0_combout\ & (((!\alu_main|Mux19~1_combout\)))) # (\alu_main|Mux19~0_combout\ & ((!\alu_main|Mux19~1_combout\ & 
-- (!\forward|Mux8~0_combout\ & !\forward|Mux40~0_combout\)) # (\alu_main|Mux19~1_combout\ & ((\forward|Mux40~0_combout\))))) ) ) ) # ( \alu_main|Mux23~3_combout\ & ( !\alu_main|Mux23~4_combout\ & ( (!\alu_main|Mux19~0_combout\ & 
-- (((\alu_main|Mux19~1_combout\)))) # (\alu_main|Mux19~0_combout\ & ((!\alu_main|Mux19~1_combout\ & (!\forward|Mux8~0_combout\ & !\forward|Mux40~0_combout\)) # (\alu_main|Mux19~1_combout\ & ((\forward|Mux40~0_combout\))))) ) ) ) # ( 
-- !\alu_main|Mux23~3_combout\ & ( !\alu_main|Mux23~4_combout\ & ( (\alu_main|Mux19~0_combout\ & ((!\alu_main|Mux19~1_combout\ & (!\forward|Mux8~0_combout\ & !\forward|Mux40~0_combout\)) # (\alu_main|Mux19~1_combout\ & ((\forward|Mux40~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000011001011000000111111100000110000111110110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux8~0_combout\,
	datab => \alu_main|ALT_INV_Mux19~0_combout\,
	datac => \alu_main|ALT_INV_Mux19~1_combout\,
	datad => \forward|ALT_INV_Mux40~0_combout\,
	datae => \alu_main|ALT_INV_Mux23~3_combout\,
	dataf => \alu_main|ALT_INV_Mux23~4_combout\,
	combout => \alu_main|Mux23~5_combout\);

-- Location: LABCELL_X61_Y15_N3
\alu_main|Result[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(23) = ( \alu_main|Mux23~5_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(23)) ) ) # ( !\alu_main|Mux23~5_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Result\(23),
	dataf => \alu_main|ALT_INV_Mux23~5_combout\,
	combout => \alu_main|Result\(23));

-- Location: FF_X60_Y16_N14
\spc_EXMEM[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(23),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(23));

-- Location: FF_X60_Y16_N10
\spc_MEMWB[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(23),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(23));

-- Location: LABCELL_X61_Y15_N57
\mux_jal|output[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[23]~23_combout\ = ( spc_MEMWB(23) & ( (\sjal_MEMWB~q\) # (\alu_main|Result\(23)) ) ) # ( !spc_MEMWB(23) & ( (\alu_main|Result\(23) & !\sjal_MEMWB~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(23),
	datad => \ALT_INV_sjal_MEMWB~q\,
	dataf => ALT_INV_spc_MEMWB(23),
	combout => \mux_jal|output[23]~23_combout\);

-- Location: FF_X48_Y17_N17
\reg_file|registers[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[23]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[1][23]~q\);

-- Location: LABCELL_X48_Y17_N57
\reg_file|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux8~6_combout\ = ( \reg_file|registers[3][23]~q\ & ( \reg_file|registers[0][23]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[2][23]~q\)))) # (sinstruction_IFID(21) & (((\reg_file|registers[1][23]~q\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|registers[3][23]~q\ & ( \reg_file|registers[0][23]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[2][23]~q\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- (\reg_file|registers[1][23]~q\))) ) ) ) # ( \reg_file|registers[3][23]~q\ & ( !\reg_file|registers[0][23]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[2][23]~q\)))) # (sinstruction_IFID(21) & 
-- (((\reg_file|registers[1][23]~q\)) # (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|registers[3][23]~q\ & ( !\reg_file|registers[0][23]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[2][23]~q\)))) # (sinstruction_IFID(21) 
-- & (!sinstruction_IFID(22) & (\reg_file|registers[1][23]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[1][23]~q\,
	datad => \reg_file|ALT_INV_registers[2][23]~q\,
	datae => \reg_file|ALT_INV_registers[3][23]~q\,
	dataf => \reg_file|ALT_INV_registers[0][23]~q\,
	combout => \reg_file|Mux8~6_combout\);

-- Location: MLABCELL_X47_Y17_N57
\reg_file|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux8~5_combout\ = ( \reg_file|registers[10][23]~q\ & ( \reg_file|registers[11][23]~q\ & ( ((!sinstruction_IFID(21) & ((\reg_file|registers[8][23]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[9][23]~q\))) # (sinstruction_IFID(22)) ) ) ) 
-- # ( !\reg_file|registers[10][23]~q\ & ( \reg_file|registers[11][23]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[8][23]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[9][23]~q\)))) # (sinstruction_IFID(22) & 
-- (((sinstruction_IFID(21))))) ) ) ) # ( \reg_file|registers[10][23]~q\ & ( !\reg_file|registers[11][23]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[8][23]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[9][23]~q\)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[10][23]~q\ & ( !\reg_file|registers[11][23]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- ((\reg_file|registers[8][23]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[9][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[9][23]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[8][23]~q\,
	datae => \reg_file|ALT_INV_registers[10][23]~q\,
	dataf => \reg_file|ALT_INV_registers[11][23]~q\,
	combout => \reg_file|Mux8~5_combout\);

-- Location: LABCELL_X48_Y17_N27
\reg_file|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux8~8_combout\ = ( \reg_file|registers[6][23]~q\ & ( \reg_file|registers[4][23]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & (\reg_file|registers[5][23]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][23]~q\)))) ) ) ) # 
-- ( !\reg_file|registers[6][23]~q\ & ( \reg_file|registers[4][23]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[5][23]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[7][23]~q\ & sinstruction_IFID(21))))) ) ) ) 
-- # ( \reg_file|registers[6][23]~q\ & ( !\reg_file|registers[4][23]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][23]~q\ & ((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[7][23]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[6][23]~q\ & ( !\reg_file|registers[4][23]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[5][23]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][23]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[7][23]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[6][23]~q\,
	dataf => \reg_file|ALT_INV_registers[4][23]~q\,
	combout => \reg_file|Mux8~8_combout\);

-- Location: LABCELL_X43_Y14_N42
\reg_file|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux8~7_combout\ = ( \reg_file|registers[12][23]~q\ & ( \reg_file|registers[13][23]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[14][23]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[15][23]~q\))) ) ) 
-- ) # ( !\reg_file|registers[12][23]~q\ & ( \reg_file|registers[13][23]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[14][23]~q\)))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # 
-- ((\reg_file|registers[15][23]~q\)))) ) ) ) # ( \reg_file|registers[12][23]~q\ & ( !\reg_file|registers[13][23]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[14][23]~q\)))) # (sinstruction_IFID(21) & 
-- (sinstruction_IFID(22) & (\reg_file|registers[15][23]~q\))) ) ) ) # ( !\reg_file|registers[12][23]~q\ & ( !\reg_file|registers[13][23]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[14][23]~q\))) # (sinstruction_IFID(21) 
-- & (\reg_file|registers[15][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[15][23]~q\,
	datad => \reg_file|ALT_INV_registers[14][23]~q\,
	datae => \reg_file|ALT_INV_registers[12][23]~q\,
	dataf => \reg_file|ALT_INV_registers[13][23]~q\,
	combout => \reg_file|Mux8~7_combout\);

-- Location: LABCELL_X48_Y17_N12
\reg_file|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux8~9_combout\ = ( \reg_file|Mux8~8_combout\ & ( \reg_file|Mux8~7_combout\ & ( ((!sinstruction_IFID(24) & (\reg_file|Mux8~6_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux8~5_combout\)))) # (sinstruction_IFID(23)) ) ) ) # ( 
-- !\reg_file|Mux8~8_combout\ & ( \reg_file|Mux8~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|Mux8~6_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux8~5_combout\))))) # (sinstruction_IFID(23) & 
-- (((sinstruction_IFID(24))))) ) ) ) # ( \reg_file|Mux8~8_combout\ & ( !\reg_file|Mux8~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|Mux8~6_combout\)) # (sinstruction_IFID(24) & ((\reg_file|Mux8~5_combout\))))) # 
-- (sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) ) ) ) # ( !\reg_file|Mux8~8_combout\ & ( !\reg_file|Mux8~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|Mux8~6_combout\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|Mux8~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_Mux8~6_combout\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_Mux8~5_combout\,
	datae => \reg_file|ALT_INV_Mux8~8_combout\,
	dataf => \reg_file|ALT_INV_Mux8~7_combout\,
	combout => \reg_file|Mux8~9_combout\);

-- Location: LABCELL_X56_Y11_N33
\reg_file|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux8~1_combout\ = ( \reg_file|registers[17][23]~q\ & ( \reg_file|registers[21][23]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[25][23]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[29][23]~q\))) ) ) 
-- ) # ( !\reg_file|registers[17][23]~q\ & ( \reg_file|registers[21][23]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24) & ((\reg_file|registers[25][23]~q\)))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # 
-- ((\reg_file|registers[29][23]~q\)))) ) ) ) # ( \reg_file|registers[17][23]~q\ & ( !\reg_file|registers[21][23]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|registers[25][23]~q\)))) # (sinstruction_IFID(23) & 
-- (sinstruction_IFID(24) & (\reg_file|registers[29][23]~q\))) ) ) ) # ( !\reg_file|registers[17][23]~q\ & ( !\reg_file|registers[21][23]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[25][23]~q\))) # (sinstruction_IFID(23) 
-- & (\reg_file|registers[29][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[29][23]~q\,
	datad => \reg_file|ALT_INV_registers[25][23]~q\,
	datae => \reg_file|ALT_INV_registers[17][23]~q\,
	dataf => \reg_file|ALT_INV_registers[21][23]~q\,
	combout => \reg_file|Mux8~1_combout\);

-- Location: LABCELL_X51_Y12_N51
\reg_file|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux8~2_combout\ = ( \reg_file|registers[22][23]~q\ & ( \reg_file|registers[18][23]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[26][23]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][23]~q\))) ) ) 
-- ) # ( !\reg_file|registers[22][23]~q\ & ( \reg_file|registers[18][23]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[26][23]~q\)))) # (sinstruction_IFID(23) & (\reg_file|registers[30][23]~q\ & (sinstruction_IFID(24)))) 
-- ) ) ) # ( \reg_file|registers[22][23]~q\ & ( !\reg_file|registers[18][23]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24) & \reg_file|registers[26][23]~q\)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # 
-- (\reg_file|registers[30][23]~q\))) ) ) ) # ( !\reg_file|registers[22][23]~q\ & ( !\reg_file|registers[18][23]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[26][23]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[30][23]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[30][23]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[26][23]~q\,
	datae => \reg_file|ALT_INV_registers[22][23]~q\,
	dataf => \reg_file|ALT_INV_registers[18][23]~q\,
	combout => \reg_file|Mux8~2_combout\);

-- Location: LABCELL_X56_Y11_N15
\reg_file|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux8~3_combout\ = ( \reg_file|registers[19][23]~q\ & ( \reg_file|registers[31][23]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[23][23]~q\))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23)) # 
-- (\reg_file|registers[27][23]~q\)))) ) ) ) # ( !\reg_file|registers[19][23]~q\ & ( \reg_file|registers[31][23]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[23][23]~q\ & ((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & 
-- (((sinstruction_IFID(23)) # (\reg_file|registers[27][23]~q\)))) ) ) ) # ( \reg_file|registers[19][23]~q\ & ( !\reg_file|registers[31][23]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))) # (\reg_file|registers[23][23]~q\))) # 
-- (sinstruction_IFID(24) & (((\reg_file|registers[27][23]~q\ & !sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[19][23]~q\ & ( !\reg_file|registers[31][23]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[23][23]~q\ & 
-- ((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (((\reg_file|registers[27][23]~q\ & !sinstruction_IFID(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[23][23]~q\,
	datac => \reg_file|ALT_INV_registers[27][23]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[19][23]~q\,
	dataf => \reg_file|ALT_INV_registers[31][23]~q\,
	combout => \reg_file|Mux8~3_combout\);

-- Location: LABCELL_X53_Y16_N18
\reg_file|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux8~0_combout\ = ( \reg_file|registers[28][23]~q\ & ( \reg_file|registers[24][23]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[16][23]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[20][23]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[28][23]~q\ & ( \reg_file|registers[24][23]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][23]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][23]~q\)))) ) ) ) # ( \reg_file|registers[28][23]~q\ & ( !\reg_file|registers[24][23]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[16][23]~q\))) # (sinstruction_IFID(23) & 
-- (((\reg_file|registers[20][23]~q\)) # (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[28][23]~q\ & ( !\reg_file|registers[24][23]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[16][23]~q\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|registers[20][23]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[16][23]~q\,
	datad => \reg_file|ALT_INV_registers[20][23]~q\,
	datae => \reg_file|ALT_INV_registers[28][23]~q\,
	dataf => \reg_file|ALT_INV_registers[24][23]~q\,
	combout => \reg_file|Mux8~0_combout\);

-- Location: LABCELL_X56_Y12_N27
\reg_file|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux8~4_combout\ = ( \reg_file|Mux8~3_combout\ & ( \reg_file|Mux8~0_combout\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|Mux8~1_combout\))) # (sinstruction_IFID(22) & (((\reg_file|Mux8~2_combout\) # 
-- (sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|Mux8~3_combout\ & ( \reg_file|Mux8~0_combout\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|Mux8~1_combout\))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21) & 
-- \reg_file|Mux8~2_combout\)))) ) ) ) # ( \reg_file|Mux8~3_combout\ & ( !\reg_file|Mux8~0_combout\ & ( (!sinstruction_IFID(22) & (\reg_file|Mux8~1_combout\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((\reg_file|Mux8~2_combout\) # 
-- (sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|Mux8~3_combout\ & ( !\reg_file|Mux8~0_combout\ & ( (!sinstruction_IFID(22) & (\reg_file|Mux8~1_combout\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21) & 
-- \reg_file|Mux8~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_Mux8~1_combout\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_Mux8~2_combout\,
	datae => \reg_file|ALT_INV_Mux8~3_combout\,
	dataf => \reg_file|ALT_INV_Mux8~0_combout\,
	combout => \reg_file|Mux8~4_combout\);

-- Location: LABCELL_X62_Y18_N3
\reg_file|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux8~10_combout\ = ( \reg_file|Mux8~4_combout\ & ( (sinstruction_IFID(25)) # (\reg_file|Mux8~9_combout\) ) ) # ( !\reg_file|Mux8~4_combout\ & ( (\reg_file|Mux8~9_combout\ & !sinstruction_IFID(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Mux8~9_combout\,
	datad => ALT_INV_sinstruction_IFID(25),
	dataf => \reg_file|ALT_INV_Mux8~4_combout\,
	combout => \reg_file|Mux8~10_combout\);

-- Location: FF_X62_Y18_N47
\sreaddata1_IDEX[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux8~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(23));

-- Location: FF_X62_Y12_N52
\pc_mips|pc_output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[23]~22_combout\,
	asdata => sreaddata1_IDEX(23),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(23));

-- Location: LABCELL_X61_Y10_N6
\Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~89_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~89_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(24)))) ) + ( (\sjump_IDEX~q\ & sinstruction_IFID(22)) ) + ( \Add1~86\ ))
-- \Add1~90\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~89_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(24)))) ) + ( (\sjump_IDEX~q\ & sinstruction_IFID(22)) ) + ( \Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~89_sumout\,
	datad => ALT_INV_spc_IFID(24),
	dataf => ALT_INV_sinstruction_IFID(22),
	cin => \Add1~86\,
	sumout => \Add1~89_sumout\,
	cout => \Add1~90\);

-- Location: LABCELL_X62_Y11_N33
\mux_jr|output[24]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[24]~23_combout\ = ( \sjump_IDEX~q\ & ( \Add1~89_sumout\ ) ) # ( !\sjump_IDEX~q\ & ( \Add1~89_sumout\ & ( ((!\alu_main|Equal0~6_combout\ & ((\sbne_EXMEM~q\))) # (\alu_main|Equal0~6_combout\ & (\sbeq_EXMEM~q\))) # (spc_IDEX(24)) ) ) ) # ( 
-- !\sjump_IDEX~q\ & ( !\Add1~89_sumout\ & ( (spc_IDEX(24) & ((!\alu_main|Equal0~6_combout\ & ((!\sbne_EXMEM~q\))) # (\alu_main|Equal0~6_combout\ & (!\sbeq_EXMEM~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100010000000000000000000011101111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbeq_EXMEM~q\,
	datab => \alu_main|ALT_INV_Equal0~6_combout\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => ALT_INV_spc_IDEX(24),
	datae => \ALT_INV_sjump_IDEX~q\,
	dataf => \ALT_INV_Add1~89_sumout\,
	combout => \mux_jr|output[24]~23_combout\);

-- Location: FF_X62_Y11_N34
\pc_mips|pc_output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[24]~23_combout\,
	asdata => sreaddata1_IDEX(24),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(24));

-- Location: LABCELL_X61_Y10_N9
\Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~93_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~93_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(25)))) ) + ( (\sjump_IDEX~q\ & sinstruction_IFID(23)) ) + ( \Add1~90\ ))
-- \Add1~94\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~93_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(25)))) ) + ( (\sjump_IDEX~q\ & sinstruction_IFID(23)) ) + ( \Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~93_sumout\,
	datad => ALT_INV_spc_IFID(25),
	dataf => ALT_INV_sinstruction_IFID(23),
	cin => \Add1~90\,
	sumout => \Add1~93_sumout\,
	cout => \Add1~94\);

-- Location: LABCELL_X62_Y10_N30
\mux_jr|output[25]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[25]~24_combout\ = ( \sbeq_EXMEM~q\ & ( \sjump_IDEX~q\ & ( \Add1~93_sumout\ ) ) ) # ( !\sbeq_EXMEM~q\ & ( \sjump_IDEX~q\ & ( \Add1~93_sumout\ ) ) ) # ( \sbeq_EXMEM~q\ & ( !\sjump_IDEX~q\ & ( (!\sbne_EXMEM~q\ & ((!\alu_main|Equal0~6_combout\ 
-- & (spc_IDEX(25))) # (\alu_main|Equal0~6_combout\ & ((\Add1~93_sumout\))))) # (\sbne_EXMEM~q\ & (((\Add1~93_sumout\)))) ) ) ) # ( !\sbeq_EXMEM~q\ & ( !\sjump_IDEX~q\ & ( (!\sbne_EXMEM~q\ & (((spc_IDEX(25))))) # (\sbne_EXMEM~q\ & 
-- ((!\alu_main|Equal0~6_combout\ & ((\Add1~93_sumout\))) # (\alu_main|Equal0~6_combout\ & (spc_IDEX(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101101001111000010000111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => \alu_main|ALT_INV_Equal0~6_combout\,
	datac => ALT_INV_spc_IDEX(25),
	datad => \ALT_INV_Add1~93_sumout\,
	datae => \ALT_INV_sbeq_EXMEM~q\,
	dataf => \ALT_INV_sjump_IDEX~q\,
	combout => \mux_jr|output[25]~24_combout\);

-- Location: FF_X62_Y10_N31
\pc_mips|pc_output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[25]~24_combout\,
	asdata => sreaddata1_IDEX(25),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(25));

-- Location: LABCELL_X61_Y10_N12
\Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~97_sumout\ = SUM(( (!\sjump_IDEX~q\ & ((sinstruction_IFID(15)))) # (\sjump_IDEX~q\ & (sinstruction_IFID(24))) ) + ( (!\sjump_IDEX~q\ & (\Add0~97_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(26)))) ) + ( \Add1~94\ ))
-- \Add1~98\ = CARRY(( (!\sjump_IDEX~q\ & ((sinstruction_IFID(15)))) # (\sjump_IDEX~q\ & (sinstruction_IFID(24))) ) + ( (!\sjump_IDEX~q\ & (\Add0~97_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(26)))) ) + ( \Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~97_sumout\,
	datad => ALT_INV_sinstruction_IFID(15),
	dataf => ALT_INV_spc_IFID(26),
	cin => \Add1~94\,
	sumout => \Add1~97_sumout\,
	cout => \Add1~98\);

-- Location: LABCELL_X62_Y10_N36
\mux_jr|output[26]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[26]~25_combout\ = ( \sbeq_EXMEM~q\ & ( \Add1~97_sumout\ & ( (((spc_IDEX(26)) # (\sjump_IDEX~q\)) # (\alu_main|Equal0~6_combout\)) # (\sbne_EXMEM~q\) ) ) ) # ( !\sbeq_EXMEM~q\ & ( \Add1~97_sumout\ & ( (((\sbne_EXMEM~q\ & 
-- !\alu_main|Equal0~6_combout\)) # (spc_IDEX(26))) # (\sjump_IDEX~q\) ) ) ) # ( \sbeq_EXMEM~q\ & ( !\Add1~97_sumout\ & ( (!\sbne_EXMEM~q\ & (!\alu_main|Equal0~6_combout\ & (!\sjump_IDEX~q\ & spc_IDEX(26)))) ) ) ) # ( !\sbeq_EXMEM~q\ & ( !\Add1~97_sumout\ & 
-- ( (!\sjump_IDEX~q\ & (spc_IDEX(26) & ((!\sbne_EXMEM~q\) # (\alu_main|Equal0~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000001000000001001111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => \alu_main|ALT_INV_Equal0~6_combout\,
	datac => \ALT_INV_sjump_IDEX~q\,
	datad => ALT_INV_spc_IDEX(26),
	datae => \ALT_INV_sbeq_EXMEM~q\,
	dataf => \ALT_INV_Add1~97_sumout\,
	combout => \mux_jr|output[26]~25_combout\);

-- Location: FF_X62_Y10_N37
\pc_mips|pc_output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[26]~25_combout\,
	asdata => sreaddata1_IDEX(26),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(26));

-- Location: LABCELL_X61_Y10_N15
\Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~101_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~101_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(27)))) ) + ( (\sjump_IDEX~q\ & sinstruction_IFID(25)) ) + ( \Add1~98\ ))
-- \Add1~102\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~101_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(27)))) ) + ( (\sjump_IDEX~q\ & sinstruction_IFID(25)) ) + ( \Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~101_sumout\,
	datad => ALT_INV_spc_IFID(27),
	dataf => ALT_INV_sinstruction_IFID(25),
	cin => \Add1~98\,
	sumout => \Add1~101_sumout\,
	cout => \Add1~102\);

-- Location: LABCELL_X62_Y10_N18
\mux_jr|output[27]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[27]~26_combout\ = ( \sbeq_EXMEM~q\ & ( \Add1~101_sumout\ & ( (((spc_IDEX(27)) # (\sbne_EXMEM~q\)) # (\alu_main|Equal0~6_combout\)) # (\sjump_IDEX~q\) ) ) ) # ( !\sbeq_EXMEM~q\ & ( \Add1~101_sumout\ & ( (((!\alu_main|Equal0~6_combout\ & 
-- \sbne_EXMEM~q\)) # (spc_IDEX(27))) # (\sjump_IDEX~q\) ) ) ) # ( \sbeq_EXMEM~q\ & ( !\Add1~101_sumout\ & ( (!\sjump_IDEX~q\ & (!\alu_main|Equal0~6_combout\ & (!\sbne_EXMEM~q\ & spc_IDEX(27)))) ) ) ) # ( !\sbeq_EXMEM~q\ & ( !\Add1~101_sumout\ & ( 
-- (!\sjump_IDEX~q\ & (spc_IDEX(27) & ((!\sbne_EXMEM~q\) # (\alu_main|Equal0~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100010000000001000000001011101111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datab => \alu_main|ALT_INV_Equal0~6_combout\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => ALT_INV_spc_IDEX(27),
	datae => \ALT_INV_sbeq_EXMEM~q\,
	dataf => \ALT_INV_Add1~101_sumout\,
	combout => \mux_jr|output[27]~26_combout\);

-- Location: FF_X62_Y10_N19
\pc_mips|pc_output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[27]~26_combout\,
	asdata => sreaddata1_IDEX(27),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(27));

-- Location: LABCELL_X61_Y10_N18
\Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~105_sumout\ = SUM(( (!\sjump_IDEX~q\ & \Add0~105_sumout\) ) + ( (\sjump_IDEX~q\ & spc_IFID(28)) ) + ( \Add1~102\ ))
-- \Add1~106\ = CARRY(( (!\sjump_IDEX~q\ & \Add0~105_sumout\) ) + ( (\sjump_IDEX~q\ & spc_IFID(28)) ) + ( \Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~105_sumout\,
	dataf => ALT_INV_spc_IFID(28),
	cin => \Add1~102\,
	sumout => \Add1~105_sumout\,
	cout => \Add1~106\);

-- Location: LABCELL_X62_Y10_N12
\mux_jr|output[28]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[28]~27_combout\ = ( spc_IDEX(28) & ( \Add1~105_sumout\ ) ) # ( !spc_IDEX(28) & ( \Add1~105_sumout\ & ( ((!\alu_main|Equal0~6_combout\ & (\sbne_EXMEM~q\)) # (\alu_main|Equal0~6_combout\ & ((\sbeq_EXMEM~q\)))) # (\sjump_IDEX~q\) ) ) ) # ( 
-- spc_IDEX(28) & ( !\Add1~105_sumout\ & ( (!\sjump_IDEX~q\ & ((!\alu_main|Equal0~6_combout\ & (!\sbne_EXMEM~q\)) # (\alu_main|Equal0~6_combout\ & ((!\sbeq_EXMEM~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000101000000001011101011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datab => \alu_main|ALT_INV_Equal0~6_combout\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => \ALT_INV_sbeq_EXMEM~q\,
	datae => ALT_INV_spc_IDEX(28),
	dataf => \ALT_INV_Add1~105_sumout\,
	combout => \mux_jr|output[28]~27_combout\);

-- Location: FF_X62_Y10_N13
\pc_mips|pc_output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[28]~27_combout\,
	asdata => sreaddata1_IDEX(28),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(28));

-- Location: LABCELL_X61_Y10_N21
\Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~109_sumout\ = SUM(( (!\sjump_IDEX~q\ & \Add0~109_sumout\) ) + ( (\sjump_IDEX~q\ & spc_IFID(29)) ) + ( \Add1~106\ ))
-- \Add1~110\ = CARRY(( (!\sjump_IDEX~q\ & \Add0~109_sumout\) ) + ( (\sjump_IDEX~q\ & spc_IFID(29)) ) + ( \Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => ALT_INV_spc_IFID(29),
	datad => \ALT_INV_Add0~109_sumout\,
	cin => \Add1~106\,
	sumout => \Add1~109_sumout\,
	cout => \Add1~110\);

-- Location: LABCELL_X62_Y12_N42
\mux_jr|output[29]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[29]~28_combout\ = ( \alu_main|Equal0~6_combout\ & ( \Add1~109_sumout\ & ( ((\sjump_IDEX~q\) # (spc_IDEX(29))) # (\sbeq_EXMEM~q\) ) ) ) # ( !\alu_main|Equal0~6_combout\ & ( \Add1~109_sumout\ & ( ((\sjump_IDEX~q\) # (spc_IDEX(29))) # 
-- (\sbne_EXMEM~q\) ) ) ) # ( \alu_main|Equal0~6_combout\ & ( !\Add1~109_sumout\ & ( (!\sbeq_EXMEM~q\ & (spc_IDEX(29) & !\sjump_IDEX~q\)) ) ) ) # ( !\alu_main|Equal0~6_combout\ & ( !\Add1~109_sumout\ & ( (!\sbne_EXMEM~q\ & (spc_IDEX(29) & !\sjump_IDEX~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000011000000000001011111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => \ALT_INV_sbeq_EXMEM~q\,
	datac => ALT_INV_spc_IDEX(29),
	datad => \ALT_INV_sjump_IDEX~q\,
	datae => \alu_main|ALT_INV_Equal0~6_combout\,
	dataf => \ALT_INV_Add1~109_sumout\,
	combout => \mux_jr|output[29]~28_combout\);

-- Location: FF_X62_Y12_N43
\pc_mips|pc_output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[29]~28_combout\,
	asdata => sreaddata1_IDEX(29),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(29));

-- Location: FF_X59_Y12_N14
\spc_IFID[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~109_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(29));

-- Location: LABCELL_X62_Y12_N36
\mux_jr|output[30]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[30]~29_combout\ = ( \alu_main|Equal0~6_combout\ & ( \Add1~113_sumout\ & ( ((\sjump_IDEX~q\) # (\sbeq_EXMEM~q\)) # (spc_IDEX(30)) ) ) ) # ( !\alu_main|Equal0~6_combout\ & ( \Add1~113_sumout\ & ( ((\sjump_IDEX~q\) # (\sbne_EXMEM~q\)) # 
-- (spc_IDEX(30)) ) ) ) # ( \alu_main|Equal0~6_combout\ & ( !\Add1~113_sumout\ & ( (spc_IDEX(30) & (!\sbeq_EXMEM~q\ & !\sjump_IDEX~q\)) ) ) ) # ( !\alu_main|Equal0~6_combout\ & ( !\Add1~113_sumout\ & ( (spc_IDEX(30) & (!\sbne_EXMEM~q\ & !\sjump_IDEX~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010001000000000001011111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_IDEX(30),
	datab => \ALT_INV_sbeq_EXMEM~q\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => \ALT_INV_sjump_IDEX~q\,
	datae => \alu_main|ALT_INV_Equal0~6_combout\,
	dataf => \ALT_INV_Add1~113_sumout\,
	combout => \mux_jr|output[30]~29_combout\);

-- Location: FF_X62_Y12_N37
\pc_mips|pc_output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[30]~29_combout\,
	asdata => sreaddata1_IDEX(30),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(30));

-- Location: FF_X59_Y12_N26
\spc_IFID[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~113_sumout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(30));

-- Location: FF_X59_Y12_N32
\spc_IDEX[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(30),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(30));

-- Location: FF_X63_Y12_N19
\spc_EXMEM[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(30),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(30));

-- Location: FF_X56_Y14_N28
\spc_MEMWB[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(30),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(30));

-- Location: LABCELL_X56_Y14_N48
\mux_jal|output[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[30]~30_combout\ = ( \sjal_MEMWB~q\ & ( \alu_main|Result\(30) & ( spc_MEMWB(30) ) ) ) # ( !\sjal_MEMWB~q\ & ( \alu_main|Result\(30) ) ) # ( \sjal_MEMWB~q\ & ( !\alu_main|Result\(30) & ( spc_MEMWB(30) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_spc_MEMWB(30),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(30),
	combout => \mux_jal|output[30]~30_combout\);

-- Location: FF_X52_Y19_N29
\reg_file|registers[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[30]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[8][30]~q\);

-- Location: LABCELL_X53_Y19_N54
\reg_file|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux1~5_combout\ = ( \reg_file|registers[10][30]~q\ & ( \reg_file|registers[11][30]~q\ & ( ((!sinstruction_IFID(21) & (\reg_file|registers[8][30]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[9][30]~q\)))) # (sinstruction_IFID(22)) ) ) ) 
-- # ( !\reg_file|registers[10][30]~q\ & ( \reg_file|registers[11][30]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[8][30]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[9][30]~q\))))) # (sinstruction_IFID(22) & 
-- (((sinstruction_IFID(21))))) ) ) ) # ( \reg_file|registers[10][30]~q\ & ( !\reg_file|registers[11][30]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|registers[8][30]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[9][30]~q\))))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[10][30]~q\ & ( !\reg_file|registers[11][30]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & 
-- (\reg_file|registers[8][30]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[9][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[8][30]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[9][30]~q\,
	datae => \reg_file|ALT_INV_registers[10][30]~q\,
	dataf => \reg_file|ALT_INV_registers[11][30]~q\,
	combout => \reg_file|Mux1~5_combout\);

-- Location: MLABCELL_X52_Y20_N12
\reg_file|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux1~6_combout\ = ( \reg_file|registers[2][30]~q\ & ( \reg_file|registers[0][30]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & ((\reg_file|registers[1][30]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][30]~q\))) ) ) ) # 
-- ( !\reg_file|registers[2][30]~q\ & ( \reg_file|registers[0][30]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[1][30]~q\)))) # (sinstruction_IFID(22) & (\reg_file|registers[3][30]~q\ & ((sinstruction_IFID(21))))) ) ) ) 
-- # ( \reg_file|registers[2][30]~q\ & ( !\reg_file|registers[0][30]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[1][30]~q\ & sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[3][30]~q\))) ) ) 
-- ) # ( !\reg_file|registers[2][30]~q\ & ( !\reg_file|registers[0][30]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[1][30]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[3][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[3][30]~q\,
	datac => \reg_file|ALT_INV_registers[1][30]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[2][30]~q\,
	dataf => \reg_file|ALT_INV_registers[0][30]~q\,
	combout => \reg_file|Mux1~6_combout\);

-- Location: LABCELL_X48_Y18_N36
\reg_file|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux1~7_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[13][30]~q\ & ( (!sinstruction_IFID(21) & ((\reg_file|registers[14][30]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[15][30]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( 
-- \reg_file|registers[13][30]~q\ & ( (sinstruction_IFID(21)) # (\reg_file|registers[12][30]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[13][30]~q\ & ( (!sinstruction_IFID(21) & ((\reg_file|registers[14][30]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[15][30]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[13][30]~q\ & ( (\reg_file|registers[12][30]~q\ & !sinstruction_IFID(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][30]~q\,
	datab => \reg_file|ALT_INV_registers[14][30]~q\,
	datac => \reg_file|ALT_INV_registers[12][30]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[13][30]~q\,
	combout => \reg_file|Mux1~7_combout\);

-- Location: LABCELL_X53_Y20_N24
\reg_file|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux1~8_combout\ = ( \reg_file|registers[7][30]~q\ & ( \reg_file|registers[5][30]~q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[4][30]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][30]~q\))) # (sinstruction_IFID(21)) ) ) ) # 
-- ( !\reg_file|registers[7][30]~q\ & ( \reg_file|registers[5][30]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[4][30]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][30]~q\)))) # (sinstruction_IFID(21) & 
-- (((!sinstruction_IFID(22))))) ) ) ) # ( \reg_file|registers[7][30]~q\ & ( !\reg_file|registers[5][30]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[4][30]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[6][30]~q\)))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[7][30]~q\ & ( !\reg_file|registers[5][30]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & 
-- ((\reg_file|registers[4][30]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[6][30]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[6][30]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[4][30]~q\,
	datae => \reg_file|ALT_INV_registers[7][30]~q\,
	dataf => \reg_file|ALT_INV_registers[5][30]~q\,
	combout => \reg_file|Mux1~8_combout\);

-- Location: LABCELL_X53_Y20_N45
\reg_file|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux1~9_combout\ = ( \reg_file|Mux1~7_combout\ & ( \reg_file|Mux1~8_combout\ & ( ((!sinstruction_IFID(24) & ((\reg_file|Mux1~6_combout\))) # (sinstruction_IFID(24) & (\reg_file|Mux1~5_combout\))) # (sinstruction_IFID(23)) ) ) ) # ( 
-- !\reg_file|Mux1~7_combout\ & ( \reg_file|Mux1~8_combout\ & ( (!sinstruction_IFID(24) & (((\reg_file|Mux1~6_combout\) # (sinstruction_IFID(23))))) # (sinstruction_IFID(24) & (\reg_file|Mux1~5_combout\ & (!sinstruction_IFID(23)))) ) ) ) # ( 
-- \reg_file|Mux1~7_combout\ & ( !\reg_file|Mux1~8_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23) & \reg_file|Mux1~6_combout\)))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))) # (\reg_file|Mux1~5_combout\))) ) ) ) # ( 
-- !\reg_file|Mux1~7_combout\ & ( !\reg_file|Mux1~8_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux1~6_combout\))) # (sinstruction_IFID(24) & (\reg_file|Mux1~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_Mux1~5_combout\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_Mux1~6_combout\,
	datae => \reg_file|ALT_INV_Mux1~7_combout\,
	dataf => \reg_file|ALT_INV_Mux1~8_combout\,
	combout => \reg_file|Mux1~9_combout\);

-- Location: MLABCELL_X52_Y20_N54
\reg_file|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux1~1_combout\ = ( \reg_file|registers[17][30]~q\ & ( \reg_file|registers[25][30]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\reg_file|registers[21][30]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[29][30]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[17][30]~q\ & ( \reg_file|registers[25][30]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[21][30]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[29][30]~q\))))) ) ) ) # ( \reg_file|registers[17][30]~q\ & ( !\reg_file|registers[25][30]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[21][30]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[29][30]~q\))))) ) ) ) # ( !\reg_file|registers[17][30]~q\ & ( !\reg_file|registers[25][30]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[21][30]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[29][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[21][30]~q\,
	datad => \reg_file|ALT_INV_registers[29][30]~q\,
	datae => \reg_file|ALT_INV_registers[17][30]~q\,
	dataf => \reg_file|ALT_INV_registers[25][30]~q\,
	combout => \reg_file|Mux1~1_combout\);

-- Location: LABCELL_X53_Y11_N27
\reg_file|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux1~2_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[18][30]~q\ & ( (!sinstruction_IFID(24) & ((\reg_file|registers[22][30]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[30][30]~q\)) ) ) ) # ( !sinstruction_IFID(23) & ( 
-- \reg_file|registers[18][30]~q\ & ( (!sinstruction_IFID(24)) # (\reg_file|registers[26][30]~q\) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[18][30]~q\ & ( (!sinstruction_IFID(24) & ((\reg_file|registers[22][30]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[30][30]~q\)) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[18][30]~q\ & ( (\reg_file|registers[26][30]~q\ & sinstruction_IFID(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][30]~q\,
	datab => \reg_file|ALT_INV_registers[30][30]~q\,
	datac => \reg_file|ALT_INV_registers[22][30]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[18][30]~q\,
	combout => \reg_file|Mux1~2_combout\);

-- Location: LABCELL_X56_Y17_N12
\reg_file|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux1~0_combout\ = ( \reg_file|registers[16][30]~q\ & ( \reg_file|registers[24][30]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & (\reg_file|registers[20][30]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[28][30]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[16][30]~q\ & ( \reg_file|registers[24][30]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & (\reg_file|registers[20][30]~q\)) # (sinstruction_IFID(24) & 
-- ((\reg_file|registers[28][30]~q\))))) ) ) ) # ( \reg_file|registers[16][30]~q\ & ( !\reg_file|registers[24][30]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[20][30]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[28][30]~q\))))) ) ) ) # ( !\reg_file|registers[16][30]~q\ & ( !\reg_file|registers[24][30]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- (\reg_file|registers[20][30]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[28][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[20][30]~q\,
	datac => \reg_file|ALT_INV_registers[28][30]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[16][30]~q\,
	dataf => \reg_file|ALT_INV_registers[24][30]~q\,
	combout => \reg_file|Mux1~0_combout\);

-- Location: LABCELL_X46_Y13_N3
\reg_file|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux1~3_combout\ = ( \reg_file|registers[19][30]~q\ & ( \reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[27][30]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][30]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[19][30]~q\ & ( \reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24) & (\reg_file|registers[27][30]~q\))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|registers[31][30]~q\)))) 
-- ) ) ) # ( \reg_file|registers[19][30]~q\ & ( !\reg_file|registers[23][30]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|registers[27][30]~q\)))) # (sinstruction_IFID(23) & (sinstruction_IFID(24) & 
-- ((\reg_file|registers[31][30]~q\)))) ) ) ) # ( !\reg_file|registers[19][30]~q\ & ( !\reg_file|registers[23][30]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[27][30]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[31][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[27][30]~q\,
	datad => \reg_file|ALT_INV_registers[31][30]~q\,
	datae => \reg_file|ALT_INV_registers[19][30]~q\,
	dataf => \reg_file|ALT_INV_registers[23][30]~q\,
	combout => \reg_file|Mux1~3_combout\);

-- Location: LABCELL_X57_Y20_N51
\reg_file|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux1~4_combout\ = ( \reg_file|Mux1~0_combout\ & ( \reg_file|Mux1~3_combout\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|Mux1~2_combout\)))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))) # 
-- (\reg_file|Mux1~1_combout\))) ) ) ) # ( !\reg_file|Mux1~0_combout\ & ( \reg_file|Mux1~3_combout\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22) & \reg_file|Mux1~2_combout\)))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))) # 
-- (\reg_file|Mux1~1_combout\))) ) ) ) # ( \reg_file|Mux1~0_combout\ & ( !\reg_file|Mux1~3_combout\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|Mux1~2_combout\)))) # (sinstruction_IFID(21) & (\reg_file|Mux1~1_combout\ & 
-- (!sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|Mux1~0_combout\ & ( !\reg_file|Mux1~3_combout\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22) & \reg_file|Mux1~2_combout\)))) # (sinstruction_IFID(21) & (\reg_file|Mux1~1_combout\ & 
-- (!sinstruction_IFID(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux1~1_combout\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_Mux1~2_combout\,
	datae => \reg_file|ALT_INV_Mux1~0_combout\,
	dataf => \reg_file|ALT_INV_Mux1~3_combout\,
	combout => \reg_file|Mux1~4_combout\);

-- Location: LABCELL_X57_Y20_N42
\reg_file|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux1~10_combout\ = ( \reg_file|Mux1~9_combout\ & ( \reg_file|Mux1~4_combout\ ) ) # ( !\reg_file|Mux1~9_combout\ & ( \reg_file|Mux1~4_combout\ & ( sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux1~9_combout\ & ( !\reg_file|Mux1~4_combout\ & ( 
-- !sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux1~9_combout\,
	dataf => \reg_file|ALT_INV_Mux1~4_combout\,
	combout => \reg_file|Mux1~10_combout\);

-- Location: LABCELL_X57_Y20_N3
\sreaddata1_IDEX[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX[30]~feeder_combout\ = ( \reg_file|Mux1~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux1~10_combout\,
	combout => \sreaddata1_IDEX[30]~feeder_combout\);

-- Location: FF_X57_Y20_N5
\sreaddata1_IDEX[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX[30]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(30));

-- Location: LABCELL_X57_Y17_N57
\forward|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux1~0_combout\ = ( sreaddata1_IDEX(30) & ( \alu_main|Result\(30) & ( ((\forward|Mux31~5_combout\) # (salumainresult_EXMEM(30))) # (\forward|Mux31~4_combout\) ) ) ) # ( !sreaddata1_IDEX(30) & ( \alu_main|Result\(30) & ( 
-- (!\forward|Mux31~4_combout\ & ((\forward|Mux31~5_combout\) # (salumainresult_EXMEM(30)))) ) ) ) # ( sreaddata1_IDEX(30) & ( !\alu_main|Result\(30) & ( ((salumainresult_EXMEM(30) & !\forward|Mux31~5_combout\)) # (\forward|Mux31~4_combout\) ) ) ) # ( 
-- !sreaddata1_IDEX(30) & ( !\alu_main|Result\(30) & ( (!\forward|Mux31~4_combout\ & (salumainresult_EXMEM(30) & !\forward|Mux31~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000001111110011001100001100110011000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => ALT_INV_salumainresult_EXMEM(30),
	datad => \forward|ALT_INV_Mux31~5_combout\,
	datae => ALT_INV_sreaddata1_IDEX(30),
	dataf => \alu_main|ALT_INV_Result\(30),
	combout => \forward|Mux1~0_combout\);

-- Location: LABCELL_X57_Y17_N18
\alu_main|ShiftLeft1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~6_combout\ = ( !\forward|Mux1~0_combout\ & ( !\forward|Mux2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux1~0_combout\,
	dataf => \forward|ALT_INV_Mux2~0_combout\,
	combout => \alu_main|ShiftLeft1~6_combout\);

-- Location: LABCELL_X57_Y17_N27
\alu_main|Mux4~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~15_combout\ = ( salumainresult_EXMEM(4) & ( \alu_main|ShiftLeft1~6_combout\ & ( (!\forward|Mux31~4_combout\ & (((!\forward|Mux31~5_combout\)) # (\alu_main|Result\(4)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(4))))) ) ) ) # ( 
-- !salumainresult_EXMEM(4) & ( \alu_main|ShiftLeft1~6_combout\ & ( (!\forward|Mux31~4_combout\ & (\alu_main|Result\(4) & ((\forward|Mux31~5_combout\)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011010100111111001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(4),
	datab => ALT_INV_sreaddata1_IDEX(4),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \forward|ALT_INV_Mux31~5_combout\,
	datae => ALT_INV_salumainresult_EXMEM(4),
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|Mux4~15_combout\);

-- Location: LABCELL_X63_Y17_N48
\alu_main|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~5_combout\ = ( \alu_main|ShiftLeft1~2_combout\ & ( \alu_main|Mux4~16_combout\ & ( (!\alu_main|Mux4~2_combout\ & (\alu_main|Mux4~1_combout\ & !salucontrol_IDEX(1))) ) ) ) # ( !\alu_main|ShiftLeft1~2_combout\ & ( \alu_main|Mux4~16_combout\ & 
-- ( (!\alu_main|Mux4~2_combout\ & (\alu_main|Mux4~1_combout\ & ((!salucontrol_IDEX(1)) # (\alu_main|Mux4~15_combout\)))) ) ) ) # ( \alu_main|ShiftLeft1~2_combout\ & ( !\alu_main|Mux4~16_combout\ & ( (!\alu_main|Mux4~2_combout\ & (\alu_main|Mux4~1_combout\ & 
-- !salucontrol_IDEX(1))) ) ) ) # ( !\alu_main|ShiftLeft1~2_combout\ & ( !\alu_main|Mux4~16_combout\ & ( (!\alu_main|Mux4~2_combout\ & (\alu_main|Mux4~1_combout\ & !salucontrol_IDEX(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000100010000000100010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~2_combout\,
	datab => \alu_main|ALT_INV_Mux4~1_combout\,
	datac => \alu_main|ALT_INV_Mux4~15_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	dataf => \alu_main|ALT_INV_Mux4~16_combout\,
	combout => \alu_main|Mux4~5_combout\);

-- Location: LABCELL_X63_Y18_N3
\alu_main|ShiftRight1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~41_combout\ = ( \alu_main|ShiftRight1~40_combout\ & ( \forward|Mux54~0_combout\ & ( (!\forward|Mux31~6_combout\ & !\forward|Mux55~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~40_combout\ & ( \forward|Mux54~0_combout\ & ( 
-- (\forward|Mux31~5_combout\ & (!\forward|Mux31~4_combout\ & (!\forward|Mux31~6_combout\ & !\forward|Mux55~0_combout\))) ) ) ) # ( \alu_main|ShiftRight1~40_combout\ & ( !\forward|Mux54~0_combout\ & ( (!\forward|Mux55~0_combout\) # 
-- (\forward|Mux31~6_combout\) ) ) ) # ( !\alu_main|ShiftRight1~40_combout\ & ( !\forward|Mux54~0_combout\ & ( (\forward|Mux31~5_combout\ & (!\forward|Mux31~4_combout\ & ((!\forward|Mux55~0_combout\) # (\forward|Mux31~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000100111111110000111101000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~5_combout\,
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux55~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	dataf => \forward|ALT_INV_Mux54~0_combout\,
	combout => \alu_main|ShiftRight1~41_combout\);

-- Location: LABCELL_X63_Y18_N57
\alu_main|ShiftRight1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~42_combout\ = ( \forward|Mux53~0_combout\ & ( (!\forward|Mux31~6_combout\) # (\forward|Mux52~0_combout\) ) ) # ( !\forward|Mux53~0_combout\ & ( (\forward|Mux31~6_combout\ & \forward|Mux52~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux52~0_combout\,
	dataf => \forward|ALT_INV_Mux53~0_combout\,
	combout => \alu_main|ShiftRight1~42_combout\);

-- Location: LABCELL_X63_Y18_N33
\alu_main|ShiftRight1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~6_combout\ = ( \alu_main|ShiftRight1~41_combout\ & ( \alu_main|ShiftRight1~42_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & (((!\forward|Mux31~5_combout\) # (\forward|Mux31~4_combout\)) # (\alu_main|Result\(1)))) ) ) ) # ( 
-- !\alu_main|ShiftRight1~41_combout\ & ( \alu_main|ShiftRight1~42_combout\ ) ) # ( !\alu_main|ShiftRight1~41_combout\ & ( !\alu_main|ShiftRight1~42_combout\ & ( ((!\alu_main|Result\(1) & (!\forward|Mux31~4_combout\ & \forward|Mux31~5_combout\))) # 
-- (\alu_main|ShiftRight1~40_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011111111000000000000000011111111111111111111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(1),
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => \forward|ALT_INV_Mux31~5_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~41_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~42_combout\,
	combout => \alu_main|ShiftRight1~6_combout\);

-- Location: LABCELL_X61_Y19_N9
\alu_main|ShiftRight1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~5_combout\ = ( \forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux56~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( \forward|Mux30~0_combout\ & ( \forward|Mux57~0_combout\ ) ) ) # ( \forward|Mux31~6_combout\ 
-- & ( !\forward|Mux30~0_combout\ & ( \forward|Mux58~0_combout\ ) ) ) # ( !\forward|Mux31~6_combout\ & ( !\forward|Mux30~0_combout\ & ( \forward|Mux59~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux57~0_combout\,
	datab => \forward|ALT_INV_Mux59~0_combout\,
	datac => \forward|ALT_INV_Mux56~0_combout\,
	datad => \forward|ALT_INV_Mux58~0_combout\,
	datae => \forward|ALT_INV_Mux31~6_combout\,
	dataf => \forward|ALT_INV_Mux30~0_combout\,
	combout => \alu_main|ShiftRight1~5_combout\);

-- Location: LABCELL_X63_Y18_N6
\alu_main|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~0_combout\ = ( \alu_main|ShiftRight1~0_combout\ & ( \alu_main|ShiftRight1~5_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # ((\alu_main|ShiftRight1~6_combout\)))) # (\forward|Mux28~0_combout\ & 
-- (((\alu_main|ShiftRight1~58_combout\)) # (\forward|Mux29~0_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~0_combout\ & ( \alu_main|ShiftRight1~5_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # 
-- ((\alu_main|ShiftRight1~6_combout\)))) # (\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~58_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~0_combout\ & ( !\alu_main|ShiftRight1~5_combout\ & ( (!\forward|Mux28~0_combout\ & 
-- (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~6_combout\))) # (\forward|Mux28~0_combout\ & (((\alu_main|ShiftRight1~58_combout\)) # (\forward|Mux29~0_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~0_combout\ & ( !\alu_main|ShiftRight1~5_combout\ & ( 
-- (!\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~6_combout\))) # (\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~58_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~6_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~58_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~5_combout\,
	combout => \alu_main|Mux4~0_combout\);

-- Location: LABCELL_X63_Y13_N57
\alu_main|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~4_combout\ = ( \alu_main|ShiftRight0~34_combout\ & ( (!salucontrol_IDEX(1)) # ((\alu_main|ShiftLeft1~7_combout\) # (\alu_main|ShiftRight1~31_combout\)) ) ) # ( !\alu_main|ShiftRight0~34_combout\ & ( (salucontrol_IDEX(1) & 
-- (\alu_main|ShiftRight1~31_combout\ & !\alu_main|ShiftLeft1~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000010101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftRight1~31_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~34_combout\,
	combout => \alu_main|Mux4~4_combout\);

-- Location: LABCELL_X63_Y13_N27
\alu_main|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~7_combout\ = ( !\forward|Mux59~0_combout\ & ( !\forward|Mux27~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \forward|ALT_INV_Mux59~0_combout\,
	combout => \alu_main|Mux4~7_combout\);

-- Location: LABCELL_X61_Y19_N36
\alu_main|ShiftRight0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~7_combout\ = ( \forward|Mux53~0_combout\ & ( \forward|Mux52~0_combout\ & ( ((!sinstruction_IFID(6) & (\forward|Mux55~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux54~0_combout\)))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux53~0_combout\ & ( \forward|Mux52~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux55~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux54~0_combout\))))) # (sinstruction_IFID(7) & (((sinstruction_IFID(6))))) ) 
-- ) ) # ( \forward|Mux53~0_combout\ & ( !\forward|Mux52~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux55~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux54~0_combout\))))) # (sinstruction_IFID(7) & 
-- (((!sinstruction_IFID(6))))) ) ) ) # ( !\forward|Mux53~0_combout\ & ( !\forward|Mux52~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux55~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux54~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(7),
	datab => \forward|ALT_INV_Mux55~0_combout\,
	datac => ALT_INV_sinstruction_IFID(6),
	datad => \forward|ALT_INV_Mux54~0_combout\,
	datae => \forward|ALT_INV_Mux53~0_combout\,
	dataf => \forward|ALT_INV_Mux52~0_combout\,
	combout => \alu_main|ShiftRight0~7_combout\);

-- Location: LABCELL_X61_Y19_N6
\alu_main|ShiftRight0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~6_combout\ = ( sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux56~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( sinstruction_IFID(7) & ( \forward|Mux57~0_combout\ ) ) ) # ( sinstruction_IFID(6) & ( 
-- !sinstruction_IFID(7) & ( \forward|Mux58~0_combout\ ) ) ) # ( !sinstruction_IFID(6) & ( !sinstruction_IFID(7) & ( \forward|Mux59~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux57~0_combout\,
	datab => \forward|ALT_INV_Mux59~0_combout\,
	datac => \forward|ALT_INV_Mux58~0_combout\,
	datad => \forward|ALT_INV_Mux56~0_combout\,
	datae => ALT_INV_sinstruction_IFID(6),
	dataf => ALT_INV_sinstruction_IFID(7),
	combout => \alu_main|ShiftRight0~6_combout\);

-- Location: LABCELL_X61_Y19_N24
\alu_main|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~6_combout\ = ( \alu_main|ShiftRight0~0_combout\ & ( \alu_main|ShiftRight0~6_combout\ & ( (!sinstruction_IFID(9) & (((!sinstruction_IFID(8))) # (\alu_main|ShiftRight0~7_combout\))) # (sinstruction_IFID(9) & 
-- (((\alu_main|ShiftRight0~8_combout\) # (sinstruction_IFID(8))))) ) ) ) # ( !\alu_main|ShiftRight0~0_combout\ & ( \alu_main|ShiftRight0~6_combout\ & ( (!sinstruction_IFID(9) & (((!sinstruction_IFID(8))) # (\alu_main|ShiftRight0~7_combout\))) # 
-- (sinstruction_IFID(9) & (((!sinstruction_IFID(8) & \alu_main|ShiftRight0~8_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~0_combout\ & ( !\alu_main|ShiftRight0~6_combout\ & ( (!sinstruction_IFID(9) & (\alu_main|ShiftRight0~7_combout\ & 
-- (sinstruction_IFID(8)))) # (sinstruction_IFID(9) & (((\alu_main|ShiftRight0~8_combout\) # (sinstruction_IFID(8))))) ) ) ) # ( !\alu_main|ShiftRight0~0_combout\ & ( !\alu_main|ShiftRight0~6_combout\ & ( (!sinstruction_IFID(9) & 
-- (\alu_main|ShiftRight0~7_combout\ & (sinstruction_IFID(8)))) # (sinstruction_IFID(9) & (((!sinstruction_IFID(8) & \alu_main|ShiftRight0~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~7_combout\,
	datab => ALT_INV_sinstruction_IFID(9),
	datac => ALT_INV_sinstruction_IFID(8),
	datad => \alu_main|ALT_INV_ShiftRight0~8_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~6_combout\,
	combout => \alu_main|Mux4~6_combout\);

-- Location: LABCELL_X62_Y13_N18
\alu_main|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~8_combout\ = ( \alu_main|Mux4~7_combout\ & ( \alu_main|Mux4~6_combout\ & ( (\alu_main|Mux4~2_combout\ & !\alu_main|Mux4~1_combout\) ) ) ) # ( !\alu_main|Mux4~7_combout\ & ( \alu_main|Mux4~6_combout\ & ( \alu_main|Mux4~2_combout\ ) ) ) # ( 
-- !\alu_main|Mux4~7_combout\ & ( !\alu_main|Mux4~6_combout\ & ( (\alu_main|Mux4~2_combout\ & \alu_main|Mux4~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000001010101010101010101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~2_combout\,
	datac => \alu_main|ALT_INV_Mux4~1_combout\,
	datae => \alu_main|ALT_INV_Mux4~7_combout\,
	dataf => \alu_main|ALT_INV_Mux4~6_combout\,
	combout => \alu_main|Mux4~8_combout\);

-- Location: LABCELL_X63_Y13_N0
\alu_main|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~9_combout\ = ( \alu_main|Mux4~4_combout\ & ( !\alu_main|Mux4~8_combout\ & ( (!\alu_main|Mux4~5_combout\ & ((!\alu_main|Mux4~3_combout\) # (!\alu_main|Mux4~0_combout\))) ) ) ) # ( !\alu_main|Mux4~4_combout\ & ( !\alu_main|Mux4~8_combout\ & ( 
-- (!\alu_main|Mux4~3_combout\) # (!\alu_main|Mux4~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100101010001010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~5_combout\,
	datab => \alu_main|ALT_INV_Mux4~3_combout\,
	datac => \alu_main|ALT_INV_Mux4~0_combout\,
	datae => \alu_main|ALT_INV_Mux4~4_combout\,
	dataf => \alu_main|ALT_INV_Mux4~8_combout\,
	combout => \alu_main|Mux4~9_combout\);

-- Location: LABCELL_X66_Y18_N54
\alu_main|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~10_combout\ = ( \alu_main|ShiftLeft1~0_combout\ & ( \alu_main|Mux4~7_combout\ & ( (!\alu_main|Mux1~1_combout\) # ((!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~13_combout\) # (\forward|Mux29~0_combout\)))) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~0_combout\ & ( \alu_main|Mux4~7_combout\ & ( (!\alu_main|Mux1~1_combout\) # ((!\forward|Mux29~0_combout\ & (!\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~13_combout\))) ) ) ) # ( \alu_main|ShiftLeft1~0_combout\ & ( 
-- !\alu_main|Mux4~7_combout\ & ( (\alu_main|Mux1~1_combout\ & (!\forward|Mux28~0_combout\ & ((\alu_main|ShiftLeft1~13_combout\) # (\forward|Mux29~0_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~0_combout\ & ( !\alu_main|Mux4~7_combout\ & ( 
-- (!\forward|Mux29~0_combout\ & (\alu_main|Mux1~1_combout\ & (!\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000100000011000011001100111011001101110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datab => \alu_main|ALT_INV_Mux1~1_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~13_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~0_combout\,
	dataf => \alu_main|ALT_INV_Mux4~7_combout\,
	combout => \alu_main|Mux4~10_combout\);

-- Location: LABCELL_X64_Y14_N3
\alu_main|Mux4~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~11_combout\ = ( \alu_main|ShiftLeft0~8_combout\ & ( \alu_main|Mux4~10_combout\ & ( ((!salucontrol_IDEX(1) & (!sinstruction_IFID(10))) # (salucontrol_IDEX(1) & ((\alu_main|ShiftLeft1~7_combout\)))) # (salucontrol_IDEX(2)) ) ) ) # ( 
-- !\alu_main|ShiftLeft0~8_combout\ & ( \alu_main|Mux4~10_combout\ & ( ((salucontrol_IDEX(1) & \alu_main|ShiftLeft1~7_combout\)) # (salucontrol_IDEX(2)) ) ) ) # ( \alu_main|ShiftLeft0~8_combout\ & ( !\alu_main|Mux4~10_combout\ & ( (!sinstruction_IFID(10) & 
-- (!salucontrol_IDEX(1) & !salucontrol_IDEX(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000001000000000001111001111111000111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(10),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~8_combout\,
	dataf => \alu_main|ALT_INV_Mux4~10_combout\,
	combout => \alu_main|Mux4~11_combout\);

-- Location: LABCELL_X63_Y13_N18
\alu_main|Mux4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux4~14_combout\ = ( \alu_main|Mux4~9_combout\ & ( \alu_main|Mux4~11_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((\alu_main|Mux4~13_combout\ & \alu_main|Result~0_combout\)))) # (\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\)) # 
-- (\alu_main|Add0~17_sumout\))) ) ) ) # ( !\alu_main|Mux4~9_combout\ & ( \alu_main|Mux4~11_combout\ & ( (!\alu_main|Mux4~13_combout\) # ((!\alu_main|Mux4~12_combout\ & ((\alu_main|Result~0_combout\))) # (\alu_main|Mux4~12_combout\ & 
-- (\alu_main|Add0~17_sumout\))) ) ) ) # ( \alu_main|Mux4~9_combout\ & ( !\alu_main|Mux4~11_combout\ & ( (\alu_main|Mux4~13_combout\ & ((!\alu_main|Mux4~12_combout\ & ((\alu_main|Result~0_combout\))) # (\alu_main|Mux4~12_combout\ & 
-- (\alu_main|Add0~17_sumout\)))) ) ) ) # ( !\alu_main|Mux4~9_combout\ & ( !\alu_main|Mux4~11_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux4~13_combout\) # (\alu_main|Result~0_combout\)))) # (\alu_main|Mux4~12_combout\ & 
-- (\alu_main|Add0~17_sumout\ & (\alu_main|Mux4~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000111001101000000010000110111110001111111010011000100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Add0~17_sumout\,
	datab => \alu_main|ALT_INV_Mux4~12_combout\,
	datac => \alu_main|ALT_INV_Mux4~13_combout\,
	datad => \alu_main|ALT_INV_Result~0_combout\,
	datae => \alu_main|ALT_INV_Mux4~9_combout\,
	dataf => \alu_main|ALT_INV_Mux4~11_combout\,
	combout => \alu_main|Mux4~14_combout\);

-- Location: LABCELL_X62_Y13_N39
\alu_main|Result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(4) = ( \alu_main|Result\(4) & ( \alu_main|Mux32~0_combout\ ) ) # ( \alu_main|Result\(4) & ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux4~14_combout\ ) ) ) # ( !\alu_main|Result\(4) & ( !\alu_main|Mux32~0_combout\ & ( 
-- \alu_main|Mux4~14_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux4~14_combout\,
	datae => \alu_main|ALT_INV_Result\(4),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(4));

-- Location: LABCELL_X62_Y13_N30
\mux_jal|output[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[4]~4_combout\ = ( \sjal_MEMWB~q\ & ( \alu_main|Result\(4) & ( spc_MEMWB(4) ) ) ) # ( !\sjal_MEMWB~q\ & ( \alu_main|Result\(4) ) ) # ( \sjal_MEMWB~q\ & ( !\alu_main|Result\(4) & ( spc_MEMWB(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_spc_MEMWB(4),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(4),
	combout => \mux_jal|output[4]~4_combout\);

-- Location: MLABCELL_X47_Y12_N42
\reg_file|registers[2][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][4]~feeder_combout\ = ( \mux_jal|output[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[4]~4_combout\,
	combout => \reg_file|registers[2][4]~feeder_combout\);

-- Location: FF_X47_Y12_N44
\reg_file|registers[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[2][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[2][4]~q\);

-- Location: MLABCELL_X47_Y12_N57
\reg_file|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux27~6_combout\ = ( \reg_file|registers[3][4]~q\ & ( \reg_file|registers[0][4]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[2][4]~q\))) # (sinstruction_IFID(21) & (((\reg_file|registers[1][4]~q\) # 
-- (sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[3][4]~q\ & ( \reg_file|registers[0][4]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[2][4]~q\))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22) & 
-- \reg_file|registers[1][4]~q\)))) ) ) ) # ( \reg_file|registers[3][4]~q\ & ( !\reg_file|registers[0][4]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[2][4]~q\ & (sinstruction_IFID(22)))) # (sinstruction_IFID(21) & (((\reg_file|registers[1][4]~q\) # 
-- (sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[3][4]~q\ & ( !\reg_file|registers[0][4]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[2][4]~q\ & (sinstruction_IFID(22)))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22) & 
-- \reg_file|registers[1][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[2][4]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[1][4]~q\,
	datae => \reg_file|ALT_INV_registers[3][4]~q\,
	dataf => \reg_file|ALT_INV_registers[0][4]~q\,
	combout => \reg_file|Mux27~6_combout\);

-- Location: LABCELL_X46_Y14_N3
\reg_file|Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux27~7_combout\ = ( \reg_file|registers[15][4]~q\ & ( \reg_file|registers[12][4]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[13][4]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[14][4]~q\) # 
-- (sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[15][4]~q\ & ( \reg_file|registers[12][4]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[13][4]~q\))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21) & 
-- \reg_file|registers[14][4]~q\)))) ) ) ) # ( \reg_file|registers[15][4]~q\ & ( !\reg_file|registers[12][4]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[13][4]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[14][4]~q\) # (sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[15][4]~q\ & ( !\reg_file|registers[12][4]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[13][4]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & 
-- (((!sinstruction_IFID(21) & \reg_file|registers[14][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[13][4]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[14][4]~q\,
	datae => \reg_file|ALT_INV_registers[15][4]~q\,
	dataf => \reg_file|ALT_INV_registers[12][4]~q\,
	combout => \reg_file|Mux27~7_combout\);

-- Location: LABCELL_X50_Y15_N15
\reg_file|Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux27~8_combout\ = ( \reg_file|registers[4][4]~q\ & ( \reg_file|registers[7][4]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[5][4]~q\)))) # (sinstruction_IFID(22) & (((\reg_file|registers[6][4]~q\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( !\reg_file|registers[4][4]~q\ & ( \reg_file|registers[7][4]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|registers[5][4]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[6][4]~q\)) # 
-- (sinstruction_IFID(21)))) ) ) ) # ( \reg_file|registers[4][4]~q\ & ( !\reg_file|registers[7][4]~q\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21)) # ((\reg_file|registers[5][4]~q\)))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- ((\reg_file|registers[6][4]~q\)))) ) ) ) # ( !\reg_file|registers[4][4]~q\ & ( !\reg_file|registers[7][4]~q\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21) & (\reg_file|registers[5][4]~q\))) # (sinstruction_IFID(22) & (!sinstruction_IFID(21) & 
-- ((\reg_file|registers[6][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[5][4]~q\,
	datad => \reg_file|ALT_INV_registers[6][4]~q\,
	datae => \reg_file|ALT_INV_registers[4][4]~q\,
	dataf => \reg_file|ALT_INV_registers[7][4]~q\,
	combout => \reg_file|Mux27~8_combout\);

-- Location: LABCELL_X45_Y14_N6
\reg_file|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux27~5_combout\ = ( \reg_file|registers[9][4]~q\ & ( \reg_file|registers[8][4]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[10][4]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[11][4]~q\))) ) ) ) # 
-- ( !\reg_file|registers[9][4]~q\ & ( \reg_file|registers[8][4]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[10][4]~q\)))) # (sinstruction_IFID(21) & (\reg_file|registers[11][4]~q\ & (sinstruction_IFID(22)))) ) ) ) # ( 
-- \reg_file|registers[9][4]~q\ & ( !\reg_file|registers[8][4]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22) & \reg_file|registers[10][4]~q\)))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[11][4]~q\))) ) ) ) # ( 
-- !\reg_file|registers[9][4]~q\ & ( !\reg_file|registers[8][4]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[10][4]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[11][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[11][4]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[10][4]~q\,
	datae => \reg_file|ALT_INV_registers[9][4]~q\,
	dataf => \reg_file|ALT_INV_registers[8][4]~q\,
	combout => \reg_file|Mux27~5_combout\);

-- Location: MLABCELL_X47_Y12_N3
\reg_file|Mux27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux27~9_combout\ = ( \reg_file|Mux27~8_combout\ & ( \reg_file|Mux27~5_combout\ & ( (!sinstruction_IFID(24) & (((\reg_file|Mux27~6_combout\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # 
-- ((\reg_file|Mux27~7_combout\)))) ) ) ) # ( !\reg_file|Mux27~8_combout\ & ( \reg_file|Mux27~5_combout\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & (\reg_file|Mux27~6_combout\))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # 
-- ((\reg_file|Mux27~7_combout\)))) ) ) ) # ( \reg_file|Mux27~8_combout\ & ( !\reg_file|Mux27~5_combout\ & ( (!sinstruction_IFID(24) & (((\reg_file|Mux27~6_combout\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (sinstruction_IFID(23) & 
-- ((\reg_file|Mux27~7_combout\)))) ) ) ) # ( !\reg_file|Mux27~8_combout\ & ( !\reg_file|Mux27~5_combout\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & (\reg_file|Mux27~6_combout\))) # (sinstruction_IFID(24) & (sinstruction_IFID(23) & 
-- ((\reg_file|Mux27~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_Mux27~6_combout\,
	datad => \reg_file|ALT_INV_Mux27~7_combout\,
	datae => \reg_file|ALT_INV_Mux27~8_combout\,
	dataf => \reg_file|ALT_INV_Mux27~5_combout\,
	combout => \reg_file|Mux27~9_combout\);

-- Location: LABCELL_X45_Y12_N51
\reg_file|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux27~0_combout\ = ( \reg_file|registers[20][4]~q\ & ( \reg_file|registers[16][4]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[24][4]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[28][4]~q\))) ) ) ) 
-- # ( !\reg_file|registers[20][4]~q\ & ( \reg_file|registers[16][4]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[24][4]~q\)))) # (sinstruction_IFID(23) & (\reg_file|registers[28][4]~q\ & ((sinstruction_IFID(24))))) ) ) 
-- ) # ( \reg_file|registers[20][4]~q\ & ( !\reg_file|registers[16][4]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[24][4]~q\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[28][4]~q\))) ) 
-- ) ) # ( !\reg_file|registers[20][4]~q\ & ( !\reg_file|registers[16][4]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[24][4]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[28][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[28][4]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[24][4]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[20][4]~q\,
	dataf => \reg_file|ALT_INV_registers[16][4]~q\,
	combout => \reg_file|Mux27~0_combout\);

-- Location: LABCELL_X45_Y12_N3
\reg_file|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux27~1_combout\ = ( \reg_file|registers[29][4]~q\ & ( \reg_file|registers[21][4]~q\ & ( ((!sinstruction_IFID(24) & ((\reg_file|registers[17][4]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][4]~q\))) # (sinstruction_IFID(23)) ) ) ) # 
-- ( !\reg_file|registers[29][4]~q\ & ( \reg_file|registers[21][4]~q\ & ( (!sinstruction_IFID(24) & (((\reg_file|registers[17][4]~q\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (!sinstruction_IFID(23) & (\reg_file|registers[25][4]~q\))) ) ) ) # 
-- ( \reg_file|registers[29][4]~q\ & ( !\reg_file|registers[21][4]~q\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & ((\reg_file|registers[17][4]~q\)))) # (sinstruction_IFID(24) & (((\reg_file|registers[25][4]~q\)) # (sinstruction_IFID(23)))) ) ) ) 
-- # ( !\reg_file|registers[29][4]~q\ & ( !\reg_file|registers[21][4]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[17][4]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[25][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[25][4]~q\,
	datad => \reg_file|ALT_INV_registers[17][4]~q\,
	datae => \reg_file|ALT_INV_registers[29][4]~q\,
	dataf => \reg_file|ALT_INV_registers[21][4]~q\,
	combout => \reg_file|Mux27~1_combout\);

-- Location: LABCELL_X51_Y12_N6
\reg_file|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux27~2_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[18][4]~q\ & ( (!sinstruction_IFID(24) & ((\reg_file|registers[22][4]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[30][4]~q\)) ) ) ) # ( !sinstruction_IFID(23) & ( 
-- \reg_file|registers[18][4]~q\ & ( (!sinstruction_IFID(24)) # (\reg_file|registers[26][4]~q\) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[18][4]~q\ & ( (!sinstruction_IFID(24) & ((\reg_file|registers[22][4]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[30][4]~q\)) ) ) ) # ( !sinstruction_IFID(23) & ( !\reg_file|registers[18][4]~q\ & ( (sinstruction_IFID(24) & \reg_file|registers[26][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[30][4]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[26][4]~q\,
	datad => \reg_file|ALT_INV_registers[22][4]~q\,
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[18][4]~q\,
	combout => \reg_file|Mux27~2_combout\);

-- Location: LABCELL_X50_Y14_N42
\reg_file|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux27~3_combout\ = ( \reg_file|registers[23][4]~q\ & ( \reg_file|registers[19][4]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[27][4]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][4]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[23][4]~q\ & ( \reg_file|registers[19][4]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[27][4]~q\))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24) & \reg_file|registers[31][4]~q\)))) ) ) 
-- ) # ( \reg_file|registers[23][4]~q\ & ( !\reg_file|registers[19][4]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][4]~q\ & (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[31][4]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[23][4]~q\ & ( !\reg_file|registers[19][4]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[27][4]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[27][4]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[31][4]~q\,
	datae => \reg_file|ALT_INV_registers[23][4]~q\,
	dataf => \reg_file|ALT_INV_registers[19][4]~q\,
	combout => \reg_file|Mux27~3_combout\);

-- Location: LABCELL_X45_Y12_N18
\reg_file|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux27~4_combout\ = ( \reg_file|Mux27~2_combout\ & ( \reg_file|Mux27~3_combout\ & ( ((!sinstruction_IFID(21) & (\reg_file|Mux27~0_combout\)) # (sinstruction_IFID(21) & ((\reg_file|Mux27~1_combout\)))) # (sinstruction_IFID(22)) ) ) ) # ( 
-- !\reg_file|Mux27~2_combout\ & ( \reg_file|Mux27~3_combout\ & ( (!sinstruction_IFID(21) & (\reg_file|Mux27~0_combout\ & ((!sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22)) # (\reg_file|Mux27~1_combout\)))) ) ) ) # ( 
-- \reg_file|Mux27~2_combout\ & ( !\reg_file|Mux27~3_combout\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))) # (\reg_file|Mux27~0_combout\))) # (sinstruction_IFID(21) & (((\reg_file|Mux27~1_combout\ & !sinstruction_IFID(22))))) ) ) ) # ( 
-- !\reg_file|Mux27~2_combout\ & ( !\reg_file|Mux27~3_combout\ & ( (!sinstruction_IFID(22) & ((!sinstruction_IFID(21) & (\reg_file|Mux27~0_combout\)) # (sinstruction_IFID(21) & ((\reg_file|Mux27~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux27~0_combout\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_Mux27~1_combout\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_Mux27~2_combout\,
	dataf => \reg_file|ALT_INV_Mux27~3_combout\,
	combout => \reg_file|Mux27~4_combout\);

-- Location: LABCELL_X63_Y12_N27
\reg_file|Mux27~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux27~10_combout\ = ( \reg_file|Mux27~4_combout\ & ( (\reg_file|Mux27~9_combout\) # (sinstruction_IFID(25)) ) ) # ( !\reg_file|Mux27~4_combout\ & ( (!sinstruction_IFID(25) & \reg_file|Mux27~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datad => \reg_file|ALT_INV_Mux27~9_combout\,
	dataf => \reg_file|ALT_INV_Mux27~4_combout\,
	combout => \reg_file|Mux27~10_combout\);

-- Location: FF_X63_Y12_N38
\sreaddata1_IDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux27~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(4));

-- Location: LABCELL_X63_Y12_N12
\forward|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux27~0_combout\ = ( \forward|Mux31~5_combout\ & ( \forward|Mux31~4_combout\ & ( sreaddata1_IDEX(4) ) ) ) # ( !\forward|Mux31~5_combout\ & ( \forward|Mux31~4_combout\ & ( sreaddata1_IDEX(4) ) ) ) # ( \forward|Mux31~5_combout\ & ( 
-- !\forward|Mux31~4_combout\ & ( \alu_main|Result\(4) ) ) ) # ( !\forward|Mux31~5_combout\ & ( !\forward|Mux31~4_combout\ & ( salumainresult_EXMEM(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sreaddata1_IDEX(4),
	datac => \alu_main|ALT_INV_Result\(4),
	datad => ALT_INV_salumainresult_EXMEM(4),
	datae => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \forward|ALT_INV_Mux31~4_combout\,
	combout => \forward|Mux27~0_combout\);

-- Location: LABCELL_X63_Y15_N48
\alu_main|ShiftLeft1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~7_combout\ = ( \alu_main|ShiftLeft1~4_combout\ & ( !\alu_main|ShiftLeft1~2_combout\ & ( (!\forward|Mux27~0_combout\ & (\alu_main|ShiftLeft1~3_combout\ & (\alu_main|ShiftLeft1~5_combout\ & \alu_main|ShiftLeft1~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux27~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~5_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	combout => \alu_main|ShiftLeft1~7_combout\);

-- Location: LABCELL_X63_Y19_N12
\alu_main|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~6_combout\ = ( \alu_main|ShiftLeft1~78_combout\ & ( \alu_main|ShiftLeft1~7_combout\ & ( (!\alu_main|Mux1~1_combout\ & ((!\forward|Mux23~0_combout\) # ((!salucontrol_IDEX(1) & !salucontrol_IDEX(2))))) # (\alu_main|Mux1~1_combout\ & 
-- (((salucontrol_IDEX(2))) # (salucontrol_IDEX(1)))) ) ) ) # ( !\alu_main|ShiftLeft1~78_combout\ & ( \alu_main|ShiftLeft1~7_combout\ & ( (!\alu_main|Mux1~1_combout\ & ((!\forward|Mux23~0_combout\) # ((!salucontrol_IDEX(1) & !salucontrol_IDEX(2))))) ) ) ) # 
-- ( \alu_main|ShiftLeft1~78_combout\ & ( !\alu_main|ShiftLeft1~7_combout\ & ( (!\alu_main|Mux1~1_combout\ & ((!salucontrol_IDEX(2)) # (!\forward|Mux23~0_combout\))) # (\alu_main|Mux1~1_combout\ & (salucontrol_IDEX(2))) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~78_combout\ & ( !\alu_main|ShiftLeft1~7_combout\ & ( (!\alu_main|Mux1~1_combout\ & ((!salucontrol_IDEX(2)) # (!\forward|Mux23~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101011111010010110101010100000001011111110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~1_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => \forward|ALT_INV_Mux23~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~78_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	combout => \alu_main|Mux8~6_combout\);

-- Location: LABCELL_X63_Y19_N54
\alu_main|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~7_combout\ = ( \alu_main|ShiftLeft0~16_combout\ & ( \alu_main|Mux8~6_combout\ & ( (!salucontrol_IDEX(2)) # (!\forward|Mux55~0_combout\) ) ) ) # ( !\alu_main|ShiftLeft0~16_combout\ & ( \alu_main|Mux8~6_combout\ & ( (!salucontrol_IDEX(2) & 
-- (((\alu_main|ShiftLeft1~7_combout\ & salucontrol_IDEX(1))))) # (salucontrol_IDEX(2) & (!\forward|Mux55~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(2),
	datab => \forward|ALT_INV_Mux55~0_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \alu_main|ALT_INV_ShiftLeft0~16_combout\,
	dataf => \alu_main|ALT_INV_Mux8~6_combout\,
	combout => \alu_main|Mux8~7_combout\);

-- Location: LABCELL_X62_Y19_N18
\alu_main|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~2_combout\ = ( \alu_main|ShiftRight0~8_combout\ & ( \alu_main|ShiftRight0~7_combout\ & ( (!sinstruction_IFID(9)) # ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~0_combout\)) # (sinstruction_IFID(8) & 
-- ((\alu_main|ShiftRight0~1_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~8_combout\ & ( \alu_main|ShiftRight0~7_combout\ & ( (!sinstruction_IFID(9) & (!sinstruction_IFID(8))) # (sinstruction_IFID(9) & ((!sinstruction_IFID(8) & 
-- (\alu_main|ShiftRight0~0_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~1_combout\))))) ) ) ) # ( \alu_main|ShiftRight0~8_combout\ & ( !\alu_main|ShiftRight0~7_combout\ & ( (!sinstruction_IFID(9) & (sinstruction_IFID(8))) # 
-- (sinstruction_IFID(9) & ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~0_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~1_combout\))))) ) ) ) # ( !\alu_main|ShiftRight0~8_combout\ & ( !\alu_main|ShiftRight0~7_combout\ & ( 
-- (sinstruction_IFID(9) & ((!sinstruction_IFID(8) & (\alu_main|ShiftRight0~0_combout\)) # (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => ALT_INV_sinstruction_IFID(8),
	datac => \alu_main|ALT_INV_ShiftRight0~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~1_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~8_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~7_combout\,
	combout => \alu_main|Mux8~2_combout\);

-- Location: LABCELL_X63_Y19_N33
\alu_main|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~3_combout\ = ( \alu_main|Mux8~2_combout\ & ( (\alu_main|Mux4~2_combout\ & (((!\alu_main|Mux4~1_combout\) # (\forward|Mux23~0_combout\)) # (\forward|Mux55~0_combout\))) ) ) # ( !\alu_main|Mux8~2_combout\ & ( (\alu_main|Mux4~2_combout\ & 
-- (\alu_main|Mux4~1_combout\ & ((\forward|Mux23~0_combout\) # (\forward|Mux55~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010101000000000001010101010101000101010101010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~2_combout\,
	datab => \forward|ALT_INV_Mux55~0_combout\,
	datac => \forward|ALT_INV_Mux23~0_combout\,
	datad => \alu_main|ALT_INV_Mux4~1_combout\,
	dataf => \alu_main|ALT_INV_Mux8~2_combout\,
	combout => \alu_main|Mux8~3_combout\);

-- Location: LABCELL_X63_Y18_N36
\alu_main|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~0_combout\ = ( \forward|Mux29~0_combout\ & ( \alu_main|ShiftRight1~6_combout\ & ( (!\alu_main|Mux5~10_combout\ & ((\alu_main|ShiftRight1~1_combout\))) # (\alu_main|Mux5~10_combout\ & (\alu_main|ShiftRight1~58_combout\)) ) ) ) # ( 
-- !\forward|Mux29~0_combout\ & ( \alu_main|ShiftRight1~6_combout\ & ( (\alu_main|Mux5~10_combout\) # (\alu_main|ShiftRight1~0_combout\) ) ) ) # ( \forward|Mux29~0_combout\ & ( !\alu_main|ShiftRight1~6_combout\ & ( (!\alu_main|Mux5~10_combout\ & 
-- ((\alu_main|ShiftRight1~1_combout\))) # (\alu_main|Mux5~10_combout\ & (\alu_main|ShiftRight1~58_combout\)) ) ) ) # ( !\forward|Mux29~0_combout\ & ( !\alu_main|ShiftRight1~6_combout\ & ( (\alu_main|ShiftRight1~0_combout\ & !\alu_main|Mux5~10_combout\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~58_combout\,
	datac => \alu_main|ALT_INV_Mux5~10_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~1_combout\,
	datae => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~6_combout\,
	combout => \alu_main|Mux8~0_combout\);

-- Location: LABCELL_X63_Y19_N18
\alu_main|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~1_combout\ = ( \alu_main|ShiftRight0~38_combout\ & ( \alu_main|ShiftRight1~35_combout\ ) ) # ( !\alu_main|ShiftRight0~38_combout\ & ( \alu_main|ShiftRight1~35_combout\ & ( (salucontrol_IDEX(1) & (((!\alu_main|Mux5~9_combout\) # 
-- (\alu_main|ShiftLeft1~2_combout\)) # (\forward|Mux27~0_combout\))) ) ) ) # ( \alu_main|ShiftRight0~38_combout\ & ( !\alu_main|ShiftRight1~35_combout\ & ( (!salucontrol_IDEX(1)) # ((!\forward|Mux27~0_combout\ & (!\alu_main|ShiftLeft1~2_combout\ & 
-- \alu_main|Mux5~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000100000000000111101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux27~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datac => \alu_main|ALT_INV_Mux5~9_combout\,
	datad => ALT_INV_salucontrol_IDEX(1),
	datae => \alu_main|ALT_INV_ShiftRight0~38_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~35_combout\,
	combout => \alu_main|Mux8~1_combout\);

-- Location: LABCELL_X63_Y19_N48
\alu_main|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~4_combout\ = ( \alu_main|Mux8~1_combout\ & ( (!\alu_main|Mux8~3_combout\ & (!\alu_main|Mux4~5_combout\ & ((!\alu_main|Mux8~0_combout\) # (!\alu_main|Mux4~3_combout\)))) ) ) # ( !\alu_main|Mux8~1_combout\ & ( (!\alu_main|Mux8~3_combout\ & 
-- ((!\alu_main|Mux8~0_combout\) # (!\alu_main|Mux4~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux8~3_combout\,
	datab => \alu_main|ALT_INV_Mux8~0_combout\,
	datac => \alu_main|ALT_INV_Mux4~3_combout\,
	datad => \alu_main|ALT_INV_Mux4~5_combout\,
	dataf => \alu_main|ALT_INV_Mux8~1_combout\,
	combout => \alu_main|Mux8~4_combout\);

-- Location: LABCELL_X63_Y19_N24
\alu_main|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux8~5_combout\ = ( \alu_main|Mux8~7_combout\ & ( \alu_main|Mux8~4_combout\ & ( (!\alu_main|Mux4~13_combout\ & (((\alu_main|Mux4~12_combout\)))) # (\alu_main|Mux4~13_combout\ & ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~4_combout\)) # 
-- (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~33_sumout\))))) ) ) ) # ( !\alu_main|Mux8~7_combout\ & ( \alu_main|Mux8~4_combout\ & ( (\alu_main|Mux4~13_combout\ & ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~4_combout\)) # 
-- (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~33_sumout\))))) ) ) ) # ( \alu_main|Mux8~7_combout\ & ( !\alu_main|Mux8~4_combout\ & ( (!\alu_main|Mux4~13_combout\) # ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~4_combout\)) # 
-- (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~33_sumout\)))) ) ) ) # ( !\alu_main|Mux8~7_combout\ & ( !\alu_main|Mux8~4_combout\ & ( (!\alu_main|Mux4~13_combout\ & (((!\alu_main|Mux4~12_combout\)))) # (\alu_main|Mux4~13_combout\ & 
-- ((!\alu_main|Mux4~12_combout\ & (\alu_main|Result~4_combout\)) # (\alu_main|Mux4~12_combout\ & ((\alu_main|Add0~33_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100000011110111011100111100010001000000110001000111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result~4_combout\,
	datab => \alu_main|ALT_INV_Mux4~13_combout\,
	datac => \alu_main|ALT_INV_Add0~33_sumout\,
	datad => \alu_main|ALT_INV_Mux4~12_combout\,
	datae => \alu_main|ALT_INV_Mux8~7_combout\,
	dataf => \alu_main|ALT_INV_Mux8~4_combout\,
	combout => \alu_main|Mux8~5_combout\);

-- Location: LABCELL_X62_Y16_N48
\alu_main|Result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(8) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(8) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux8~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Result\(8),
	datad => \alu_main|ALT_INV_Mux8~5_combout\,
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(8));

-- Location: LABCELL_X55_Y16_N42
\mux_jal|output[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[8]~8_combout\ = ( spc_MEMWB(8) & ( \alu_main|Result\(8) ) ) # ( !spc_MEMWB(8) & ( \alu_main|Result\(8) & ( !\sjal_MEMWB~q\ ) ) ) # ( spc_MEMWB(8) & ( !\alu_main|Result\(8) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_spc_MEMWB(8),
	dataf => \alu_main|ALT_INV_Result\(8),
	combout => \mux_jal|output[8]~8_combout\);

-- Location: LABCELL_X53_Y15_N48
\reg_file|registers[4][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][8]~feeder_combout\ = \mux_jal|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \mux_jal|ALT_INV_output[8]~8_combout\,
	combout => \reg_file|registers[4][8]~feeder_combout\);

-- Location: FF_X53_Y15_N50
\reg_file|registers[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[4][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[4][8]~q\);

-- Location: LABCELL_X53_Y15_N33
\reg_file|Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux23~8_combout\ = ( \reg_file|registers[6][8]~q\ & ( \reg_file|registers[5][8]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))) # (\reg_file|registers[4][8]~q\))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # 
-- (\reg_file|registers[7][8]~q\)))) ) ) ) # ( !\reg_file|registers[6][8]~q\ & ( \reg_file|registers[5][8]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[4][8]~q\ & (!sinstruction_IFID(22)))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # 
-- (\reg_file|registers[7][8]~q\)))) ) ) ) # ( \reg_file|registers[6][8]~q\ & ( !\reg_file|registers[5][8]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))) # (\reg_file|registers[4][8]~q\))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22) & 
-- \reg_file|registers[7][8]~q\)))) ) ) ) # ( !\reg_file|registers[6][8]~q\ & ( !\reg_file|registers[5][8]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[4][8]~q\ & (!sinstruction_IFID(22)))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22) & 
-- \reg_file|registers[7][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][8]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[7][8]~q\,
	datae => \reg_file|ALT_INV_registers[6][8]~q\,
	dataf => \reg_file|ALT_INV_registers[5][8]~q\,
	combout => \reg_file|Mux23~8_combout\);

-- Location: LABCELL_X48_Y16_N27
\reg_file|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux23~5_combout\ = ( \reg_file|registers[11][8]~q\ & ( \reg_file|registers[8][8]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[9][8]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[10][8]~q\) # 
-- (sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[11][8]~q\ & ( \reg_file|registers[8][8]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[9][8]~q\))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21) & 
-- \reg_file|registers[10][8]~q\)))) ) ) ) # ( \reg_file|registers[11][8]~q\ & ( !\reg_file|registers[8][8]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][8]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & 
-- (((\reg_file|registers[10][8]~q\) # (sinstruction_IFID(21))))) ) ) ) # ( !\reg_file|registers[11][8]~q\ & ( !\reg_file|registers[8][8]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[9][8]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & 
-- (((!sinstruction_IFID(21) & \reg_file|registers[10][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[9][8]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[10][8]~q\,
	datae => \reg_file|ALT_INV_registers[11][8]~q\,
	dataf => \reg_file|ALT_INV_registers[8][8]~q\,
	combout => \reg_file|Mux23~5_combout\);

-- Location: LABCELL_X46_Y14_N48
\reg_file|Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux23~7_combout\ = ( \reg_file|registers[15][8]~q\ & ( \reg_file|registers[12][8]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[13][8]~q\)))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))) # 
-- (\reg_file|registers[14][8]~q\))) ) ) ) # ( !\reg_file|registers[15][8]~q\ & ( \reg_file|registers[12][8]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[13][8]~q\)))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[14][8]~q\ & ((!sinstruction_IFID(21))))) ) ) ) # ( \reg_file|registers[15][8]~q\ & ( !\reg_file|registers[12][8]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[13][8]~q\ & sinstruction_IFID(21))))) # (sinstruction_IFID(22) & 
-- (((sinstruction_IFID(21))) # (\reg_file|registers[14][8]~q\))) ) ) ) # ( !\reg_file|registers[15][8]~q\ & ( !\reg_file|registers[12][8]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[13][8]~q\ & sinstruction_IFID(21))))) # (sinstruction_IFID(22) 
-- & (\reg_file|registers[14][8]~q\ & ((!sinstruction_IFID(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][8]~q\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[13][8]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[15][8]~q\,
	dataf => \reg_file|ALT_INV_registers[12][8]~q\,
	combout => \reg_file|Mux23~7_combout\);

-- Location: LABCELL_X45_Y15_N57
\reg_file|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux23~6_combout\ = ( \reg_file|registers[2][8]~q\ & ( \reg_file|registers[1][8]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22)) # (\reg_file|registers[0][8]~q\)))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # 
-- (\reg_file|registers[3][8]~q\))) ) ) ) # ( !\reg_file|registers[2][8]~q\ & ( \reg_file|registers[1][8]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[0][8]~q\ & !sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # 
-- (\reg_file|registers[3][8]~q\))) ) ) ) # ( \reg_file|registers[2][8]~q\ & ( !\reg_file|registers[1][8]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22)) # (\reg_file|registers[0][8]~q\)))) # (sinstruction_IFID(21) & (\reg_file|registers[3][8]~q\ 
-- & ((sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[2][8]~q\ & ( !\reg_file|registers[1][8]~q\ & ( (!sinstruction_IFID(21) & (((\reg_file|registers[0][8]~q\ & !sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (\reg_file|registers[3][8]~q\ & 
-- ((sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][8]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[0][8]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[2][8]~q\,
	dataf => \reg_file|ALT_INV_registers[1][8]~q\,
	combout => \reg_file|Mux23~6_combout\);

-- Location: LABCELL_X51_Y15_N57
\reg_file|Mux23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux23~9_combout\ = ( \reg_file|Mux23~7_combout\ & ( \reg_file|Mux23~6_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|Mux23~5_combout\)))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))) # 
-- (\reg_file|Mux23~8_combout\))) ) ) ) # ( !\reg_file|Mux23~7_combout\ & ( \reg_file|Mux23~6_combout\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|Mux23~5_combout\)))) # (sinstruction_IFID(23) & (\reg_file|Mux23~8_combout\ & 
-- ((!sinstruction_IFID(24))))) ) ) ) # ( \reg_file|Mux23~7_combout\ & ( !\reg_file|Mux23~6_combout\ & ( (!sinstruction_IFID(23) & (((\reg_file|Mux23~5_combout\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))) # 
-- (\reg_file|Mux23~8_combout\))) ) ) ) # ( !\reg_file|Mux23~7_combout\ & ( !\reg_file|Mux23~6_combout\ & ( (!sinstruction_IFID(23) & (((\reg_file|Mux23~5_combout\ & sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (\reg_file|Mux23~8_combout\ & 
-- ((!sinstruction_IFID(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux23~8_combout\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_Mux23~5_combout\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_Mux23~7_combout\,
	dataf => \reg_file|ALT_INV_Mux23~6_combout\,
	combout => \reg_file|Mux23~9_combout\);

-- Location: LABCELL_X55_Y12_N21
\reg_file|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux23~2_combout\ = ( \reg_file|registers[22][8]~q\ & ( \reg_file|registers[18][8]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[26][8]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][8]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[22][8]~q\ & ( \reg_file|registers[18][8]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[26][8]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[30][8]~q\))))) ) ) ) # ( \reg_file|registers[22][8]~q\ & ( !\reg_file|registers[18][8]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[26][8]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][8]~q\))))) ) ) ) # ( !\reg_file|registers[22][8]~q\ & ( !\reg_file|registers[18][8]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[26][8]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[30][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[26][8]~q\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_registers[30][8]~q\,
	datae => \reg_file|ALT_INV_registers[22][8]~q\,
	dataf => \reg_file|ALT_INV_registers[18][8]~q\,
	combout => \reg_file|Mux23~2_combout\);

-- Location: LABCELL_X55_Y13_N39
\reg_file|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux23~0_combout\ = ( \reg_file|registers[16][8]~q\ & ( \reg_file|registers[28][8]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|registers[24][8]~q\)))) # (sinstruction_IFID(23) & (((\reg_file|registers[20][8]~q\)) # 
-- (sinstruction_IFID(24)))) ) ) ) # ( !\reg_file|registers[16][8]~q\ & ( \reg_file|registers[28][8]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24) & (\reg_file|registers[24][8]~q\))) # (sinstruction_IFID(23) & (((\reg_file|registers[20][8]~q\)) # 
-- (sinstruction_IFID(24)))) ) ) ) # ( \reg_file|registers[16][8]~q\ & ( !\reg_file|registers[28][8]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|registers[24][8]~q\)))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][8]~q\)))) ) ) ) # ( !\reg_file|registers[16][8]~q\ & ( !\reg_file|registers[28][8]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24) & (\reg_file|registers[24][8]~q\))) # (sinstruction_IFID(23) & (!sinstruction_IFID(24) & 
-- ((\reg_file|registers[20][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[24][8]~q\,
	datad => \reg_file|ALT_INV_registers[20][8]~q\,
	datae => \reg_file|ALT_INV_registers[16][8]~q\,
	dataf => \reg_file|ALT_INV_registers[28][8]~q\,
	combout => \reg_file|Mux23~0_combout\);

-- Location: LABCELL_X55_Y13_N45
\reg_file|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux23~1_combout\ = ( \reg_file|registers[21][8]~q\ & ( \reg_file|registers[25][8]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[17][8]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # 
-- ((\reg_file|registers[29][8]~q\)))) ) ) ) # ( !\reg_file|registers[21][8]~q\ & ( \reg_file|registers[25][8]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[17][8]~q\)) # (sinstruction_IFID(24)))) # (sinstruction_IFID(23) & (sinstruction_IFID(24) & 
-- ((\reg_file|registers[29][8]~q\)))) ) ) ) # ( \reg_file|registers[21][8]~q\ & ( !\reg_file|registers[25][8]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[17][8]~q\))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # 
-- ((\reg_file|registers[29][8]~q\)))) ) ) ) # ( !\reg_file|registers[21][8]~q\ & ( !\reg_file|registers[25][8]~q\ & ( (!sinstruction_IFID(23) & (!sinstruction_IFID(24) & (\reg_file|registers[17][8]~q\))) # (sinstruction_IFID(23) & (sinstruction_IFID(24) & 
-- ((\reg_file|registers[29][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[17][8]~q\,
	datad => \reg_file|ALT_INV_registers[29][8]~q\,
	datae => \reg_file|ALT_INV_registers[21][8]~q\,
	dataf => \reg_file|ALT_INV_registers[25][8]~q\,
	combout => \reg_file|Mux23~1_combout\);

-- Location: MLABCELL_X52_Y11_N54
\reg_file|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux23~3_combout\ = ( \reg_file|registers[19][8]~q\ & ( \reg_file|registers[23][8]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[27][8]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][8]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[19][8]~q\ & ( \reg_file|registers[23][8]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[27][8]~q\ & ((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((!sinstruction_IFID(24)) # (\reg_file|registers[31][8]~q\)))) ) ) 
-- ) # ( \reg_file|registers[19][8]~q\ & ( !\reg_file|registers[23][8]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))) # (\reg_file|registers[27][8]~q\))) # (sinstruction_IFID(23) & (((\reg_file|registers[31][8]~q\ & sinstruction_IFID(24))))) ) 
-- ) ) # ( !\reg_file|registers[19][8]~q\ & ( !\reg_file|registers[23][8]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[27][8]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[27][8]~q\,
	datac => \reg_file|ALT_INV_registers[31][8]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[19][8]~q\,
	dataf => \reg_file|ALT_INV_registers[23][8]~q\,
	combout => \reg_file|Mux23~3_combout\);

-- Location: LABCELL_X55_Y13_N15
\reg_file|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux23~4_combout\ = ( \reg_file|Mux23~1_combout\ & ( \reg_file|Mux23~3_combout\ & ( ((!sinstruction_IFID(22) & ((\reg_file|Mux23~0_combout\))) # (sinstruction_IFID(22) & (\reg_file|Mux23~2_combout\))) # (sinstruction_IFID(21)) ) ) ) # ( 
-- !\reg_file|Mux23~1_combout\ & ( \reg_file|Mux23~3_combout\ & ( (!sinstruction_IFID(22) & (((\reg_file|Mux23~0_combout\ & !sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))) # (\reg_file|Mux23~2_combout\))) ) ) ) # ( 
-- \reg_file|Mux23~1_combout\ & ( !\reg_file|Mux23~3_combout\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21)) # (\reg_file|Mux23~0_combout\)))) # (sinstruction_IFID(22) & (\reg_file|Mux23~2_combout\ & ((!sinstruction_IFID(21))))) ) ) ) # ( 
-- !\reg_file|Mux23~1_combout\ & ( !\reg_file|Mux23~3_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|Mux23~0_combout\))) # (sinstruction_IFID(22) & (\reg_file|Mux23~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux23~2_combout\,
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux23~0_combout\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_Mux23~1_combout\,
	dataf => \reg_file|ALT_INV_Mux23~3_combout\,
	combout => \reg_file|Mux23~4_combout\);

-- Location: LABCELL_X57_Y15_N27
\reg_file|Mux23~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux23~10_combout\ = ( \reg_file|Mux23~4_combout\ & ( (\reg_file|Mux23~9_combout\) # (sinstruction_IFID(25)) ) ) # ( !\reg_file|Mux23~4_combout\ & ( (!sinstruction_IFID(25) & \reg_file|Mux23~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(25),
	datad => \reg_file|ALT_INV_Mux23~9_combout\,
	dataf => \reg_file|ALT_INV_Mux23~4_combout\,
	combout => \reg_file|Mux23~10_combout\);

-- Location: FF_X57_Y15_N23
\sreaddata1_IDEX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux23~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(8));

-- Location: FF_X59_Y19_N34
\pc_mips|pc_output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[8]~8_combout\,
	asdata => sreaddata1_IDEX(8),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(8));

-- Location: LABCELL_X61_Y12_N51
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~29_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(9)))) ) + ( sinstruction_IFID(7) ) + ( \Add1~26\ ))
-- \Add1~30\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~29_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(9)))) ) + ( sinstruction_IFID(7) ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~29_sumout\,
	datad => ALT_INV_spc_IFID(9),
	dataf => ALT_INV_sinstruction_IFID(7),
	cin => \Add1~26\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: MLABCELL_X59_Y19_N48
\mux_jr|output[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[9]~9_combout\ = ( \reset_stages~combout\ & ( \Add1~29_sumout\ ) ) # ( !\reset_stages~combout\ & ( spc_IDEX(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~29_sumout\,
	datac => ALT_INV_spc_IDEX(9),
	dataf => \ALT_INV_reset_stages~combout\,
	combout => \mux_jr|output[9]~9_combout\);

-- Location: FF_X59_Y19_N49
\pc_mips|pc_output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[9]~9_combout\,
	asdata => sreaddata1_IDEX(9),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(9));

-- Location: LABCELL_X61_Y12_N54
\Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~33_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~33_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(10)))) ) + ( sinstruction_IFID(8) ) + ( \Add1~30\ ))
-- \Add1~34\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~33_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(10)))) ) + ( sinstruction_IFID(8) ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datab => ALT_INV_sinstruction_IFID(8),
	datac => \ALT_INV_Add0~33_sumout\,
	datad => ALT_INV_spc_IFID(10),
	cin => \Add1~30\,
	sumout => \Add1~33_sumout\,
	cout => \Add1~34\);

-- Location: LABCELL_X62_Y12_N24
\mux_jr|output[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[10]~10_combout\ = ( spc_IDEX(10) & ( (!\reset_stages~combout\) # (\Add1~33_sumout\) ) ) # ( !spc_IDEX(10) & ( (\reset_stages~combout\ & \Add1~33_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datac => \ALT_INV_Add1~33_sumout\,
	dataf => ALT_INV_spc_IDEX(10),
	combout => \mux_jr|output[10]~10_combout\);

-- Location: FF_X62_Y12_N26
\pc_mips|pc_output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[10]~10_combout\,
	asdata => sreaddata1_IDEX(10),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(10));

-- Location: LABCELL_X61_Y12_N57
\Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~37_sumout\ = SUM(( sinstruction_IFID(9) ) + ( (!\sjump_IDEX~q\ & (\Add0~37_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(11)))) ) + ( \Add1~34\ ))
-- \Add1~38\ = CARRY(( sinstruction_IFID(9) ) + ( (!\sjump_IDEX~q\ & (\Add0~37_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(11)))) ) + ( \Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~37_sumout\,
	datad => ALT_INV_sinstruction_IFID(9),
	dataf => ALT_INV_spc_IFID(11),
	cin => \Add1~34\,
	sumout => \Add1~37_sumout\,
	cout => \Add1~38\);

-- Location: LABCELL_X62_Y12_N18
\mux_jr|output[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[11]~11_combout\ = ( \Add1~37_sumout\ & ( spc_IDEX(11) ) ) # ( !\Add1~37_sumout\ & ( spc_IDEX(11) & ( !\reset_stages~combout\ ) ) ) # ( \Add1~37_sumout\ & ( !spc_IDEX(11) & ( \reset_stages~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datae => \ALT_INV_Add1~37_sumout\,
	dataf => ALT_INV_spc_IDEX(11),
	combout => \mux_jr|output[11]~11_combout\);

-- Location: FF_X62_Y12_N19
\pc_mips|pc_output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[11]~11_combout\,
	asdata => sreaddata1_IDEX(11),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(11));

-- Location: LABCELL_X61_Y11_N30
\Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~41_sumout\ = SUM(( (!\sjump_IDEX~q\ & ((\Add0~41_sumout\))) # (\sjump_IDEX~q\ & (spc_IFID(12))) ) + ( sinstruction_IFID(10) ) + ( \Add1~38\ ))
-- \Add1~42\ = CARRY(( (!\sjump_IDEX~q\ & ((\Add0~41_sumout\))) # (\sjump_IDEX~q\ & (spc_IFID(12))) ) + ( sinstruction_IFID(10) ) + ( \Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datab => ALT_INV_spc_IFID(12),
	datac => \ALT_INV_Add0~41_sumout\,
	dataf => ALT_INV_sinstruction_IFID(10),
	cin => \Add1~38\,
	sumout => \Add1~41_sumout\,
	cout => \Add1~42\);

-- Location: LABCELL_X62_Y11_N51
\mux_jr|output[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[12]~12_combout\ = ( \Add1~41_sumout\ & ( (spc_IDEX(12)) # (\reset_stages~combout\) ) ) # ( !\Add1~41_sumout\ & ( (!\reset_stages~combout\ & spc_IDEX(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reset_stages~combout\,
	datac => ALT_INV_spc_IDEX(12),
	dataf => \ALT_INV_Add1~41_sumout\,
	combout => \mux_jr|output[12]~12_combout\);

-- Location: FF_X62_Y11_N52
\pc_mips|pc_output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[12]~12_combout\,
	asdata => sreaddata1_IDEX(12),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(12));

-- Location: FF_X59_Y13_N20
\spc_IFID[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~41_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(12));

-- Location: LABCELL_X61_Y11_N33
\Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~45_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~45_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(13)))) ) + ( sinstruction_IFID(11) ) + ( \Add1~42\ ))
-- \Add1~46\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~45_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(13)))) ) + ( sinstruction_IFID(11) ) + ( \Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~45_sumout\,
	datad => ALT_INV_spc_IFID(13),
	dataf => ALT_INV_sinstruction_IFID(11),
	cin => \Add1~42\,
	sumout => \Add1~45_sumout\,
	cout => \Add1~46\);

-- Location: LABCELL_X62_Y11_N54
\mux_jr|output[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[13]~13_combout\ = ( \Add1~45_sumout\ & ( spc_IDEX(13) ) ) # ( !\Add1~45_sumout\ & ( spc_IDEX(13) & ( !\reset_stages~combout\ ) ) ) # ( \Add1~45_sumout\ & ( !spc_IDEX(13) & ( \reset_stages~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reset_stages~combout\,
	datae => \ALT_INV_Add1~45_sumout\,
	dataf => ALT_INV_spc_IDEX(13),
	combout => \mux_jr|output[13]~13_combout\);

-- Location: FF_X62_Y11_N55
\pc_mips|pc_output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[13]~13_combout\,
	asdata => sreaddata1_IDEX(13),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(13));

-- Location: LABCELL_X61_Y11_N36
\Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~49_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~49_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(14)))) ) + ( sinstruction_IFID(12) ) + ( \Add1~46\ ))
-- \Add1~50\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~49_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(14)))) ) + ( sinstruction_IFID(12) ) + ( \Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~49_sumout\,
	datad => ALT_INV_spc_IFID(14),
	dataf => ALT_INV_sinstruction_IFID(12),
	cin => \Add1~46\,
	sumout => \Add1~49_sumout\,
	cout => \Add1~50\);

-- Location: LABCELL_X62_Y11_N3
\mux_jr|output[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[14]~14_combout\ = ( \Add1~49_sumout\ & ( (\reset_stages~combout\) # (spc_IDEX(14)) ) ) # ( !\Add1~49_sumout\ & ( (spc_IDEX(14) & !\reset_stages~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_IDEX(14),
	datab => \ALT_INV_reset_stages~combout\,
	dataf => \ALT_INV_Add1~49_sumout\,
	combout => \mux_jr|output[14]~14_combout\);

-- Location: FF_X62_Y11_N4
\pc_mips|pc_output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[14]~14_combout\,
	asdata => sreaddata1_IDEX(14),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(14));

-- Location: LABCELL_X61_Y11_N39
\Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~53_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~53_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(15)))) ) + ( sinstruction_IFID(13) ) + ( \Add1~50\ ))
-- \Add1~54\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~53_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(15)))) ) + ( sinstruction_IFID(13) ) + ( \Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~53_sumout\,
	datad => ALT_INV_spc_IFID(15),
	dataf => ALT_INV_sinstruction_IFID(13),
	cin => \Add1~50\,
	sumout => \Add1~53_sumout\,
	cout => \Add1~54\);

-- Location: LABCELL_X62_Y11_N21
\mux_jr|output[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[15]~15_combout\ = ( \Add1~53_sumout\ & ( (spc_IDEX(15)) # (\reset_stages~combout\) ) ) # ( !\Add1~53_sumout\ & ( (!\reset_stages~combout\ & spc_IDEX(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reset_stages~combout\,
	datac => ALT_INV_spc_IDEX(15),
	dataf => \ALT_INV_Add1~53_sumout\,
	combout => \mux_jr|output[15]~15_combout\);

-- Location: FF_X62_Y11_N22
\pc_mips|pc_output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[15]~15_combout\,
	asdata => sreaddata1_IDEX(15),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(15));

-- Location: LABCELL_X61_Y11_N42
\Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~57_sumout\ = SUM(( sinstruction_IFID(14) ) + ( (!\sjump_IDEX~q\ & (\Add0~57_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(16)))) ) + ( \Add1~54\ ))
-- \Add1~58\ = CARRY(( sinstruction_IFID(14) ) + ( (!\sjump_IDEX~q\ & (\Add0~57_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(16)))) ) + ( \Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~57_sumout\,
	datad => ALT_INV_sinstruction_IFID(14),
	dataf => ALT_INV_spc_IFID(16),
	cin => \Add1~54\,
	sumout => \Add1~57_sumout\,
	cout => \Add1~58\);

-- Location: MLABCELL_X59_Y19_N45
\mux_jr|output[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[16]~16_combout\ = ( spc_IDEX(16) & ( \Add1~57_sumout\ ) ) # ( !spc_IDEX(16) & ( \Add1~57_sumout\ & ( \reset_stages~combout\ ) ) ) # ( spc_IDEX(16) & ( !\Add1~57_sumout\ & ( !\reset_stages~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_reset_stages~combout\,
	datae => ALT_INV_spc_IDEX(16),
	dataf => \ALT_INV_Add1~57_sumout\,
	combout => \mux_jr|output[16]~16_combout\);

-- Location: FF_X59_Y19_N46
\pc_mips|pc_output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[16]~16_combout\,
	asdata => sreaddata1_IDEX(16),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(16));

-- Location: LABCELL_X61_Y11_N45
\Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~61_sumout\ = SUM(( (!\sjump_IDEX~q\ & (\Add0~61_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(17)))) ) + ( sinstruction_IFID(15) ) + ( \Add1~58\ ))
-- \Add1~62\ = CARRY(( (!\sjump_IDEX~q\ & (\Add0~61_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(17)))) ) + ( sinstruction_IFID(15) ) + ( \Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~61_sumout\,
	datad => ALT_INV_spc_IFID(17),
	dataf => ALT_INV_sinstruction_IFID(15),
	cin => \Add1~58\,
	sumout => \Add1~61_sumout\,
	cout => \Add1~62\);

-- Location: LABCELL_X62_Y11_N24
\mux_jr|output[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[17]~17_combout\ = ( \sbne_EXMEM~q\ & ( \Add1~61_sumout\ & ( ((!\alu_main|Equal0~6_combout\) # ((spc_IDEX(17)) # (\sbeq_EXMEM~q\))) # (\sjump_IDEX~q\) ) ) ) # ( !\sbne_EXMEM~q\ & ( \Add1~61_sumout\ & ( (((\alu_main|Equal0~6_combout\ & 
-- \sbeq_EXMEM~q\)) # (spc_IDEX(17))) # (\sjump_IDEX~q\) ) ) ) # ( \sbne_EXMEM~q\ & ( !\Add1~61_sumout\ & ( (!\sjump_IDEX~q\ & (\alu_main|Equal0~6_combout\ & (!\sbeq_EXMEM~q\ & spc_IDEX(17)))) ) ) ) # ( !\sbne_EXMEM~q\ & ( !\Add1~61_sumout\ & ( 
-- (!\sjump_IDEX~q\ & (spc_IDEX(17) & ((!\alu_main|Equal0~6_combout\) # (!\sbeq_EXMEM~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101000000000000010000001010111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datab => \alu_main|ALT_INV_Equal0~6_combout\,
	datac => \ALT_INV_sbeq_EXMEM~q\,
	datad => ALT_INV_spc_IDEX(17),
	datae => \ALT_INV_sbne_EXMEM~q\,
	dataf => \ALT_INV_Add1~61_sumout\,
	combout => \mux_jr|output[17]~17_combout\);

-- Location: FF_X62_Y11_N25
\pc_mips|pc_output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[17]~17_combout\,
	asdata => sreaddata1_IDEX(17),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(17));

-- Location: LABCELL_X61_Y11_N48
\Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~65_sumout\ = SUM(( (!\sjump_IDEX~q\ & ((sinstruction_IFID(15)))) # (\sjump_IDEX~q\ & (sinstruction_IFID(16))) ) + ( (!\sjump_IDEX~q\ & (\Add0~65_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(18)))) ) + ( \Add1~62\ ))
-- \Add1~66\ = CARRY(( (!\sjump_IDEX~q\ & ((sinstruction_IFID(15)))) # (\sjump_IDEX~q\ & (sinstruction_IFID(16))) ) + ( (!\sjump_IDEX~q\ & (\Add0~65_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(18)))) ) + ( \Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \ALT_INV_Add0~65_sumout\,
	datad => ALT_INV_sinstruction_IFID(15),
	dataf => ALT_INV_spc_IFID(18),
	cin => \Add1~62\,
	sumout => \Add1~65_sumout\,
	cout => \Add1~66\);

-- Location: LABCELL_X62_Y11_N9
\mux_jr|output[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[18]~18_combout\ = ( \Add1~65_sumout\ & ( spc_IDEX(18) ) ) # ( !\Add1~65_sumout\ & ( spc_IDEX(18) & ( (!\sjump_IDEX~q\ & ((!\alu_main|Equal0~6_combout\ & ((!\sbne_EXMEM~q\))) # (\alu_main|Equal0~6_combout\ & (!\sbeq_EXMEM~q\)))) ) ) ) # ( 
-- \Add1~65_sumout\ & ( !spc_IDEX(18) & ( ((!\alu_main|Equal0~6_combout\ & ((\sbne_EXMEM~q\))) # (\alu_main|Equal0~6_combout\ & (\sbeq_EXMEM~q\))) # (\sjump_IDEX~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111011111111111100010000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbeq_EXMEM~q\,
	datab => \alu_main|ALT_INV_Equal0~6_combout\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => \ALT_INV_sjump_IDEX~q\,
	datae => \ALT_INV_Add1~65_sumout\,
	dataf => ALT_INV_spc_IDEX(18),
	combout => \mux_jr|output[18]~18_combout\);

-- Location: FF_X62_Y11_N10
\pc_mips|pc_output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[18]~18_combout\,
	asdata => sreaddata1_IDEX(18),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(18));

-- Location: LABCELL_X61_Y11_N51
\Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~69_sumout\ = SUM(( (\sjump_IDEX~q\ & sinstruction_IFID(17)) ) + ( (!\sjump_IDEX~q\ & (\Add0~69_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(19)))) ) + ( \Add1~66\ ))
-- \Add1~70\ = CARRY(( (\sjump_IDEX~q\ & sinstruction_IFID(17)) ) + ( (!\sjump_IDEX~q\ & (\Add0~69_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(19)))) ) + ( \Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~69_sumout\,
	datad => ALT_INV_sinstruction_IFID(17),
	dataf => ALT_INV_spc_IFID(19),
	cin => \Add1~66\,
	sumout => \Add1~69_sumout\,
	cout => \Add1~70\);

-- Location: LABCELL_X62_Y12_N15
\mux_jr|output[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[19]~19_combout\ = ( \Add1~69_sumout\ & ( \alu_main|Equal0~6_combout\ & ( ((\sjump_IDEX~q\) # (\sbeq_EXMEM~q\)) # (spc_IDEX(19)) ) ) ) # ( !\Add1~69_sumout\ & ( \alu_main|Equal0~6_combout\ & ( (spc_IDEX(19) & (!\sbeq_EXMEM~q\ & 
-- !\sjump_IDEX~q\)) ) ) ) # ( \Add1~69_sumout\ & ( !\alu_main|Equal0~6_combout\ & ( ((\sjump_IDEX~q\) # (spc_IDEX(19))) # (\sbne_EXMEM~q\) ) ) ) # ( !\Add1~69_sumout\ & ( !\alu_main|Equal0~6_combout\ & ( (!\sbne_EXMEM~q\ & (spc_IDEX(19) & !\sjump_IDEX~q\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000011101111111111100110000000000000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => ALT_INV_spc_IDEX(19),
	datac => \ALT_INV_sbeq_EXMEM~q\,
	datad => \ALT_INV_sjump_IDEX~q\,
	datae => \ALT_INV_Add1~69_sumout\,
	dataf => \alu_main|ALT_INV_Equal0~6_combout\,
	combout => \mux_jr|output[19]~19_combout\);

-- Location: FF_X62_Y12_N16
\pc_mips|pc_output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[19]~19_combout\,
	asdata => sreaddata1_IDEX(19),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(19));

-- Location: LABCELL_X61_Y11_N54
\Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~73_sumout\ = SUM(( (\sjump_IDEX~q\ & sinstruction_IFID(18)) ) + ( (!\sjump_IDEX~q\ & (\Add0~73_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(20)))) ) + ( \Add1~70\ ))
-- \Add1~74\ = CARRY(( (\sjump_IDEX~q\ & sinstruction_IFID(18)) ) + ( (!\sjump_IDEX~q\ & (\Add0~73_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(20)))) ) + ( \Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~73_sumout\,
	datad => ALT_INV_sinstruction_IFID(18),
	dataf => ALT_INV_spc_IFID(20),
	cin => \Add1~70\,
	sumout => \Add1~73_sumout\,
	cout => \Add1~74\);

-- Location: LABCELL_X62_Y11_N15
\mux_jr|output[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[20]~20_combout\ = ( \sjump_IDEX~q\ & ( \Add1~73_sumout\ ) ) # ( !\sjump_IDEX~q\ & ( \Add1~73_sumout\ & ( ((!\alu_main|Equal0~6_combout\ & ((\sbne_EXMEM~q\))) # (\alu_main|Equal0~6_combout\ & (\sbeq_EXMEM~q\))) # (spc_IDEX(20)) ) ) ) # ( 
-- !\sjump_IDEX~q\ & ( !\Add1~73_sumout\ & ( (spc_IDEX(20) & ((!\alu_main|Equal0~6_combout\ & ((!\sbne_EXMEM~q\))) # (\alu_main|Equal0~6_combout\ & (!\sbeq_EXMEM~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100010000000000000000000011101111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbeq_EXMEM~q\,
	datab => \alu_main|ALT_INV_Equal0~6_combout\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => ALT_INV_spc_IDEX(20),
	datae => \ALT_INV_sjump_IDEX~q\,
	dataf => \ALT_INV_Add1~73_sumout\,
	combout => \mux_jr|output[20]~20_combout\);

-- Location: FF_X62_Y11_N16
\pc_mips|pc_output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[20]~20_combout\,
	asdata => sreaddata1_IDEX(20),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(20));

-- Location: LABCELL_X61_Y11_N57
\Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~77_sumout\ = SUM(( (\sjump_IDEX~q\ & sinstruction_IFID(19)) ) + ( (!\sjump_IDEX~q\ & (\Add0~77_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(21)))) ) + ( \Add1~74\ ))
-- \Add1~78\ = CARRY(( (\sjump_IDEX~q\ & sinstruction_IFID(19)) ) + ( (!\sjump_IDEX~q\ & (\Add0~77_sumout\)) # (\sjump_IDEX~q\ & ((spc_IFID(21)))) ) + ( \Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011010000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_Add0~77_sumout\,
	datad => ALT_INV_sinstruction_IFID(19),
	dataf => ALT_INV_spc_IFID(21),
	cin => \Add1~74\,
	sumout => \Add1~77_sumout\,
	cout => \Add1~78\);

-- Location: LABCELL_X62_Y12_N30
\mux_jr|output[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[21]~21_combout\ = ( \Add1~77_sumout\ & ( \alu_main|Equal0~6_combout\ & ( ((\sjump_IDEX~q\) # (\sbeq_EXMEM~q\)) # (spc_IDEX(21)) ) ) ) # ( !\Add1~77_sumout\ & ( \alu_main|Equal0~6_combout\ & ( (spc_IDEX(21) & (!\sbeq_EXMEM~q\ & 
-- !\sjump_IDEX~q\)) ) ) ) # ( \Add1~77_sumout\ & ( !\alu_main|Equal0~6_combout\ & ( ((\sjump_IDEX~q\) # (\sbne_EXMEM~q\)) # (spc_IDEX(21)) ) ) ) # ( !\Add1~77_sumout\ & ( !\alu_main|Equal0~6_combout\ & ( (spc_IDEX(21) & (!\sbne_EXMEM~q\ & !\sjump_IDEX~q\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010111111111111101000100000000000111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_IDEX(21),
	datab => \ALT_INV_sbeq_EXMEM~q\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => \ALT_INV_sjump_IDEX~q\,
	datae => \ALT_INV_Add1~77_sumout\,
	dataf => \alu_main|ALT_INV_Equal0~6_combout\,
	combout => \mux_jr|output[21]~21_combout\);

-- Location: FF_X62_Y12_N31
\pc_mips|pc_output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[21]~21_combout\,
	asdata => sreaddata1_IDEX(21),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(21));

-- Location: LABCELL_X62_Y10_N48
\mux_jump|output[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jump|output[22]~0_combout\ = ( \sbeq_EXMEM~q\ & ( \Add1~81_sumout\ & ( (!\sjump_IDEX~q\ & (!\alu_main|Equal0~6_combout\ & (!\sbne_EXMEM~q\ & !spc_IDEX(22)))) ) ) ) # ( !\sbeq_EXMEM~q\ & ( \Add1~81_sumout\ & ( (!\sjump_IDEX~q\ & (!spc_IDEX(22) & 
-- ((!\sbne_EXMEM~q\) # (\alu_main|Equal0~6_combout\)))) ) ) ) # ( \sbeq_EXMEM~q\ & ( !\Add1~81_sumout\ & ( (((!spc_IDEX(22)) # (\sbne_EXMEM~q\)) # (\alu_main|Equal0~6_combout\)) # (\sjump_IDEX~q\) ) ) ) # ( !\sbeq_EXMEM~q\ & ( !\Add1~81_sumout\ & ( 
-- ((!spc_IDEX(22)) # ((!\alu_main|Equal0~6_combout\ & \sbne_EXMEM~q\))) # (\sjump_IDEX~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011101111111110111111110100010000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datab => \alu_main|ALT_INV_Equal0~6_combout\,
	datac => \ALT_INV_sbne_EXMEM~q\,
	datad => ALT_INV_spc_IDEX(22),
	datae => \ALT_INV_sbeq_EXMEM~q\,
	dataf => \ALT_INV_Add1~81_sumout\,
	combout => \mux_jump|output[22]~0_combout\);

-- Location: MLABCELL_X59_Y11_N48
\sreaddata1_IDEX[22]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX[22]~_wirecell_combout\ = ( !sreaddata1_IDEX(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sreaddata1_IDEX(22),
	combout => \sreaddata1_IDEX[22]~_wirecell_combout\);

-- Location: FF_X62_Y10_N49
\pc_mips|pc_output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jump|output[22]~0_combout\,
	asdata => \sreaddata1_IDEX[22]~_wirecell_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(22));

-- Location: FF_X60_Y12_N35
\spc_IFID[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \Add0~81_sumout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(22));

-- Location: FF_X60_Y12_N29
\spc_IDEX[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(22));

-- Location: FF_X60_Y12_N26
\spc_EXMEM[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(22));

-- Location: FF_X56_Y14_N5
\spc_MEMWB[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(22),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(22));

-- Location: LABCELL_X53_Y15_N36
\mux_jal|output[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[22]~22_combout\ = ( \alu_main|Result\(22) & ( (!\sjal_MEMWB~q\) # (spc_MEMWB(22)) ) ) # ( !\alu_main|Result\(22) & ( (spc_MEMWB(22) & \sjal_MEMWB~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_spc_MEMWB(22),
	datac => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(22),
	combout => \mux_jal|output[22]~22_combout\);

-- Location: FF_X51_Y11_N1
\reg_file|registers[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[22]~22_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[19][22]~q\);

-- Location: LABCELL_X50_Y11_N33
\reg_file|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux9~3_combout\ = ( \reg_file|registers[31][22]~q\ & ( \reg_file|registers[27][22]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[19][22]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[23][22]~q\)))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[31][22]~q\ & ( \reg_file|registers[27][22]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[19][22]~q\))) # (sinstruction_IFID(23) & (((\reg_file|registers[23][22]~q\ & 
-- !sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[31][22]~q\ & ( !\reg_file|registers[27][22]~q\ & ( (!sinstruction_IFID(23) & (\reg_file|registers[19][22]~q\ & ((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24)) # 
-- (\reg_file|registers[23][22]~q\)))) ) ) ) # ( !\reg_file|registers[31][22]~q\ & ( !\reg_file|registers[27][22]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[19][22]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[23][22]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[19][22]~q\,
	datac => \reg_file|ALT_INV_registers[23][22]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[31][22]~q\,
	dataf => \reg_file|ALT_INV_registers[27][22]~q\,
	combout => \reg_file|Mux9~3_combout\);

-- Location: LABCELL_X55_Y12_N51
\reg_file|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux9~2_combout\ = ( \reg_file|registers[22][22]~q\ & ( \reg_file|registers[18][22]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[26][22]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][22]~q\))) ) ) 
-- ) # ( !\reg_file|registers[22][22]~q\ & ( \reg_file|registers[18][22]~q\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[26][22]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[30][22]~q\)))) ) ) ) # ( \reg_file|registers[22][22]~q\ & ( !\reg_file|registers[18][22]~q\ & ( (!sinstruction_IFID(24) & (sinstruction_IFID(23))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[26][22]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][22]~q\)))) ) ) ) # ( !\reg_file|registers[22][22]~q\ & ( !\reg_file|registers[18][22]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- ((\reg_file|registers[26][22]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[30][22]~q\,
	datad => \reg_file|ALT_INV_registers[26][22]~q\,
	datae => \reg_file|ALT_INV_registers[22][22]~q\,
	dataf => \reg_file|ALT_INV_registers[18][22]~q\,
	combout => \reg_file|Mux9~2_combout\);

-- Location: LABCELL_X53_Y14_N36
\reg_file|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux9~0_combout\ = ( \reg_file|registers[28][22]~q\ & ( \reg_file|registers[24][22]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[16][22]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][22]~q\))) # (sinstruction_IFID(24)) ) ) 
-- ) # ( !\reg_file|registers[28][22]~q\ & ( \reg_file|registers[24][22]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24)) # (\reg_file|registers[16][22]~q\)))) # (sinstruction_IFID(23) & (\reg_file|registers[20][22]~q\ & 
-- ((!sinstruction_IFID(24))))) ) ) ) # ( \reg_file|registers[28][22]~q\ & ( !\reg_file|registers[24][22]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[16][22]~q\ & !sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))) # 
-- (\reg_file|registers[20][22]~q\))) ) ) ) # ( !\reg_file|registers[28][22]~q\ & ( !\reg_file|registers[24][22]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[16][22]~q\))) # (sinstruction_IFID(23) & 
-- (\reg_file|registers[20][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][22]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[16][22]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[28][22]~q\,
	dataf => \reg_file|ALT_INV_registers[24][22]~q\,
	combout => \reg_file|Mux9~0_combout\);

-- Location: LABCELL_X51_Y13_N24
\reg_file|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux9~1_combout\ = ( \reg_file|registers[21][22]~q\ & ( sinstruction_IFID(23) & ( (!sinstruction_IFID(24)) # (\reg_file|registers[29][22]~q\) ) ) ) # ( !\reg_file|registers[21][22]~q\ & ( sinstruction_IFID(23) & ( (sinstruction_IFID(24) & 
-- \reg_file|registers[29][22]~q\) ) ) ) # ( \reg_file|registers[21][22]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[17][22]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][22]~q\))) ) ) ) # ( 
-- !\reg_file|registers[21][22]~q\ & ( !sinstruction_IFID(23) & ( (!sinstruction_IFID(24) & (\reg_file|registers[17][22]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[25][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][22]~q\,
	datab => \reg_file|ALT_INV_registers[25][22]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[29][22]~q\,
	datae => \reg_file|ALT_INV_registers[21][22]~q\,
	dataf => ALT_INV_sinstruction_IFID(23),
	combout => \reg_file|Mux9~1_combout\);

-- Location: LABCELL_X56_Y12_N57
\reg_file|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux9~4_combout\ = ( \reg_file|Mux9~0_combout\ & ( \reg_file|Mux9~1_combout\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|Mux9~2_combout\))) # (sinstruction_IFID(21) & (\reg_file|Mux9~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux9~0_combout\ & ( \reg_file|Mux9~1_combout\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux9~2_combout\))) # (sinstruction_IFID(21) & 
-- (\reg_file|Mux9~3_combout\)))) ) ) ) # ( \reg_file|Mux9~0_combout\ & ( !\reg_file|Mux9~1_combout\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux9~2_combout\))) # 
-- (sinstruction_IFID(21) & (\reg_file|Mux9~3_combout\)))) ) ) ) # ( !\reg_file|Mux9~0_combout\ & ( !\reg_file|Mux9~1_combout\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux9~2_combout\))) # (sinstruction_IFID(21) & 
-- (\reg_file|Mux9~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_Mux9~3_combout\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_Mux9~2_combout\,
	datae => \reg_file|ALT_INV_Mux9~0_combout\,
	dataf => \reg_file|ALT_INV_Mux9~1_combout\,
	combout => \reg_file|Mux9~4_combout\);

-- Location: LABCELL_X51_Y15_N30
\reg_file|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux9~5_combout\ = ( \reg_file|registers[8][22]~q\ & ( \reg_file|registers[11][22]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[10][22]~q\)))) # (sinstruction_IFID(21) & (((\reg_file|registers[9][22]~q\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|registers[8][22]~q\ & ( \reg_file|registers[11][22]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[10][22]~q\)))) # (sinstruction_IFID(21) & (((\reg_file|registers[9][22]~q\)) 
-- # (sinstruction_IFID(22)))) ) ) ) # ( \reg_file|registers[8][22]~q\ & ( !\reg_file|registers[11][22]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[10][22]~q\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- (\reg_file|registers[9][22]~q\))) ) ) ) # ( !\reg_file|registers[8][22]~q\ & ( !\reg_file|registers[11][22]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[10][22]~q\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- (\reg_file|registers[9][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[9][22]~q\,
	datad => \reg_file|ALT_INV_registers[10][22]~q\,
	datae => \reg_file|ALT_INV_registers[8][22]~q\,
	dataf => \reg_file|ALT_INV_registers[11][22]~q\,
	combout => \reg_file|Mux9~5_combout\);

-- Location: LABCELL_X51_Y18_N24
\reg_file|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux9~7_combout\ = ( \reg_file|registers[15][22]~q\ & ( \reg_file|registers[13][22]~q\ & ( ((!sinstruction_IFID(22) & ((\reg_file|registers[12][22]~q\))) # (sinstruction_IFID(22) & (\reg_file|registers[14][22]~q\))) # (sinstruction_IFID(21)) ) ) 
-- ) # ( !\reg_file|registers[15][22]~q\ & ( \reg_file|registers[13][22]~q\ & ( (!sinstruction_IFID(22) & (((\reg_file|registers[12][22]~q\) # (sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (\reg_file|registers[14][22]~q\ & (!sinstruction_IFID(21)))) 
-- ) ) ) # ( \reg_file|registers[15][22]~q\ & ( !\reg_file|registers[13][22]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21) & \reg_file|registers[12][22]~q\)))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21))) # 
-- (\reg_file|registers[14][22]~q\))) ) ) ) # ( !\reg_file|registers[15][22]~q\ & ( !\reg_file|registers[13][22]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & ((\reg_file|registers[12][22]~q\))) # (sinstruction_IFID(22) & 
-- (\reg_file|registers[14][22]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[14][22]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[12][22]~q\,
	datae => \reg_file|ALT_INV_registers[15][22]~q\,
	dataf => \reg_file|ALT_INV_registers[13][22]~q\,
	combout => \reg_file|Mux9~7_combout\);

-- Location: MLABCELL_X52_Y18_N0
\reg_file|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux9~8_combout\ = ( \reg_file|registers[4][22]~q\ & ( \reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[6][22]~q\))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22)) # 
-- (\reg_file|registers[5][22]~q\)))) ) ) ) # ( !\reg_file|registers[4][22]~q\ & ( \reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[6][22]~q\ & ((sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22)) # 
-- (\reg_file|registers[5][22]~q\)))) ) ) ) # ( \reg_file|registers[4][22]~q\ & ( !\reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22))) # (\reg_file|registers[6][22]~q\))) # (sinstruction_IFID(21) & 
-- (((\reg_file|registers[5][22]~q\ & !sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[4][22]~q\ & ( !\reg_file|registers[7][22]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[6][22]~q\ & ((sinstruction_IFID(22))))) # (sinstruction_IFID(21) & 
-- (((\reg_file|registers[5][22]~q\ & !sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[6][22]~q\,
	datac => \reg_file|ALT_INV_registers[5][22]~q\,
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[4][22]~q\,
	dataf => \reg_file|ALT_INV_registers[7][22]~q\,
	combout => \reg_file|Mux9~8_combout\);

-- Location: LABCELL_X53_Y13_N3
\reg_file|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux9~6_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[0][22]~q\ & ( (!sinstruction_IFID(21) & ((\reg_file|registers[2][22]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][22]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( 
-- \reg_file|registers[0][22]~q\ & ( (!sinstruction_IFID(21)) # (\reg_file|registers[1][22]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[0][22]~q\ & ( (!sinstruction_IFID(21) & ((\reg_file|registers[2][22]~q\))) # (sinstruction_IFID(21) & 
-- (\reg_file|registers[3][22]~q\)) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[0][22]~q\ & ( (sinstruction_IFID(21) & \reg_file|registers[1][22]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[1][22]~q\,
	datac => \reg_file|ALT_INV_registers[3][22]~q\,
	datad => \reg_file|ALT_INV_registers[2][22]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[0][22]~q\,
	combout => \reg_file|Mux9~6_combout\);

-- Location: LABCELL_X53_Y12_N42
\reg_file|Mux9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux9~9_combout\ = ( \reg_file|Mux9~8_combout\ & ( \reg_file|Mux9~6_combout\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|Mux9~5_combout\)) # (sinstruction_IFID(23) & ((\reg_file|Mux9~7_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux9~8_combout\ & ( \reg_file|Mux9~6_combout\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux9~5_combout\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|Mux9~7_combout\))))) ) ) ) # ( \reg_file|Mux9~8_combout\ & ( !\reg_file|Mux9~6_combout\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux9~5_combout\)) # 
-- (sinstruction_IFID(23) & ((\reg_file|Mux9~7_combout\))))) ) ) ) # ( !\reg_file|Mux9~8_combout\ & ( !\reg_file|Mux9~6_combout\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|Mux9~5_combout\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|Mux9~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_Mux9~5_combout\,
	datac => ALT_INV_sinstruction_IFID(23),
	datad => \reg_file|ALT_INV_Mux9~7_combout\,
	datae => \reg_file|ALT_INV_Mux9~8_combout\,
	dataf => \reg_file|ALT_INV_Mux9~6_combout\,
	combout => \reg_file|Mux9~9_combout\);

-- Location: MLABCELL_X59_Y11_N30
\reg_file|Mux9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux9~10_combout\ = ( \reg_file|Mux9~4_combout\ & ( \reg_file|Mux9~9_combout\ ) ) # ( !\reg_file|Mux9~4_combout\ & ( \reg_file|Mux9~9_combout\ & ( !sinstruction_IFID(25) ) ) ) # ( \reg_file|Mux9~4_combout\ & ( !\reg_file|Mux9~9_combout\ & ( 
-- sinstruction_IFID(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sinstruction_IFID(25),
	datae => \reg_file|ALT_INV_Mux9~4_combout\,
	dataf => \reg_file|ALT_INV_Mux9~9_combout\,
	combout => \reg_file|Mux9~10_combout\);

-- Location: MLABCELL_X59_Y11_N39
\sreaddata1_IDEX[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX[22]~feeder_combout\ = ( \reg_file|Mux9~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux9~10_combout\,
	combout => \sreaddata1_IDEX[22]~feeder_combout\);

-- Location: FF_X59_Y11_N41
\sreaddata1_IDEX[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX[22]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(22));

-- Location: LABCELL_X63_Y15_N54
\forward|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux9~0_combout\ = ( salumainresult_EXMEM(22) & ( (!\forward|Mux31~4_combout\ & ((!\forward|Mux31~5_combout\) # ((\alu_main|Result\(22))))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(22))))) ) ) # ( !salumainresult_EXMEM(22) & ( 
-- (!\forward|Mux31~4_combout\ & (\forward|Mux31~5_combout\ & ((\alu_main|Result\(22))))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~4_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => ALT_INV_sreaddata1_IDEX(22),
	datad => \alu_main|ALT_INV_Result\(22),
	dataf => ALT_INV_salumainresult_EXMEM(22),
	combout => \forward|Mux9~0_combout\);

-- Location: LABCELL_X63_Y15_N6
\alu_main|ShiftLeft1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~3_combout\ = ( !\forward|Mux11~0_combout\ & ( !\forward|Mux14~0_combout\ & ( (!\forward|Mux9~0_combout\ & (!\forward|Mux12~0_combout\ & (!\forward|Mux13~0_combout\ & !\forward|Mux10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux9~0_combout\,
	datab => \forward|ALT_INV_Mux12~0_combout\,
	datac => \forward|ALT_INV_Mux13~0_combout\,
	datad => \forward|ALT_INV_Mux10~0_combout\,
	datae => \forward|ALT_INV_Mux11~0_combout\,
	dataf => \forward|ALT_INV_Mux14~0_combout\,
	combout => \alu_main|ShiftLeft1~3_combout\);

-- Location: LABCELL_X63_Y15_N24
\alu_main|ShiftLeft1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~9_combout\ = ( \alu_main|ShiftLeft1~6_combout\ & ( (!\alu_main|ShiftLeft1~3_combout\) # (((!\alu_main|ShiftLeft1~5_combout\) # (!\alu_main|ShiftLeft1~4_combout\)) # (\alu_main|ShiftLeft1~2_combout\)) ) ) # ( 
-- !\alu_main|ShiftLeft1~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111110111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~5_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	combout => \alu_main|ShiftLeft1~9_combout\);

-- Location: MLABCELL_X65_Y13_N21
\alu_main|ShiftRight0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~5_combout\ = ( \forward|Mux62~0_combout\ & ( \forward|Mux63~0_combout\ & ( (!sinstruction_IFID(7)) # ((!sinstruction_IFID(6) & (\forward|Mux61~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux60~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux62~0_combout\ & ( \forward|Mux63~0_combout\ & ( (!sinstruction_IFID(7) & (((!sinstruction_IFID(6))))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux61~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux60~0_combout\))))) 
-- ) ) ) # ( \forward|Mux62~0_combout\ & ( !\forward|Mux63~0_combout\ & ( (!sinstruction_IFID(7) & (((sinstruction_IFID(6))))) # (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux61~0_combout\)) # (sinstruction_IFID(6) & 
-- ((\forward|Mux60~0_combout\))))) ) ) ) # ( !\forward|Mux62~0_combout\ & ( !\forward|Mux63~0_combout\ & ( (sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux61~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux60~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux61~0_combout\,
	datab => ALT_INV_sinstruction_IFID(7),
	datac => ALT_INV_sinstruction_IFID(6),
	datad => \forward|ALT_INV_Mux60~0_combout\,
	datae => \forward|ALT_INV_Mux62~0_combout\,
	dataf => \forward|ALT_INV_Mux63~0_combout\,
	combout => \alu_main|ShiftRight0~5_combout\);

-- Location: LABCELL_X62_Y19_N36
\alu_main|ShiftRight0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~9_combout\ = ( \alu_main|ShiftRight0~8_combout\ & ( \alu_main|ShiftRight0~5_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8)) # ((\alu_main|ShiftRight0~6_combout\)))) # (sinstruction_IFID(9) & 
-- (((\alu_main|ShiftRight0~7_combout\)) # (sinstruction_IFID(8)))) ) ) ) # ( !\alu_main|ShiftRight0~8_combout\ & ( \alu_main|ShiftRight0~5_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8)) # ((\alu_main|ShiftRight0~6_combout\)))) # 
-- (sinstruction_IFID(9) & (!sinstruction_IFID(8) & (\alu_main|ShiftRight0~7_combout\))) ) ) ) # ( \alu_main|ShiftRight0~8_combout\ & ( !\alu_main|ShiftRight0~5_combout\ & ( (!sinstruction_IFID(9) & (sinstruction_IFID(8) & 
-- ((\alu_main|ShiftRight0~6_combout\)))) # (sinstruction_IFID(9) & (((\alu_main|ShiftRight0~7_combout\)) # (sinstruction_IFID(8)))) ) ) ) # ( !\alu_main|ShiftRight0~8_combout\ & ( !\alu_main|ShiftRight0~5_combout\ & ( (!sinstruction_IFID(9) & 
-- (sinstruction_IFID(8) & ((\alu_main|ShiftRight0~6_combout\)))) # (sinstruction_IFID(9) & (!sinstruction_IFID(8) & (\alu_main|ShiftRight0~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => ALT_INV_sinstruction_IFID(8),
	datac => \alu_main|ALT_INV_ShiftRight0~7_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~6_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~8_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~5_combout\,
	combout => \alu_main|ShiftRight0~9_combout\);

-- Location: LABCELL_X62_Y19_N30
\alu_main|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~1_combout\ = ( \alu_main|ShiftRight0~9_combout\ & ( \alu_main|ShiftRight0~4_combout\ & ( (!salucontrol_IDEX(1) & ((!\alu_main|Mux0~0_combout\) # (salucontrol_IDEX(3)))) ) ) ) # ( !\alu_main|ShiftRight0~9_combout\ & ( 
-- \alu_main|ShiftRight0~4_combout\ & ( (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(3) & (!\alu_main|Mux0~0_combout\)) # (salucontrol_IDEX(3) & ((sinstruction_IFID(10)))))) ) ) ) # ( \alu_main|ShiftRight0~9_combout\ & ( !\alu_main|ShiftRight0~4_combout\ & ( 
-- (!salucontrol_IDEX(1) & ((!salucontrol_IDEX(3) & (!\alu_main|Mux0~0_combout\)) # (salucontrol_IDEX(3) & ((!sinstruction_IFID(10)))))) ) ) ) # ( !\alu_main|ShiftRight0~9_combout\ & ( !\alu_main|ShiftRight0~4_combout\ & ( (!\alu_main|Mux0~0_combout\ & 
-- (!salucontrol_IDEX(1) & !salucontrol_IDEX(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010001100000010001000000011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux0~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_sinstruction_IFID(10),
	datad => ALT_INV_salucontrol_IDEX(3),
	datae => \alu_main|ALT_INV_ShiftRight0~9_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~4_combout\,
	combout => \alu_main|Mux0~1_combout\);

-- Location: MLABCELL_X65_Y19_N51
\alu_main|ShiftRight1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~4_combout\ = ( \forward|Mux30~0_combout\ & ( \forward|Mux62~0_combout\ & ( (!\forward|Mux31~6_combout\ & (\forward|Mux61~0_combout\)) # (\forward|Mux31~6_combout\ & ((\forward|Mux60~0_combout\))) ) ) ) # ( !\forward|Mux30~0_combout\ 
-- & ( \forward|Mux62~0_combout\ & ( (\forward|Mux63~0_combout\) # (\forward|Mux31~6_combout\) ) ) ) # ( \forward|Mux30~0_combout\ & ( !\forward|Mux62~0_combout\ & ( (!\forward|Mux31~6_combout\ & (\forward|Mux61~0_combout\)) # (\forward|Mux31~6_combout\ & 
-- ((\forward|Mux60~0_combout\))) ) ) ) # ( !\forward|Mux30~0_combout\ & ( !\forward|Mux62~0_combout\ & ( (!\forward|Mux31~6_combout\ & \forward|Mux63~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux63~0_combout\,
	datac => \forward|ALT_INV_Mux61~0_combout\,
	datad => \forward|ALT_INV_Mux60~0_combout\,
	datae => \forward|ALT_INV_Mux30~0_combout\,
	dataf => \forward|ALT_INV_Mux62~0_combout\,
	combout => \alu_main|ShiftRight1~4_combout\);

-- Location: LABCELL_X62_Y19_N54
\alu_main|ShiftRight1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~7_combout\ = ( \alu_main|ShiftRight1~6_combout\ & ( \alu_main|ShiftRight1~58_combout\ & ( ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~4_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~5_combout\))) # 
-- (\forward|Mux28~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~6_combout\ & ( \alu_main|ShiftRight1~58_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~4_combout\))) # (\forward|Mux29~0_combout\ & 
-- (\alu_main|ShiftRight1~5_combout\)))) # (\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~6_combout\ & ( !\alu_main|ShiftRight1~58_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & 
-- ((\alu_main|ShiftRight1~4_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~5_combout\)))) # (\forward|Mux28~0_combout\ & (((!\forward|Mux29~0_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~6_combout\ & ( !\alu_main|ShiftRight1~58_combout\ 
-- & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\ & ((\alu_main|ShiftRight1~4_combout\))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~5_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~4_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~6_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~58_combout\,
	combout => \alu_main|ShiftRight1~7_combout\);

-- Location: LABCELL_X62_Y19_N24
\alu_main|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~10_combout\ = ( !\forward|Mux27~0_combout\ & ( ((!\alu_main|ShiftLeft1~9_combout\ & (salucontrol_IDEX(1) & (\alu_main|ShiftRight1~7_combout\ & salucontrol_IDEX(3))))) # (\alu_main|Mux0~1_combout\) ) ) # ( \forward|Mux27~0_combout\ & ( 
-- ((!\alu_main|ShiftLeft1~9_combout\ & (salucontrol_IDEX(1) & (\alu_main|ShiftRight1~3_combout\ & salucontrol_IDEX(3))))) # (\alu_main|Mux0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000010000000000000001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~9_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftRight1~3_combout\,
	datad => ALT_INV_salucontrol_IDEX(3),
	datae => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \alu_main|ALT_INV_Mux0~1_combout\,
	datag => \alu_main|ALT_INV_ShiftRight1~7_combout\,
	combout => \alu_main|Mux0~10_combout\);

-- Location: LABCELL_X63_Y12_N57
\alu_main|ShiftLeft0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~4_combout\ = ( \alu_main|ShiftLeft0~3_combout\ & ( !sinstruction_IFID(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(10),
	dataf => \alu_main|ALT_INV_ShiftLeft0~3_combout\,
	combout => \alu_main|ShiftLeft0~4_combout\);

-- Location: LABCELL_X63_Y19_N39
\alu_main|ShiftLeft1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft1~8_combout\ = ( \alu_main|ShiftLeft1~7_combout\ & ( (\alu_main|ShiftLeft1~0_combout\ & \alu_main|ShiftLeft1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_ShiftLeft1~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	combout => \alu_main|ShiftLeft1~8_combout\);

-- Location: LABCELL_X63_Y19_N42
\alu_main|Mux0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~14_combout\ = ( !salucontrol_IDEX(1) & ( (!salucontrol_IDEX(3) & (\forward|Mux31~6_combout\ & (\forward|Mux63~0_combout\))) # (salucontrol_IDEX(3) & ((((\alu_main|ShiftLeft0~4_combout\))))) ) ) # ( salucontrol_IDEX(1) & ( 
-- (!salucontrol_IDEX(3) & (((\alu_main|Add0~1_sumout\)))) # (salucontrol_IDEX(3) & ((((\alu_main|ShiftLeft1~8_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001010111000010100000101000000010010101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datab => \forward|ALT_INV_Mux31~6_combout\,
	datac => \alu_main|ALT_INV_Add0~1_sumout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~4_combout\,
	datae => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_ShiftLeft1~8_combout\,
	datag => \forward|ALT_INV_Mux63~0_combout\,
	combout => \alu_main|Mux0~14_combout\);

-- Location: LABCELL_X53_Y14_N30
\alu_main|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~4_combout\ = ( \forward|Mux32~0_combout\ & ( (\forward|Mux0~0_combout\ & \alu_main|Mux0~3_combout\) ) ) # ( !\forward|Mux32~0_combout\ & ( (!\forward|Mux0~0_combout\ & \alu_main|Mux0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux0~0_combout\,
	datac => \alu_main|ALT_INV_Mux0~3_combout\,
	dataf => \forward|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Mux0~4_combout\);

-- Location: LABCELL_X56_Y14_N45
\alu_main|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~5_combout\ = ( \forward|Mux33~0_combout\ & ( \alu_main|Mux0~4_combout\ & ( (\forward|Mux1~0_combout\ & (!\forward|Mux2~0_combout\ $ (\forward|Mux34~0_combout\))) ) ) ) # ( !\forward|Mux33~0_combout\ & ( \alu_main|Mux0~4_combout\ & ( 
-- (!\forward|Mux1~0_combout\ & (!\forward|Mux2~0_combout\ $ (\forward|Mux34~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000010100000000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux2~0_combout\,
	datac => \forward|ALT_INV_Mux1~0_combout\,
	datad => \forward|ALT_INV_Mux34~0_combout\,
	datae => \forward|ALT_INV_Mux33~0_combout\,
	dataf => \alu_main|ALT_INV_Mux0~4_combout\,
	combout => \alu_main|Mux0~5_combout\);

-- Location: LABCELL_X56_Y14_N30
\alu_main|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~6_combout\ = ( \forward|Mux34~0_combout\ & ( !\forward|Mux2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux2~0_combout\,
	dataf => \forward|ALT_INV_Mux34~0_combout\,
	combout => \alu_main|Mux0~6_combout\);

-- Location: LABCELL_X56_Y14_N6
\alu_main|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~7_combout\ = ( \forward|Mux33~0_combout\ & ( \alu_main|Mux0~6_combout\ & ( (\alu_main|Mux0~3_combout\ & ((!\forward|Mux0~0_combout\) # (\forward|Mux32~0_combout\))) ) ) ) # ( !\forward|Mux33~0_combout\ & ( \alu_main|Mux0~6_combout\ & ( 
-- (\alu_main|Mux0~3_combout\ & ((!\forward|Mux0~0_combout\ & ((!\forward|Mux1~0_combout\) # (\forward|Mux32~0_combout\))) # (\forward|Mux0~0_combout\ & (\forward|Mux32~0_combout\ & !\forward|Mux1~0_combout\)))) ) ) ) # ( \forward|Mux33~0_combout\ & ( 
-- !\alu_main|Mux0~6_combout\ & ( (\alu_main|Mux0~3_combout\ & ((!\forward|Mux0~0_combout\ & ((!\forward|Mux1~0_combout\) # (\forward|Mux32~0_combout\))) # (\forward|Mux0~0_combout\ & (\forward|Mux32~0_combout\ & !\forward|Mux1~0_combout\)))) ) ) ) # ( 
-- !\forward|Mux33~0_combout\ & ( !\alu_main|Mux0~6_combout\ & ( (!\forward|Mux0~0_combout\ & (\forward|Mux32~0_combout\ & \alu_main|Mux0~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000010110000001000001011000000100000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux0~0_combout\,
	datab => \forward|ALT_INV_Mux32~0_combout\,
	datac => \alu_main|ALT_INV_Mux0~3_combout\,
	datad => \forward|ALT_INV_Mux1~0_combout\,
	datae => \forward|ALT_INV_Mux33~0_combout\,
	dataf => \alu_main|ALT_INV_Mux0~6_combout\,
	combout => \alu_main|Mux0~7_combout\);

-- Location: LABCELL_X66_Y14_N15
\alu_main|LessThan0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~31_combout\ = ( \forward|Mux41~0_combout\ & ( !\forward|Mux9~0_combout\ ) ) # ( !\forward|Mux41~0_combout\ & ( \forward|Mux9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux9~0_combout\,
	dataf => \forward|ALT_INV_Mux41~0_combout\,
	combout => \alu_main|LessThan0~31_combout\);

-- Location: LABCELL_X66_Y14_N33
\alu_main|LessThan0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~29_combout\ = ( !\forward|Mux38~0_combout\ & ( \forward|Mux6~0_combout\ ) ) # ( \forward|Mux38~0_combout\ & ( !\forward|Mux6~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux38~0_combout\,
	dataf => \forward|ALT_INV_Mux6~0_combout\,
	combout => \alu_main|LessThan0~29_combout\);

-- Location: LABCELL_X66_Y14_N12
\alu_main|LessThan0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~30_combout\ = ( \forward|Mux7~0_combout\ & ( !\forward|Mux39~0_combout\ ) ) # ( !\forward|Mux7~0_combout\ & ( \forward|Mux39~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux39~0_combout\,
	dataf => \forward|ALT_INV_Mux7~0_combout\,
	combout => \alu_main|LessThan0~30_combout\);

-- Location: LABCELL_X66_Y14_N51
\alu_main|LessThan0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~28_combout\ = ( \forward|Mux37~0_combout\ & ( \forward|Mux35~0_combout\ & ( (\forward|Mux5~0_combout\ & (\forward|Mux3~0_combout\ & (!\forward|Mux36~0_combout\ $ (\forward|Mux4~0_combout\)))) ) ) ) # ( !\forward|Mux37~0_combout\ & ( 
-- \forward|Mux35~0_combout\ & ( (!\forward|Mux5~0_combout\ & (\forward|Mux3~0_combout\ & (!\forward|Mux36~0_combout\ $ (\forward|Mux4~0_combout\)))) ) ) ) # ( \forward|Mux37~0_combout\ & ( !\forward|Mux35~0_combout\ & ( (\forward|Mux5~0_combout\ & 
-- (!\forward|Mux3~0_combout\ & (!\forward|Mux36~0_combout\ $ (\forward|Mux4~0_combout\)))) ) ) ) # ( !\forward|Mux37~0_combout\ & ( !\forward|Mux35~0_combout\ & ( (!\forward|Mux5~0_combout\ & (!\forward|Mux3~0_combout\ & (!\forward|Mux36~0_combout\ $ 
-- (\forward|Mux4~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000001000010000000000000000100001000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux36~0_combout\,
	datab => \forward|ALT_INV_Mux5~0_combout\,
	datac => \forward|ALT_INV_Mux4~0_combout\,
	datad => \forward|ALT_INV_Mux3~0_combout\,
	datae => \forward|ALT_INV_Mux37~0_combout\,
	dataf => \forward|ALT_INV_Mux35~0_combout\,
	combout => \alu_main|LessThan0~28_combout\);

-- Location: LABCELL_X66_Y14_N42
\alu_main|LessThan0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~32_combout\ = ( \forward|Mux40~0_combout\ & ( \alu_main|LessThan0~28_combout\ & ( (\forward|Mux8~0_combout\ & (!\alu_main|LessThan0~31_combout\ & (!\alu_main|LessThan0~29_combout\ & !\alu_main|LessThan0~30_combout\))) ) ) ) # ( 
-- !\forward|Mux40~0_combout\ & ( \alu_main|LessThan0~28_combout\ & ( (!\forward|Mux8~0_combout\ & (!\alu_main|LessThan0~31_combout\ & (!\alu_main|LessThan0~29_combout\ & !\alu_main|LessThan0~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux8~0_combout\,
	datab => \alu_main|ALT_INV_LessThan0~31_combout\,
	datac => \alu_main|ALT_INV_LessThan0~29_combout\,
	datad => \alu_main|ALT_INV_LessThan0~30_combout\,
	datae => \forward|ALT_INV_Mux40~0_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~28_combout\,
	combout => \alu_main|LessThan0~32_combout\);

-- Location: LABCELL_X61_Y13_N48
\alu_main|LessThan0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~18_combout\ = ( \forward|Mux12~0_combout\ & ( \forward|Mux44~0_combout\ & ( (!\forward|Mux11~0_combout\ & (!\forward|Mux43~0_combout\ & (!\forward|Mux10~0_combout\ $ (\forward|Mux42~0_combout\)))) # (\forward|Mux11~0_combout\ & 
-- (\forward|Mux43~0_combout\ & (!\forward|Mux10~0_combout\ $ (\forward|Mux42~0_combout\)))) ) ) ) # ( !\forward|Mux12~0_combout\ & ( !\forward|Mux44~0_combout\ & ( (!\forward|Mux11~0_combout\ & (!\forward|Mux43~0_combout\ & (!\forward|Mux10~0_combout\ $ 
-- (\forward|Mux42~0_combout\)))) # (\forward|Mux11~0_combout\ & (\forward|Mux43~0_combout\ & (!\forward|Mux10~0_combout\ $ (\forward|Mux42~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001000000000000000000000000000000001000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux11~0_combout\,
	datab => \forward|ALT_INV_Mux10~0_combout\,
	datac => \forward|ALT_INV_Mux43~0_combout\,
	datad => \forward|ALT_INV_Mux42~0_combout\,
	datae => \forward|ALT_INV_Mux12~0_combout\,
	dataf => \forward|ALT_INV_Mux44~0_combout\,
	combout => \alu_main|LessThan0~18_combout\);

-- Location: LABCELL_X61_Y13_N27
\alu_main|LessThan0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~19_combout\ = ( \forward|Mux45~0_combout\ & ( !\forward|Mux13~0_combout\ ) ) # ( !\forward|Mux45~0_combout\ & ( \forward|Mux13~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux13~0_combout\,
	dataf => \forward|ALT_INV_Mux45~0_combout\,
	combout => \alu_main|LessThan0~19_combout\);

-- Location: LABCELL_X61_Y13_N24
\alu_main|LessThan0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~20_combout\ = ( \forward|Mux46~0_combout\ & ( !\forward|Mux14~0_combout\ ) ) # ( !\forward|Mux46~0_combout\ & ( \forward|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux14~0_combout\,
	dataf => \forward|ALT_INV_Mux46~0_combout\,
	combout => \alu_main|LessThan0~20_combout\);

-- Location: LABCELL_X61_Y13_N33
\alu_main|LessThan0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~24_combout\ = ( !\alu_main|LessThan0~20_combout\ & ( (\alu_main|LessThan0~18_combout\ & !\alu_main|LessThan0~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_LessThan0~18_combout\,
	datad => \alu_main|ALT_INV_LessThan0~19_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~20_combout\,
	combout => \alu_main|LessThan0~24_combout\);

-- Location: LABCELL_X67_Y17_N0
\alu_main|LessThan0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~25_combout\ = ( \forward|Mux12~0_combout\ & ( \forward|Mux44~0_combout\ & ( (!\forward|Mux42~0_combout\ & (\forward|Mux43~0_combout\ & (!\forward|Mux11~0_combout\ & !\forward|Mux10~0_combout\))) # (\forward|Mux42~0_combout\ & 
-- ((!\forward|Mux10~0_combout\) # ((\forward|Mux43~0_combout\ & !\forward|Mux11~0_combout\)))) ) ) ) # ( !\forward|Mux12~0_combout\ & ( \forward|Mux44~0_combout\ & ( (!\forward|Mux42~0_combout\ & (!\forward|Mux10~0_combout\ & ((!\forward|Mux11~0_combout\) # 
-- (\forward|Mux43~0_combout\)))) # (\forward|Mux42~0_combout\ & (((!\forward|Mux11~0_combout\) # (!\forward|Mux10~0_combout\)) # (\forward|Mux43~0_combout\))) ) ) ) # ( \forward|Mux12~0_combout\ & ( !\forward|Mux44~0_combout\ & ( (!\forward|Mux42~0_combout\ 
-- & (\forward|Mux43~0_combout\ & (!\forward|Mux11~0_combout\ & !\forward|Mux10~0_combout\))) # (\forward|Mux42~0_combout\ & ((!\forward|Mux10~0_combout\) # ((\forward|Mux43~0_combout\ & !\forward|Mux11~0_combout\)))) ) ) ) # ( !\forward|Mux12~0_combout\ & ( 
-- !\forward|Mux44~0_combout\ & ( (!\forward|Mux42~0_combout\ & (\forward|Mux43~0_combout\ & (!\forward|Mux11~0_combout\ & !\forward|Mux10~0_combout\))) # (\forward|Mux42~0_combout\ & ((!\forward|Mux10~0_combout\) # ((\forward|Mux43~0_combout\ & 
-- !\forward|Mux11~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100010000011100110001000011110111001100010111001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux43~0_combout\,
	datab => \forward|ALT_INV_Mux42~0_combout\,
	datac => \forward|ALT_INV_Mux11~0_combout\,
	datad => \forward|ALT_INV_Mux10~0_combout\,
	datae => \forward|ALT_INV_Mux12~0_combout\,
	dataf => \forward|ALT_INV_Mux44~0_combout\,
	combout => \alu_main|LessThan0~25_combout\);

-- Location: LABCELL_X61_Y13_N6
\alu_main|LessThan0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~26_combout\ = ( !\alu_main|LessThan0~25_combout\ & ( \alu_main|LessThan0~18_combout\ & ( (!\forward|Mux13~0_combout\ & (!\forward|Mux45~0_combout\ & ((!\forward|Mux46~0_combout\) # (\forward|Mux14~0_combout\)))) # 
-- (\forward|Mux13~0_combout\ & ((!\forward|Mux46~0_combout\) # ((!\forward|Mux45~0_combout\) # (\forward|Mux14~0_combout\)))) ) ) ) # ( !\alu_main|LessThan0~25_combout\ & ( !\alu_main|LessThan0~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010110010111100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux46~0_combout\,
	datab => \forward|ALT_INV_Mux13~0_combout\,
	datac => \forward|ALT_INV_Mux45~0_combout\,
	datad => \forward|ALT_INV_Mux14~0_combout\,
	datae => \alu_main|ALT_INV_LessThan0~25_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~18_combout\,
	combout => \alu_main|LessThan0~26_combout\);

-- Location: LABCELL_X61_Y13_N42
\alu_main|LessThan0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~27_combout\ = ( \forward|Mux48~0_combout\ & ( \alu_main|LessThan0~26_combout\ & ( (!\alu_main|LessThan0~24_combout\) # ((!\forward|Mux16~0_combout\ & (\forward|Mux15~0_combout\ & !\forward|Mux47~0_combout\)) # 
-- (\forward|Mux16~0_combout\ & ((!\forward|Mux47~0_combout\) # (\forward|Mux15~0_combout\)))) ) ) ) # ( !\forward|Mux48~0_combout\ & ( \alu_main|LessThan0~26_combout\ & ( ((!\alu_main|LessThan0~24_combout\) # (!\forward|Mux47~0_combout\)) # 
-- (\forward|Mux15~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100111111011111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux16~0_combout\,
	datab => \forward|ALT_INV_Mux15~0_combout\,
	datac => \alu_main|ALT_INV_LessThan0~24_combout\,
	datad => \forward|ALT_INV_Mux47~0_combout\,
	datae => \forward|ALT_INV_Mux48~0_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~26_combout\,
	combout => \alu_main|LessThan0~27_combout\);

-- Location: LABCELL_X64_Y13_N0
\alu_main|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~7_combout\ = ( \forward|Mux56~0_combout\ & ( (!\forward|Mux24~0_combout\) # ((\forward|Mux57~0_combout\ & !\forward|Mux25~0_combout\)) ) ) # ( !\forward|Mux56~0_combout\ & ( (!\forward|Mux24~0_combout\ & (\forward|Mux57~0_combout\ & 
-- !\forward|Mux25~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010101111101010101010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux24~0_combout\,
	datac => \forward|ALT_INV_Mux57~0_combout\,
	datad => \forward|ALT_INV_Mux25~0_combout\,
	dataf => \forward|ALT_INV_Mux56~0_combout\,
	combout => \alu_main|LessThan0~7_combout\);

-- Location: MLABCELL_X65_Y14_N24
\alu_main|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~0_combout\ = ( \forward|Mux25~0_combout\ & ( \forward|Mux56~0_combout\ & ( (\forward|Mux24~0_combout\ & \forward|Mux57~0_combout\) ) ) ) # ( !\forward|Mux25~0_combout\ & ( \forward|Mux56~0_combout\ & ( (\forward|Mux24~0_combout\ & 
-- !\forward|Mux57~0_combout\) ) ) ) # ( \forward|Mux25~0_combout\ & ( !\forward|Mux56~0_combout\ & ( (!\forward|Mux24~0_combout\ & \forward|Mux57~0_combout\) ) ) ) # ( !\forward|Mux25~0_combout\ & ( !\forward|Mux56~0_combout\ & ( (!\forward|Mux24~0_combout\ 
-- & !\forward|Mux57~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000001111000000001111000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux24~0_combout\,
	datad => \forward|ALT_INV_Mux57~0_combout\,
	datae => \forward|ALT_INV_Mux25~0_combout\,
	dataf => \forward|ALT_INV_Mux56~0_combout\,
	combout => \alu_main|LessThan0~0_combout\);

-- Location: LABCELL_X61_Y13_N57
\alu_main|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~8_combout\ = ( \forward|Mux59~0_combout\ & ( \alu_main|LessThan0~0_combout\ & ( (!\alu_main|LessThan0~7_combout\ & ((!\forward|Mux26~0_combout\ & (\forward|Mux27~0_combout\ & !\forward|Mux58~0_combout\)) # (\forward|Mux26~0_combout\ & 
-- ((!\forward|Mux58~0_combout\) # (\forward|Mux27~0_combout\))))) ) ) ) # ( !\forward|Mux59~0_combout\ & ( \alu_main|LessThan0~0_combout\ & ( (!\alu_main|LessThan0~7_combout\ & ((!\forward|Mux58~0_combout\) # (\forward|Mux26~0_combout\))) ) ) ) # ( 
-- \forward|Mux59~0_combout\ & ( !\alu_main|LessThan0~0_combout\ & ( !\alu_main|LessThan0~7_combout\ ) ) ) # ( !\forward|Mux59~0_combout\ & ( !\alu_main|LessThan0~0_combout\ & ( !\alu_main|LessThan0~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100010001000100110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux26~0_combout\,
	datab => \alu_main|ALT_INV_LessThan0~7_combout\,
	datac => \forward|ALT_INV_Mux27~0_combout\,
	datad => \forward|ALT_INV_Mux58~0_combout\,
	datae => \forward|ALT_INV_Mux59~0_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~0_combout\,
	combout => \alu_main|LessThan0~8_combout\);

-- Location: LABCELL_X60_Y13_N33
\alu_main|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~16_combout\ = ( \forward|Mux55~0_combout\ & ( !\forward|Mux23~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux23~0_combout\,
	dataf => \forward|ALT_INV_Mux55~0_combout\,
	combout => \alu_main|LessThan0~16_combout\);

-- Location: LABCELL_X60_Y13_N27
\alu_main|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~10_combout\ = ( \forward|Mux52~0_combout\ & ( !\forward|Mux20~0_combout\ ) ) # ( !\forward|Mux52~0_combout\ & ( \forward|Mux20~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux20~0_combout\,
	dataf => \forward|ALT_INV_Mux52~0_combout\,
	combout => \alu_main|LessThan0~10_combout\);

-- Location: LABCELL_X60_Y13_N0
\alu_main|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~11_combout\ = !\forward|Mux21~0_combout\ $ (!\forward|Mux53~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux21~0_combout\,
	datad => \forward|ALT_INV_Mux53~0_combout\,
	combout => \alu_main|LessThan0~11_combout\);

-- Location: LABCELL_X57_Y15_N45
\alu_main|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~9_combout\ = ( \forward|Mux51~0_combout\ & ( \forward|Mux49~7_combout\ & ( (\forward|Mux19~0_combout\ & (\forward|Mux17~0_combout\ & (!\forward|Mux50~0_combout\ $ (\forward|Mux18~0_combout\)))) ) ) ) # ( !\forward|Mux51~0_combout\ & ( 
-- \forward|Mux49~7_combout\ & ( (!\forward|Mux19~0_combout\ & (\forward|Mux17~0_combout\ & (!\forward|Mux50~0_combout\ $ (\forward|Mux18~0_combout\)))) ) ) ) # ( \forward|Mux51~0_combout\ & ( !\forward|Mux49~7_combout\ & ( (\forward|Mux19~0_combout\ & 
-- (!\forward|Mux17~0_combout\ & (!\forward|Mux50~0_combout\ $ (\forward|Mux18~0_combout\)))) ) ) ) # ( !\forward|Mux51~0_combout\ & ( !\forward|Mux49~7_combout\ & ( (!\forward|Mux19~0_combout\ & (!\forward|Mux17~0_combout\ & (!\forward|Mux50~0_combout\ $ 
-- (\forward|Mux18~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000001000010000000000000000100001000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux50~0_combout\,
	datab => \forward|ALT_INV_Mux19~0_combout\,
	datac => \forward|ALT_INV_Mux18~0_combout\,
	datad => \forward|ALT_INV_Mux17~0_combout\,
	datae => \forward|ALT_INV_Mux51~0_combout\,
	dataf => \forward|ALT_INV_Mux49~7_combout\,
	combout => \alu_main|LessThan0~9_combout\);

-- Location: LABCELL_X60_Y13_N57
\alu_main|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~17_combout\ = ( !\alu_main|LessThan0~11_combout\ & ( \alu_main|LessThan0~9_combout\ & ( (!\alu_main|LessThan0~10_combout\ & ((!\alu_main|LessThan0~16_combout\ & (\forward|Mux54~0_combout\ & !\forward|Mux22~0_combout\)) # 
-- (\alu_main|LessThan0~16_combout\ & ((!\forward|Mux22~0_combout\) # (\forward|Mux54~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_LessThan0~16_combout\,
	datab => \forward|ALT_INV_Mux54~0_combout\,
	datac => \forward|ALT_INV_Mux22~0_combout\,
	datad => \alu_main|ALT_INV_LessThan0~10_combout\,
	datae => \alu_main|ALT_INV_LessThan0~11_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~9_combout\,
	combout => \alu_main|LessThan0~17_combout\);

-- Location: LABCELL_X60_Y13_N9
\alu_main|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~1_combout\ = ( \forward|Mux58~0_combout\ & ( !\forward|Mux26~0_combout\ ) ) # ( !\forward|Mux58~0_combout\ & ( \forward|Mux26~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux26~0_combout\,
	dataf => \forward|ALT_INV_Mux58~0_combout\,
	combout => \alu_main|LessThan0~1_combout\);

-- Location: LABCELL_X64_Y13_N15
\alu_main|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~4_combout\ = ( \forward|Mux60~0_combout\ & ( (\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\ $ (\forward|Mux61~0_combout\))) ) ) # ( !\forward|Mux60~0_combout\ & ( (!\forward|Mux28~0_combout\ & (!\forward|Mux29~0_combout\ $ 
-- (\forward|Mux61~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux29~0_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \forward|ALT_INV_Mux61~0_combout\,
	dataf => \forward|ALT_INV_Mux60~0_combout\,
	combout => \alu_main|LessThan0~4_combout\);

-- Location: LABCELL_X64_Y13_N30
\alu_main|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~5_combout\ = ( \forward|Mux28~0_combout\ & ( (\forward|Mux60~0_combout\ & (!\forward|Mux29~0_combout\ & \forward|Mux61~0_combout\)) ) ) # ( !\forward|Mux28~0_combout\ & ( ((!\forward|Mux29~0_combout\ & \forward|Mux61~0_combout\)) # 
-- (\forward|Mux60~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101010101011111010100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux60~0_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \forward|ALT_INV_Mux61~0_combout\,
	dataf => \forward|ALT_INV_Mux28~0_combout\,
	combout => \alu_main|LessThan0~5_combout\);

-- Location: MLABCELL_X65_Y16_N51
\alu_main|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~3_combout\ = ( \forward|Mux31~6_combout\ & ( (\forward|Mux62~0_combout\ & !\forward|Mux30~0_combout\) ) ) # ( !\forward|Mux31~6_combout\ & ( (!\forward|Mux63~0_combout\ & (\forward|Mux62~0_combout\ & !\forward|Mux30~0_combout\)) # 
-- (\forward|Mux63~0_combout\ & ((!\forward|Mux30~0_combout\) # (\forward|Mux62~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000101110001011100010111000100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux63~0_combout\,
	datab => \forward|ALT_INV_Mux62~0_combout\,
	datac => \forward|ALT_INV_Mux30~0_combout\,
	dataf => \forward|ALT_INV_Mux31~6_combout\,
	combout => \alu_main|LessThan0~3_combout\);

-- Location: LABCELL_X62_Y13_N0
\alu_main|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~2_combout\ = ( !\forward|Mux27~0_combout\ & ( \forward|Mux59~0_combout\ ) ) # ( \forward|Mux27~0_combout\ & ( !\forward|Mux59~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \forward|ALT_INV_Mux27~0_combout\,
	dataf => \forward|ALT_INV_Mux59~0_combout\,
	combout => \alu_main|LessThan0~2_combout\);

-- Location: LABCELL_X61_Y13_N18
\alu_main|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~6_combout\ = ( \alu_main|LessThan0~3_combout\ & ( !\alu_main|LessThan0~2_combout\ & ( (\alu_main|LessThan0~0_combout\ & (!\alu_main|LessThan0~1_combout\ & ((\alu_main|LessThan0~5_combout\) # (\alu_main|LessThan0~4_combout\)))) ) ) ) # 
-- ( !\alu_main|LessThan0~3_combout\ & ( !\alu_main|LessThan0~2_combout\ & ( (\alu_main|LessThan0~0_combout\ & (!\alu_main|LessThan0~1_combout\ & \alu_main|LessThan0~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_LessThan0~0_combout\,
	datab => \alu_main|ALT_INV_LessThan0~1_combout\,
	datac => \alu_main|ALT_INV_LessThan0~4_combout\,
	datad => \alu_main|ALT_INV_LessThan0~5_combout\,
	datae => \alu_main|ALT_INV_LessThan0~3_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~2_combout\,
	combout => \alu_main|LessThan0~6_combout\);

-- Location: LABCELL_X61_Y13_N30
\alu_main|LessThan0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~21_combout\ = ( \forward|Mux16~0_combout\ & ( !\forward|Mux48~0_combout\ ) ) # ( !\forward|Mux16~0_combout\ & ( \forward|Mux48~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux48~0_combout\,
	dataf => \forward|ALT_INV_Mux16~0_combout\,
	combout => \alu_main|LessThan0~21_combout\);

-- Location: LABCELL_X61_Y13_N12
\alu_main|LessThan0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~22_combout\ = ( !\alu_main|LessThan0~19_combout\ & ( \alu_main|LessThan0~18_combout\ & ( (!\alu_main|LessThan0~20_combout\ & (!\alu_main|LessThan0~21_combout\ & (!\forward|Mux47~0_combout\ $ (\forward|Mux15~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_LessThan0~20_combout\,
	datab => \forward|ALT_INV_Mux47~0_combout\,
	datac => \forward|ALT_INV_Mux15~0_combout\,
	datad => \alu_main|ALT_INV_LessThan0~21_combout\,
	datae => \alu_main|ALT_INV_LessThan0~19_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~18_combout\,
	combout => \alu_main|LessThan0~22_combout\);

-- Location: LABCELL_X57_Y15_N18
\alu_main|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~14_combout\ = ( \forward|Mux51~0_combout\ & ( \forward|Mux49~7_combout\ & ( (!\forward|Mux17~0_combout\) # ((!\forward|Mux50~0_combout\ & (!\forward|Mux19~0_combout\ & !\forward|Mux18~0_combout\)) # (\forward|Mux50~0_combout\ & 
-- ((!\forward|Mux19~0_combout\) # (!\forward|Mux18~0_combout\)))) ) ) ) # ( !\forward|Mux51~0_combout\ & ( \forward|Mux49~7_combout\ & ( (!\forward|Mux17~0_combout\) # ((\forward|Mux50~0_combout\ & !\forward|Mux18~0_combout\)) ) ) ) # ( 
-- \forward|Mux51~0_combout\ & ( !\forward|Mux49~7_combout\ & ( (!\forward|Mux17~0_combout\ & ((!\forward|Mux50~0_combout\ & (!\forward|Mux19~0_combout\ & !\forward|Mux18~0_combout\)) # (\forward|Mux50~0_combout\ & ((!\forward|Mux19~0_combout\) # 
-- (!\forward|Mux18~0_combout\))))) ) ) ) # ( !\forward|Mux51~0_combout\ & ( !\forward|Mux49~7_combout\ & ( (\forward|Mux50~0_combout\ & (!\forward|Mux17~0_combout\ & !\forward|Mux18~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000110100000100000011110101111100001111110111110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux50~0_combout\,
	datab => \forward|ALT_INV_Mux19~0_combout\,
	datac => \forward|ALT_INV_Mux17~0_combout\,
	datad => \forward|ALT_INV_Mux18~0_combout\,
	datae => \forward|ALT_INV_Mux51~0_combout\,
	dataf => \forward|ALT_INV_Mux49~7_combout\,
	combout => \alu_main|LessThan0~14_combout\);

-- Location: LABCELL_X60_Y13_N12
\alu_main|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~15_combout\ = ( !\alu_main|LessThan0~14_combout\ & ( \alu_main|LessThan0~9_combout\ & ( (!\forward|Mux52~0_combout\ & ((!\forward|Mux53~0_combout\) # ((\forward|Mux20~0_combout\) # (\forward|Mux21~0_combout\)))) # 
-- (\forward|Mux52~0_combout\ & (\forward|Mux20~0_combout\ & ((!\forward|Mux53~0_combout\) # (\forward|Mux21~0_combout\)))) ) ) ) # ( !\alu_main|LessThan0~14_combout\ & ( !\alu_main|LessThan0~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000010001010111011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux52~0_combout\,
	datab => \forward|ALT_INV_Mux53~0_combout\,
	datac => \forward|ALT_INV_Mux21~0_combout\,
	datad => \forward|ALT_INV_Mux20~0_combout\,
	datae => \alu_main|ALT_INV_LessThan0~14_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~9_combout\,
	combout => \alu_main|LessThan0~15_combout\);

-- Location: LABCELL_X60_Y13_N39
\alu_main|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~12_combout\ = ( \forward|Mux55~0_combout\ & ( !\forward|Mux23~0_combout\ ) ) # ( !\forward|Mux55~0_combout\ & ( \forward|Mux23~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \forward|ALT_INV_Mux23~0_combout\,
	dataf => \forward|ALT_INV_Mux55~0_combout\,
	combout => \alu_main|LessThan0~12_combout\);

-- Location: LABCELL_X60_Y13_N18
\alu_main|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~13_combout\ = ( !\alu_main|LessThan0~11_combout\ & ( \alu_main|LessThan0~9_combout\ & ( (!\alu_main|LessThan0~12_combout\ & (!\alu_main|LessThan0~10_combout\ & (!\forward|Mux22~0_combout\ $ (\forward|Mux54~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux22~0_combout\,
	datab => \alu_main|ALT_INV_LessThan0~12_combout\,
	datac => \alu_main|ALT_INV_LessThan0~10_combout\,
	datad => \forward|ALT_INV_Mux54~0_combout\,
	datae => \alu_main|ALT_INV_LessThan0~11_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~9_combout\,
	combout => \alu_main|LessThan0~13_combout\);

-- Location: LABCELL_X61_Y13_N36
\alu_main|LessThan0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~23_combout\ = ( \alu_main|LessThan0~15_combout\ & ( \alu_main|LessThan0~13_combout\ & ( (\alu_main|LessThan0~22_combout\ & ((!\alu_main|LessThan0~8_combout\) # ((\alu_main|LessThan0~6_combout\) # (\alu_main|LessThan0~17_combout\)))) ) 
-- ) ) # ( !\alu_main|LessThan0~15_combout\ & ( \alu_main|LessThan0~13_combout\ & ( \alu_main|LessThan0~22_combout\ ) ) ) # ( \alu_main|LessThan0~15_combout\ & ( !\alu_main|LessThan0~13_combout\ & ( (\alu_main|LessThan0~17_combout\ & 
-- \alu_main|LessThan0~22_combout\) ) ) ) # ( !\alu_main|LessThan0~15_combout\ & ( !\alu_main|LessThan0~13_combout\ & ( \alu_main|LessThan0~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000011001100000000111111110000000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_LessThan0~8_combout\,
	datab => \alu_main|ALT_INV_LessThan0~17_combout\,
	datac => \alu_main|ALT_INV_LessThan0~6_combout\,
	datad => \alu_main|ALT_INV_LessThan0~22_combout\,
	datae => \alu_main|ALT_INV_LessThan0~15_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~13_combout\,
	combout => \alu_main|LessThan0~23_combout\);

-- Location: LABCELL_X66_Y14_N0
\alu_main|LessThan0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~33_combout\ = ( \alu_main|LessThan0~28_combout\ & ( (!\alu_main|LessThan0~30_combout\ & !\alu_main|LessThan0~29_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_LessThan0~30_combout\,
	datac => \alu_main|ALT_INV_LessThan0~29_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~28_combout\,
	combout => \alu_main|LessThan0~33_combout\);

-- Location: LABCELL_X66_Y14_N21
\alu_main|LessThan0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~34_combout\ = ( \forward|Mux37~0_combout\ & ( \forward|Mux35~0_combout\ & ( (!\forward|Mux3~0_combout\) # ((!\forward|Mux36~0_combout\ & (!\forward|Mux5~0_combout\ & !\forward|Mux4~0_combout\)) # (\forward|Mux36~0_combout\ & 
-- ((!\forward|Mux5~0_combout\) # (!\forward|Mux4~0_combout\)))) ) ) ) # ( !\forward|Mux37~0_combout\ & ( \forward|Mux35~0_combout\ & ( (!\forward|Mux3~0_combout\) # ((\forward|Mux36~0_combout\ & !\forward|Mux4~0_combout\)) ) ) ) # ( 
-- \forward|Mux37~0_combout\ & ( !\forward|Mux35~0_combout\ & ( (!\forward|Mux3~0_combout\ & ((!\forward|Mux36~0_combout\ & (!\forward|Mux5~0_combout\ & !\forward|Mux4~0_combout\)) # (\forward|Mux36~0_combout\ & ((!\forward|Mux5~0_combout\) # 
-- (!\forward|Mux4~0_combout\))))) ) ) ) # ( !\forward|Mux37~0_combout\ & ( !\forward|Mux35~0_combout\ & ( (\forward|Mux36~0_combout\ & (!\forward|Mux4~0_combout\ & !\forward|Mux3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000110101000000000011111111010100001111111111010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux36~0_combout\,
	datab => \forward|ALT_INV_Mux5~0_combout\,
	datac => \forward|ALT_INV_Mux4~0_combout\,
	datad => \forward|ALT_INV_Mux3~0_combout\,
	datae => \forward|ALT_INV_Mux37~0_combout\,
	dataf => \forward|ALT_INV_Mux35~0_combout\,
	combout => \alu_main|LessThan0~34_combout\);

-- Location: LABCELL_X66_Y14_N24
\alu_main|LessThan0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~35_combout\ = ( !\alu_main|LessThan0~34_combout\ & ( \alu_main|LessThan0~28_combout\ & ( (!\forward|Mux6~0_combout\ & (!\forward|Mux38~0_combout\ & ((!\forward|Mux39~0_combout\) # (\forward|Mux7~0_combout\)))) # 
-- (\forward|Mux6~0_combout\ & ((!\forward|Mux39~0_combout\) # ((!\forward|Mux38~0_combout\) # (\forward|Mux7~0_combout\)))) ) ) ) # ( !\alu_main|LessThan0~34_combout\ & ( !\alu_main|LessThan0~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011011111010001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux6~0_combout\,
	datab => \forward|ALT_INV_Mux39~0_combout\,
	datac => \forward|ALT_INV_Mux7~0_combout\,
	datad => \forward|ALT_INV_Mux38~0_combout\,
	datae => \alu_main|ALT_INV_LessThan0~34_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~28_combout\,
	combout => \alu_main|LessThan0~35_combout\);

-- Location: LABCELL_X66_Y14_N6
\alu_main|LessThan0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|LessThan0~36_combout\ = ( \alu_main|LessThan0~33_combout\ & ( \alu_main|LessThan0~35_combout\ & ( (!\forward|Mux8~0_combout\ & (!\forward|Mux40~0_combout\ & ((!\forward|Mux41~0_combout\) # (\forward|Mux9~0_combout\)))) # 
-- (\forward|Mux8~0_combout\ & (((!\forward|Mux41~0_combout\) # (!\forward|Mux40~0_combout\)) # (\forward|Mux9~0_combout\))) ) ) ) # ( !\alu_main|LessThan0~33_combout\ & ( \alu_main|LessThan0~35_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111011101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux8~0_combout\,
	datab => \forward|ALT_INV_Mux9~0_combout\,
	datac => \forward|ALT_INV_Mux41~0_combout\,
	datad => \forward|ALT_INV_Mux40~0_combout\,
	datae => \alu_main|ALT_INV_LessThan0~33_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~35_combout\,
	combout => \alu_main|LessThan0~36_combout\);

-- Location: LABCELL_X61_Y13_N0
\alu_main|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~8_combout\ = ( \alu_main|LessThan0~23_combout\ & ( \alu_main|LessThan0~36_combout\ & ( (!\alu_main|Mux0~7_combout\ & ((!\alu_main|Mux0~5_combout\) # (!\alu_main|LessThan0~32_combout\))) ) ) ) # ( !\alu_main|LessThan0~23_combout\ & ( 
-- \alu_main|LessThan0~36_combout\ & ( (!\alu_main|Mux0~7_combout\ & ((!\alu_main|Mux0~5_combout\) # ((!\alu_main|LessThan0~32_combout\) # (\alu_main|LessThan0~27_combout\)))) ) ) ) # ( \alu_main|LessThan0~23_combout\ & ( !\alu_main|LessThan0~36_combout\ & ( 
-- (!\alu_main|Mux0~5_combout\ & !\alu_main|Mux0~7_combout\) ) ) ) # ( !\alu_main|LessThan0~23_combout\ & ( !\alu_main|LessThan0~36_combout\ & ( (!\alu_main|Mux0~5_combout\ & !\alu_main|Mux0~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100011001000110011001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux0~5_combout\,
	datab => \alu_main|ALT_INV_Mux0~7_combout\,
	datac => \alu_main|ALT_INV_LessThan0~32_combout\,
	datad => \alu_main|ALT_INV_LessThan0~27_combout\,
	datae => \alu_main|ALT_INV_LessThan0~23_combout\,
	dataf => \alu_main|ALT_INV_LessThan0~36_combout\,
	combout => \alu_main|Mux0~8_combout\);

-- Location: LABCELL_X61_Y16_N18
\alu_main|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux0~9_combout\ = ( \alu_main|Mux0~14_combout\ & ( \alu_main|Mux0~8_combout\ & ( (!salucontrol_IDEX(0) & (((!salucontrol_IDEX(2))) # (\alu_main|Mux0~2_combout\))) # (salucontrol_IDEX(0) & (((!salucontrol_IDEX(2) & \alu_main|Mux0~10_combout\)))) 
-- ) ) ) # ( !\alu_main|Mux0~14_combout\ & ( \alu_main|Mux0~8_combout\ & ( (!salucontrol_IDEX(0) & (\alu_main|Mux0~2_combout\ & (salucontrol_IDEX(2)))) # (salucontrol_IDEX(0) & (((!salucontrol_IDEX(2) & \alu_main|Mux0~10_combout\)))) ) ) ) # ( 
-- \alu_main|Mux0~14_combout\ & ( !\alu_main|Mux0~8_combout\ & ( (!salucontrol_IDEX(0) & (((!salucontrol_IDEX(2))) # (\alu_main|Mux0~2_combout\))) # (salucontrol_IDEX(0) & (((\alu_main|Mux0~10_combout\) # (salucontrol_IDEX(2))))) ) ) ) # ( 
-- !\alu_main|Mux0~14_combout\ & ( !\alu_main|Mux0~8_combout\ & ( (!salucontrol_IDEX(0) & (\alu_main|Mux0~2_combout\ & (salucontrol_IDEX(2)))) # (salucontrol_IDEX(0) & (((\alu_main|Mux0~10_combout\) # (salucontrol_IDEX(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100110111110001111111011100000100001101001100010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux0~2_combout\,
	datab => ALT_INV_salucontrol_IDEX(0),
	datac => ALT_INV_salucontrol_IDEX(2),
	datad => \alu_main|ALT_INV_Mux0~10_combout\,
	datae => \alu_main|ALT_INV_Mux0~14_combout\,
	dataf => \alu_main|ALT_INV_Mux0~8_combout\,
	combout => \alu_main|Mux0~9_combout\);

-- Location: LABCELL_X61_Y16_N12
\alu_main|Result[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(0) = ( \alu_main|Result\(0) & ( (\alu_main|Mux32~0_combout\) # (\alu_main|Mux0~9_combout\) ) ) # ( !\alu_main|Result\(0) & ( (\alu_main|Mux0~9_combout\ & !\alu_main|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux0~9_combout\,
	datad => \alu_main|ALT_INV_Mux32~0_combout\,
	dataf => \alu_main|ALT_INV_Result\(0),
	combout => \alu_main|Result\(0));

-- Location: FF_X63_Y16_N50
\salumainresult_EXMEM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(0),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(0));

-- Location: LABCELL_X53_Y16_N27
\reg_file|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux31~1_combout\ = ( \reg_file|registers[29][0]~q\ & ( \reg_file|registers[25][0]~q\ & ( ((!sinstruction_IFID(23) & (\reg_file|registers[17][0]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][0]~q\)))) # (sinstruction_IFID(24)) ) ) ) # 
-- ( !\reg_file|registers[29][0]~q\ & ( \reg_file|registers[25][0]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[17][0]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][0]~q\))))) # (sinstruction_IFID(24) & 
-- (((!sinstruction_IFID(23))))) ) ) ) # ( \reg_file|registers[29][0]~q\ & ( !\reg_file|registers[25][0]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[17][0]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[21][0]~q\))))) # (sinstruction_IFID(24) & (((sinstruction_IFID(23))))) ) ) ) # ( !\reg_file|registers[29][0]~q\ & ( !\reg_file|registers[25][0]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[17][0]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[21][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][0]~q\,
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[21][0]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[29][0]~q\,
	dataf => \reg_file|ALT_INV_registers[25][0]~q\,
	combout => \reg_file|Mux31~1_combout\);

-- Location: LABCELL_X51_Y12_N42
\reg_file|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux31~2_combout\ = ( \reg_file|registers[18][0]~q\ & ( \reg_file|registers[22][0]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & ((\reg_file|registers[26][0]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][0]~q\))) ) ) ) 
-- # ( !\reg_file|registers[18][0]~q\ & ( \reg_file|registers[22][0]~q\ & ( (!sinstruction_IFID(23) & (sinstruction_IFID(24) & ((\reg_file|registers[26][0]~q\)))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|registers[30][0]~q\)))) ) ) 
-- ) # ( \reg_file|registers[18][0]~q\ & ( !\reg_file|registers[22][0]~q\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24)) # ((\reg_file|registers[26][0]~q\)))) # (sinstruction_IFID(23) & (sinstruction_IFID(24) & (\reg_file|registers[30][0]~q\))) ) ) 
-- ) # ( !\reg_file|registers[18][0]~q\ & ( !\reg_file|registers[22][0]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[26][0]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[30][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_registers[30][0]~q\,
	datad => \reg_file|ALT_INV_registers[26][0]~q\,
	datae => \reg_file|ALT_INV_registers[18][0]~q\,
	dataf => \reg_file|ALT_INV_registers[22][0]~q\,
	combout => \reg_file|Mux31~2_combout\);

-- Location: LABCELL_X53_Y12_N39
\reg_file|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux31~0_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[24][0]~q\ & ( (!sinstruction_IFID(23)) # (\reg_file|registers[28][0]~q\) ) ) ) # ( !sinstruction_IFID(24) & ( \reg_file|registers[24][0]~q\ & ( (!sinstruction_IFID(23) & 
-- ((\reg_file|registers[16][0]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][0]~q\)) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[24][0]~q\ & ( (sinstruction_IFID(23) & \reg_file|registers[28][0]~q\) ) ) ) # ( !sinstruction_IFID(24) 
-- & ( !\reg_file|registers[24][0]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[16][0]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[20][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[28][0]~q\,
	datac => \reg_file|ALT_INV_registers[20][0]~q\,
	datad => \reg_file|ALT_INV_registers[16][0]~q\,
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[24][0]~q\,
	combout => \reg_file|Mux31~0_combout\);

-- Location: MLABCELL_X52_Y11_N15
\reg_file|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux31~3_combout\ = ( \reg_file|registers[19][0]~q\ & ( \reg_file|registers[23][0]~q\ & ( (!sinstruction_IFID(24)) # ((!sinstruction_IFID(23) & (\reg_file|registers[27][0]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][0]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[19][0]~q\ & ( \reg_file|registers[23][0]~q\ & ( (!sinstruction_IFID(24) & (((sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & (\reg_file|registers[27][0]~q\)) # (sinstruction_IFID(23) & 
-- ((\reg_file|registers[31][0]~q\))))) ) ) ) # ( \reg_file|registers[19][0]~q\ & ( !\reg_file|registers[23][0]~q\ & ( (!sinstruction_IFID(24) & (((!sinstruction_IFID(23))))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[27][0]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][0]~q\))))) ) ) ) # ( !\reg_file|registers[19][0]~q\ & ( !\reg_file|registers[23][0]~q\ & ( (sinstruction_IFID(24) & ((!sinstruction_IFID(23) & 
-- (\reg_file|registers[27][0]~q\)) # (sinstruction_IFID(23) & ((\reg_file|registers[31][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => \reg_file|ALT_INV_registers[27][0]~q\,
	datac => \reg_file|ALT_INV_registers[31][0]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => \reg_file|ALT_INV_registers[19][0]~q\,
	dataf => \reg_file|ALT_INV_registers[23][0]~q\,
	combout => \reg_file|Mux31~3_combout\);

-- Location: LABCELL_X53_Y16_N6
\reg_file|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux31~4_combout\ = ( \reg_file|Mux31~0_combout\ & ( \reg_file|Mux31~3_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux31~2_combout\)))) # (sinstruction_IFID(21) & (((\reg_file|Mux31~1_combout\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|Mux31~0_combout\ & ( \reg_file|Mux31~3_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|Mux31~2_combout\)))) # (sinstruction_IFID(21) & (((\reg_file|Mux31~1_combout\)) # 
-- (sinstruction_IFID(22)))) ) ) ) # ( \reg_file|Mux31~0_combout\ & ( !\reg_file|Mux31~3_combout\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|Mux31~2_combout\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- (\reg_file|Mux31~1_combout\))) ) ) ) # ( !\reg_file|Mux31~0_combout\ & ( !\reg_file|Mux31~3_combout\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|Mux31~2_combout\)))) # (sinstruction_IFID(21) & (!sinstruction_IFID(22) & 
-- (\reg_file|Mux31~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_Mux31~1_combout\,
	datad => \reg_file|ALT_INV_Mux31~2_combout\,
	datae => \reg_file|ALT_INV_Mux31~0_combout\,
	dataf => \reg_file|ALT_INV_Mux31~3_combout\,
	combout => \reg_file|Mux31~4_combout\);

-- Location: LABCELL_X45_Y16_N0
\reg_file|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux31~5_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[8][0]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[10][0]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[11][0]~q\))) ) ) ) # ( !sinstruction_IFID(22) & ( 
-- \reg_file|registers[8][0]~q\ & ( (!sinstruction_IFID(21)) # (\reg_file|registers[9][0]~q\) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[8][0]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[10][0]~q\)) # (sinstruction_IFID(21) & 
-- ((\reg_file|registers[11][0]~q\))) ) ) ) # ( !sinstruction_IFID(22) & ( !\reg_file|registers[8][0]~q\ & ( (\reg_file|registers[9][0]~q\ & sinstruction_IFID(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[9][0]~q\,
	datab => \reg_file|ALT_INV_registers[10][0]~q\,
	datac => \reg_file|ALT_INV_registers[11][0]~q\,
	datad => ALT_INV_sinstruction_IFID(21),
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[8][0]~q\,
	combout => \reg_file|Mux31~5_combout\);

-- Location: LABCELL_X42_Y17_N45
\reg_file|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux31~6_combout\ = ( \reg_file|registers[1][0]~q\ & ( \reg_file|registers[0][0]~q\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|registers[2][0]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][0]~q\))) ) ) ) # ( 
-- !\reg_file|registers[1][0]~q\ & ( \reg_file|registers[0][0]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[2][0]~q\)))) # (sinstruction_IFID(21) & (sinstruction_IFID(22) & (\reg_file|registers[3][0]~q\))) ) ) ) # ( 
-- \reg_file|registers[1][0]~q\ & ( !\reg_file|registers[0][0]~q\ & ( (!sinstruction_IFID(21) & (sinstruction_IFID(22) & ((\reg_file|registers[2][0]~q\)))) # (sinstruction_IFID(21) & ((!sinstruction_IFID(22)) # ((\reg_file|registers[3][0]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[1][0]~q\ & ( !\reg_file|registers[0][0]~q\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|registers[2][0]~q\))) # (sinstruction_IFID(21) & (\reg_file|registers[3][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => ALT_INV_sinstruction_IFID(22),
	datac => \reg_file|ALT_INV_registers[3][0]~q\,
	datad => \reg_file|ALT_INV_registers[2][0]~q\,
	datae => \reg_file|ALT_INV_registers[1][0]~q\,
	dataf => \reg_file|ALT_INV_registers[0][0]~q\,
	combout => \reg_file|Mux31~6_combout\);

-- Location: LABCELL_X45_Y13_N36
\reg_file|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux31~8_combout\ = ( \reg_file|registers[4][0]~q\ & ( \reg_file|registers[7][0]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[6][0]~q\)))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))) # 
-- (\reg_file|registers[5][0]~q\))) ) ) ) # ( !\reg_file|registers[4][0]~q\ & ( \reg_file|registers[7][0]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22) & \reg_file|registers[6][0]~q\)))) # (sinstruction_IFID(21) & (((sinstruction_IFID(22))) # 
-- (\reg_file|registers[5][0]~q\))) ) ) ) # ( \reg_file|registers[4][0]~q\ & ( !\reg_file|registers[7][0]~q\ & ( (!sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # (\reg_file|registers[6][0]~q\)))) # (sinstruction_IFID(21) & (\reg_file|registers[5][0]~q\ 
-- & (!sinstruction_IFID(22)))) ) ) ) # ( !\reg_file|registers[4][0]~q\ & ( !\reg_file|registers[7][0]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22) & \reg_file|registers[6][0]~q\)))) # (sinstruction_IFID(21) & (\reg_file|registers[5][0]~q\ & 
-- (!sinstruction_IFID(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(21),
	datab => \reg_file|ALT_INV_registers[5][0]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => \reg_file|ALT_INV_registers[6][0]~q\,
	datae => \reg_file|ALT_INV_registers[4][0]~q\,
	dataf => \reg_file|ALT_INV_registers[7][0]~q\,
	combout => \reg_file|Mux31~8_combout\);

-- Location: LABCELL_X42_Y18_N45
\reg_file|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux31~7_combout\ = ( \reg_file|registers[14][0]~q\ & ( \reg_file|registers[13][0]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))) # (\reg_file|registers[12][0]~q\))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22)) # 
-- (\reg_file|registers[15][0]~q\)))) ) ) ) # ( !\reg_file|registers[14][0]~q\ & ( \reg_file|registers[13][0]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[12][0]~q\ & ((!sinstruction_IFID(22))))) # (sinstruction_IFID(21) & (((!sinstruction_IFID(22)) 
-- # (\reg_file|registers[15][0]~q\)))) ) ) ) # ( \reg_file|registers[14][0]~q\ & ( !\reg_file|registers[13][0]~q\ & ( (!sinstruction_IFID(21) & (((sinstruction_IFID(22))) # (\reg_file|registers[12][0]~q\))) # (sinstruction_IFID(21) & 
-- (((\reg_file|registers[15][0]~q\ & sinstruction_IFID(22))))) ) ) ) # ( !\reg_file|registers[14][0]~q\ & ( !\reg_file|registers[13][0]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[12][0]~q\ & ((!sinstruction_IFID(22))))) # (sinstruction_IFID(21) & 
-- (((\reg_file|registers[15][0]~q\ & sinstruction_IFID(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][0]~q\,
	datab => \reg_file|ALT_INV_registers[15][0]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => ALT_INV_sinstruction_IFID(22),
	datae => \reg_file|ALT_INV_registers[14][0]~q\,
	dataf => \reg_file|ALT_INV_registers[13][0]~q\,
	combout => \reg_file|Mux31~7_combout\);

-- Location: LABCELL_X45_Y16_N24
\reg_file|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux31~9_combout\ = ( \reg_file|Mux31~8_combout\ & ( \reg_file|Mux31~7_combout\ & ( ((!sinstruction_IFID(24) & ((\reg_file|Mux31~6_combout\))) # (sinstruction_IFID(24) & (\reg_file|Mux31~5_combout\))) # (sinstruction_IFID(23)) ) ) ) # ( 
-- !\reg_file|Mux31~8_combout\ & ( \reg_file|Mux31~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux31~6_combout\))) # (sinstruction_IFID(24) & (\reg_file|Mux31~5_combout\)))) # (sinstruction_IFID(23) & 
-- (sinstruction_IFID(24))) ) ) ) # ( \reg_file|Mux31~8_combout\ & ( !\reg_file|Mux31~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux31~6_combout\))) # (sinstruction_IFID(24) & (\reg_file|Mux31~5_combout\)))) # 
-- (sinstruction_IFID(23) & (!sinstruction_IFID(24))) ) ) ) # ( !\reg_file|Mux31~8_combout\ & ( !\reg_file|Mux31~7_combout\ & ( (!sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|Mux31~6_combout\))) # (sinstruction_IFID(24) & 
-- (\reg_file|Mux31~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => ALT_INV_sinstruction_IFID(24),
	datac => \reg_file|ALT_INV_Mux31~5_combout\,
	datad => \reg_file|ALT_INV_Mux31~6_combout\,
	datae => \reg_file|ALT_INV_Mux31~8_combout\,
	dataf => \reg_file|ALT_INV_Mux31~7_combout\,
	combout => \reg_file|Mux31~9_combout\);

-- Location: LABCELL_X63_Y16_N0
\reg_file|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux31~10_combout\ = ( \reg_file|Mux31~9_combout\ & ( (!sinstruction_IFID(25)) # (\reg_file|Mux31~4_combout\) ) ) # ( !\reg_file|Mux31~9_combout\ & ( (\reg_file|Mux31~4_combout\ & sinstruction_IFID(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Mux31~4_combout\,
	datad => ALT_INV_sinstruction_IFID(25),
	dataf => \reg_file|ALT_INV_Mux31~9_combout\,
	combout => \reg_file|Mux31~10_combout\);

-- Location: FF_X63_Y16_N47
\sreaddata1_IDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux31~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(0));

-- Location: LABCELL_X63_Y16_N51
\forward|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux31~6_combout\ = ( \alu_main|Result\(0) & ( (!\forward|Mux31~4_combout\ & (((\forward|Mux31~5_combout\)) # (salumainresult_EXMEM(0)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(0))))) ) ) # ( !\alu_main|Result\(0) & ( 
-- (!\forward|Mux31~4_combout\ & (salumainresult_EXMEM(0) & ((!\forward|Mux31~5_combout\)))) # (\forward|Mux31~4_combout\ & (((sreaddata1_IDEX(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000011010001110000001101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salumainresult_EXMEM(0),
	datab => \forward|ALT_INV_Mux31~4_combout\,
	datac => ALT_INV_sreaddata1_IDEX(0),
	datad => \forward|ALT_INV_Mux31~5_combout\,
	dataf => \alu_main|ALT_INV_Result\(0),
	combout => \forward|Mux31~6_combout\);

-- Location: LABCELL_X64_Y14_N24
\alu_main|Mux30~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~18_combout\ = ( \alu_main|Mux30~3_combout\ & ( \alu_main|ShiftLeft1~4_combout\ & ( (!salucontrol_IDEX(1)) # ((!\alu_main|ShiftLeft1~2_combout\ & (\alu_main|ShiftLeft1~3_combout\ & !\forward|Mux27~0_combout\))) ) ) ) # ( 
-- \alu_main|Mux30~3_combout\ & ( !\alu_main|ShiftLeft1~4_combout\ & ( !salucontrol_IDEX(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100111011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	datad => \forward|ALT_INV_Mux27~0_combout\,
	datae => \alu_main|ALT_INV_Mux30~3_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~4_combout\,
	combout => \alu_main|Mux30~18_combout\);

-- Location: LABCELL_X64_Y14_N57
\alu_main|Mux30~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~19_combout\ = ( !salucontrol_IDEX(2) & ( \alu_main|Mux30~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_salucontrol_IDEX(2),
	dataf => \alu_main|ALT_INV_Mux30~18_combout\,
	combout => \alu_main|Mux30~19_combout\);

-- Location: LABCELL_X62_Y15_N30
\alu_main|Mux30~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~17_combout\ = ( \alu_main|ShiftLeft1~1_combout\ & ( \alu_main|ShiftLeft1~5_combout\ & ( (!\alu_main|Mux1~14_combout\ & (!\alu_main|Mux1~15_combout\ & ((!salucontrol_IDEX(1)) # (\alu_main|ShiftLeft1~6_combout\)))) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~1_combout\ & ( \alu_main|ShiftLeft1~5_combout\ & ( (!\alu_main|Mux1~14_combout\ & (!salucontrol_IDEX(1) & !\alu_main|Mux1~15_combout\)) ) ) ) # ( \alu_main|ShiftLeft1~1_combout\ & ( !\alu_main|ShiftLeft1~5_combout\ & ( 
-- (!\alu_main|Mux1~14_combout\ & (!salucontrol_IDEX(1) & !\alu_main|Mux1~15_combout\)) ) ) ) # ( !\alu_main|ShiftLeft1~1_combout\ & ( !\alu_main|ShiftLeft1~5_combout\ & ( (!\alu_main|Mux1~14_combout\ & (!salucontrol_IDEX(1) & !\alu_main|Mux1~15_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000000000001010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~14_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~6_combout\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \alu_main|ALT_INV_Mux1~15_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~5_combout\,
	combout => \alu_main|Mux30~17_combout\);

-- Location: LABCELL_X63_Y14_N18
\alu_main|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~6_combout\ = ( \alu_main|Mux30~19_combout\ & ( \alu_main|Mux30~17_combout\ & ( (!salucontrol_IDEX(1)) # (((!\forward|Mux31~6_combout\ & !\forward|Mux30~0_combout\)) # (\forward|Mux28~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001110110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \forward|ALT_INV_Mux30~0_combout\,
	datad => \forward|ALT_INV_Mux28~0_combout\,
	datae => \alu_main|ALT_INV_Mux30~19_combout\,
	dataf => \alu_main|ALT_INV_Mux30~17_combout\,
	combout => \alu_main|Mux30~6_combout\);

-- Location: LABCELL_X63_Y14_N3
\alu_main|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux28~5_combout\ = ( !\alu_main|Mux30~6_combout\ & ( (salucontrol_IDEX(3) & ((!salucontrol_IDEX(0)) # (!salucontrol_IDEX(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100010101010100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(3),
	datab => ALT_INV_salucontrol_IDEX(0),
	datad => ALT_INV_salucontrol_IDEX(2),
	dataf => \alu_main|ALT_INV_Mux30~6_combout\,
	combout => \alu_main|Mux28~5_combout\);

-- Location: LABCELL_X62_Y13_N51
\alu_main|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~7_combout\ = ( \alu_main|Mux1~26_combout\ & ( (!\alu_main|Mux1~16_combout\ & ((\forward|Mux36~0_combout\))) # (\alu_main|Mux1~16_combout\ & (\forward|Mux35~0_combout\)) ) ) # ( !\alu_main|Mux1~26_combout\ & ( (!\alu_main|Mux1~16_combout\ & 
-- (\forward|Mux34~0_combout\)) # (\alu_main|Mux1~16_combout\ & ((\forward|Mux35~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux34~0_combout\,
	datab => \forward|ALT_INV_Mux35~0_combout\,
	datac => \forward|ALT_INV_Mux36~0_combout\,
	datad => \alu_main|ALT_INV_Mux1~16_combout\,
	dataf => \alu_main|ALT_INV_Mux1~26_combout\,
	combout => \alu_main|Mux30~7_combout\);

-- Location: LABCELL_X64_Y17_N6
\alu_main|Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~8_combout\ = ( \alu_main|ShiftLeft1~58_combout\ & ( \alu_main|ShiftLeft1~25_combout\ & ( (!\alu_main|Mux1~18_combout\) # ((!\alu_main|Mux1~19_combout\ & (\alu_main|ShiftLeft1~37_combout\)) # (\alu_main|Mux1~19_combout\ & 
-- ((\alu_main|ShiftLeft1~30_combout\)))) ) ) ) # ( !\alu_main|ShiftLeft1~58_combout\ & ( \alu_main|ShiftLeft1~25_combout\ & ( (!\alu_main|Mux1~18_combout\ & (((!\alu_main|Mux1~19_combout\)))) # (\alu_main|Mux1~18_combout\ & ((!\alu_main|Mux1~19_combout\ & 
-- (\alu_main|ShiftLeft1~37_combout\)) # (\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftLeft1~30_combout\))))) ) ) ) # ( \alu_main|ShiftLeft1~58_combout\ & ( !\alu_main|ShiftLeft1~25_combout\ & ( (!\alu_main|Mux1~18_combout\ & 
-- (((\alu_main|Mux1~19_combout\)))) # (\alu_main|Mux1~18_combout\ & ((!\alu_main|Mux1~19_combout\ & (\alu_main|ShiftLeft1~37_combout\)) # (\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftLeft1~30_combout\))))) ) ) ) # ( !\alu_main|ShiftLeft1~58_combout\ & ( 
-- !\alu_main|ShiftLeft1~25_combout\ & ( (\alu_main|Mux1~18_combout\ & ((!\alu_main|Mux1~19_combout\ & (\alu_main|ShiftLeft1~37_combout\)) # (\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftLeft1~30_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft1~37_combout\,
	datab => \alu_main|ALT_INV_Mux1~18_combout\,
	datac => \alu_main|ALT_INV_Mux1~19_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~30_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~58_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~25_combout\,
	combout => \alu_main|Mux30~8_combout\);

-- Location: LABCELL_X63_Y12_N9
\alu_main|Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~9_combout\ = ( \alu_main|Mux28~9_combout\ & ( \alu_main|ShiftRight0~21_combout\ & ( (\alu_main|ShiftLeft0~2_combout\ & ((!salucontrol_IDEX(1)) # ((\alu_main|ShiftLeft1~3_combout\ & !\alu_main|ShiftLeft1~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \alu_main|ALT_INV_ShiftLeft1~3_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~2_combout\,
	datae => \alu_main|ALT_INV_Mux28~9_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~21_combout\,
	combout => \alu_main|Mux30~9_combout\);

-- Location: LABCELL_X64_Y16_N54
\alu_main|Mux30~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~10_combout\ = ( \alu_main|Mux30~9_combout\ & ( \alu_main|Mux30~2_combout\ & ( (\alu_main|Mux30~8_combout\) # (\alu_main|Mux30~1_combout\) ) ) ) # ( !\alu_main|Mux30~9_combout\ & ( \alu_main|Mux30~2_combout\ & ( (!\alu_main|Mux30~1_combout\ 
-- & \alu_main|Mux30~8_combout\) ) ) ) # ( \alu_main|Mux30~9_combout\ & ( !\alu_main|Mux30~2_combout\ & ( \alu_main|Mux30~1_combout\ ) ) ) # ( !\alu_main|Mux30~9_combout\ & ( !\alu_main|Mux30~2_combout\ & ( (\alu_main|ShiftRight1~19_combout\ & 
-- (\alu_main|ShiftLeft1~1_combout\ & \alu_main|Mux30~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000011110000111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~19_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~1_combout\,
	datac => \alu_main|ALT_INV_Mux30~1_combout\,
	datad => \alu_main|ALT_INV_Mux30~8_combout\,
	datae => \alu_main|ALT_INV_Mux30~9_combout\,
	dataf => \alu_main|ALT_INV_Mux30~2_combout\,
	combout => \alu_main|Mux30~10_combout\);

-- Location: LABCELL_X66_Y15_N6
\alu_main|Mux30~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~11_combout\ = ( \alu_main|ShiftLeft0~33_combout\ & ( \alu_main|ShiftLeft0~28_combout\ & ( (!\alu_main|Mux1~8_combout\ & (((!\alu_main|Mux1~9_combout\) # (\alu_main|ShiftLeft0~41_combout\)))) # (\alu_main|Mux1~8_combout\ & 
-- (((\alu_main|Mux1~9_combout\)) # (\alu_main|ShiftLeft0~37_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~33_combout\ & ( \alu_main|ShiftLeft0~28_combout\ & ( (!\alu_main|Mux1~8_combout\ & (((!\alu_main|Mux1~9_combout\) # (\alu_main|ShiftLeft0~41_combout\)))) 
-- # (\alu_main|Mux1~8_combout\ & (\alu_main|ShiftLeft0~37_combout\ & ((!\alu_main|Mux1~9_combout\)))) ) ) ) # ( \alu_main|ShiftLeft0~33_combout\ & ( !\alu_main|ShiftLeft0~28_combout\ & ( (!\alu_main|Mux1~8_combout\ & (((\alu_main|ShiftLeft0~41_combout\ & 
-- \alu_main|Mux1~9_combout\)))) # (\alu_main|Mux1~8_combout\ & (((\alu_main|Mux1~9_combout\)) # (\alu_main|ShiftLeft0~37_combout\))) ) ) ) # ( !\alu_main|ShiftLeft0~33_combout\ & ( !\alu_main|ShiftLeft0~28_combout\ & ( (!\alu_main|Mux1~8_combout\ & 
-- (((\alu_main|ShiftLeft0~41_combout\ & \alu_main|Mux1~9_combout\)))) # (\alu_main|Mux1~8_combout\ & (\alu_main|ShiftLeft0~37_combout\ & ((!\alu_main|Mux1~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftLeft0~37_combout\,
	datab => \alu_main|ALT_INV_Mux1~8_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft0~41_combout\,
	datad => \alu_main|ALT_INV_Mux1~9_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~33_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~28_combout\,
	combout => \alu_main|Mux30~11_combout\);

-- Location: LABCELL_X63_Y14_N6
\alu_main|Mux30~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~24_combout\ = ( !\alu_main|Mux30~5_combout\ & ( (!\alu_main|Mux30~4_combout\ & (((!\forward|Mux1~0_combout\ & (!\forward|Mux33~0_combout\))))) # (\alu_main|Mux30~4_combout\ & (\alu_main|Mux30~7_combout\)) ) ) # ( \alu_main|Mux30~5_combout\ 
-- & ( (!\alu_main|Mux30~4_combout\ & (((\alu_main|Mux30~10_combout\)))) # (\alu_main|Mux30~4_combout\ & ((((\alu_main|Mux30~11_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1011000100010001000010100000101010110001000100010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux30~4_combout\,
	datab => \alu_main|ALT_INV_Mux30~7_combout\,
	datac => \alu_main|ALT_INV_Mux30~10_combout\,
	datad => \forward|ALT_INV_Mux33~0_combout\,
	datae => \alu_main|ALT_INV_Mux30~5_combout\,
	dataf => \alu_main|ALT_INV_Mux30~11_combout\,
	datag => \forward|ALT_INV_Mux1~0_combout\,
	combout => \alu_main|Mux30~24_combout\);

-- Location: LABCELL_X57_Y14_N39
\alu_main|Mux30~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~20_combout\ = ( !salucontrol_IDEX(1) & ( (!\forward|Mux33~0_combout\ & (salucontrol_IDEX(0) & (!salucontrol_IDEX(3) & (\forward|Mux1~0_combout\)))) # (\forward|Mux33~0_combout\ & (((!salucontrol_IDEX(3) & ((\forward|Mux1~0_combout\) # 
-- (salucontrol_IDEX(0))))) # (\alu_main|Mux28~7_combout\))) ) ) # ( salucontrol_IDEX(1) & ( (!\forward|Mux33~0_combout\ & (!salucontrol_IDEX(0) & (!salucontrol_IDEX(3) & (\alu_main|Add0~121_sumout\)))) # (\forward|Mux33~0_combout\ & (((!salucontrol_IDEX(0) 
-- & (!salucontrol_IDEX(3) & \alu_main|Add0~121_sumout\))) # (\alu_main|Mux28~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010001001100000010000000100000000100111111110000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(0),
	datab => ALT_INV_salucontrol_IDEX(3),
	datac => \alu_main|ALT_INV_Add0~121_sumout\,
	datad => \forward|ALT_INV_Mux33~0_combout\,
	datae => ALT_INV_salucontrol_IDEX(1),
	dataf => \alu_main|ALT_INV_Mux28~7_combout\,
	datag => \forward|ALT_INV_Mux1~0_combout\,
	combout => \alu_main|Mux30~20_combout\);

-- Location: LABCELL_X62_Y14_N24
\alu_main|Mux30~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux30~12_combout\ = ( \alu_main|Mux30~20_combout\ ) # ( !\alu_main|Mux30~20_combout\ & ( (\alu_main|Mux28~5_combout\ & \alu_main|Mux30~24_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux28~5_combout\,
	datac => \alu_main|ALT_INV_Mux30~24_combout\,
	dataf => \alu_main|ALT_INV_Mux30~20_combout\,
	combout => \alu_main|Mux30~12_combout\);

-- Location: LABCELL_X62_Y14_N45
\alu_main|Result[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(30) = ( \alu_main|Result\(30) & ( \alu_main|Mux30~12_combout\ ) ) # ( !\alu_main|Result\(30) & ( \alu_main|Mux30~12_combout\ & ( !\alu_main|Mux32~0_combout\ ) ) ) # ( \alu_main|Result\(30) & ( !\alu_main|Mux30~12_combout\ & ( 
-- \alu_main|Mux32~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	datae => \alu_main|ALT_INV_Result\(30),
	dataf => \alu_main|ALT_INV_Mux30~12_combout\,
	combout => \alu_main|Result\(30));

-- Location: LABCELL_X62_Y14_N18
\alu_main|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~0_combout\ = ( !\alu_main|Result\(30) & ( !\alu_main|Result\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \alu_main|ALT_INV_Result\(30),
	dataf => \alu_main|ALT_INV_Result\(31),
	combout => \alu_main|Equal0~0_combout\);

-- Location: LABCELL_X61_Y15_N36
\alu_main|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~2_combout\ = ( !\alu_main|Result\(21) & ( !\alu_main|Result\(19) & ( (!\alu_main|Result\(23) & (!\alu_main|Result\(20) & (!\alu_main|Result\(22) & !\alu_main|Result\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(23),
	datab => \alu_main|ALT_INV_Result\(20),
	datac => \alu_main|ALT_INV_Result\(22),
	datad => \alu_main|ALT_INV_Result\(18),
	datae => \alu_main|ALT_INV_Result\(21),
	dataf => \alu_main|ALT_INV_Result\(19),
	combout => \alu_main|Equal0~2_combout\);

-- Location: LABCELL_X60_Y15_N48
\alu_main|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~3_combout\ = ( !\alu_main|Result\(12) & ( !\alu_main|Result\(15) & ( (!\alu_main|Result\(13) & (!\alu_main|Result\(17) & (!\alu_main|Result\(14) & !\alu_main|Result\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(13),
	datab => \alu_main|ALT_INV_Result\(17),
	datac => \alu_main|ALT_INV_Result\(14),
	datad => \alu_main|ALT_INV_Result\(16),
	datae => \alu_main|ALT_INV_Result\(12),
	dataf => \alu_main|ALT_INV_Result\(15),
	combout => \alu_main|Equal0~3_combout\);

-- Location: LABCELL_X61_Y16_N42
\alu_main|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~4_combout\ = ( !\alu_main|Result\(3) & ( !\alu_main|Result\(4) & ( (!\alu_main|Result\(1) & (!\alu_main|Result\(0) & (!\alu_main|Result\(2) & !\alu_main|Result\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(1),
	datab => \alu_main|ALT_INV_Result\(0),
	datac => \alu_main|ALT_INV_Result\(2),
	datad => \alu_main|ALT_INV_Result\(5),
	datae => \alu_main|ALT_INV_Result\(3),
	dataf => \alu_main|ALT_INV_Result\(4),
	combout => \alu_main|Equal0~4_combout\);

-- Location: LABCELL_X61_Y16_N0
\alu_main|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~1_combout\ = ( !\alu_main|Result\(28) & ( !\alu_main|Result\(29) & ( (!\alu_main|Result\(26) & (!\alu_main|Result\(25) & (!\alu_main|Result\(27) & !\alu_main|Result\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(26),
	datab => \alu_main|ALT_INV_Result\(25),
	datac => \alu_main|ALT_INV_Result\(27),
	datad => \alu_main|ALT_INV_Result\(24),
	datae => \alu_main|ALT_INV_Result\(28),
	dataf => \alu_main|ALT_INV_Result\(29),
	combout => \alu_main|Equal0~1_combout\);

-- Location: LABCELL_X61_Y16_N6
\alu_main|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~5_combout\ = ( !\alu_main|Result\(11) & ( !\alu_main|Result\(7) & ( (!\alu_main|Result\(10) & (!\alu_main|Result\(6) & (!\alu_main|Result\(9) & !\alu_main|Result\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Result\(10),
	datab => \alu_main|ALT_INV_Result\(6),
	datac => \alu_main|ALT_INV_Result\(9),
	datad => \alu_main|ALT_INV_Result\(8),
	datae => \alu_main|ALT_INV_Result\(11),
	dataf => \alu_main|ALT_INV_Result\(7),
	combout => \alu_main|Equal0~5_combout\);

-- Location: LABCELL_X61_Y16_N30
\alu_main|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Equal0~6_combout\ = ( \alu_main|Equal0~1_combout\ & ( \alu_main|Equal0~5_combout\ & ( (\alu_main|Equal0~0_combout\ & (\alu_main|Equal0~2_combout\ & (\alu_main|Equal0~3_combout\ & \alu_main|Equal0~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Equal0~0_combout\,
	datab => \alu_main|ALT_INV_Equal0~2_combout\,
	datac => \alu_main|ALT_INV_Equal0~3_combout\,
	datad => \alu_main|ALT_INV_Equal0~4_combout\,
	datae => \alu_main|ALT_INV_Equal0~1_combout\,
	dataf => \alu_main|ALT_INV_Equal0~5_combout\,
	combout => \alu_main|Equal0~6_combout\);

-- Location: LABCELL_X61_Y20_N27
\pc_mips|pc_output[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pc_mips|pc_output[1]~0_combout\ = ( \alu_main|Equal0~6_combout\ & ( ((!\sbeq_EXMEM~q\) # (\sjr_IDEX~q\)) # (\sjump_IDEX~q\) ) ) # ( !\alu_main|Equal0~6_combout\ & ( (!\sbne_EXMEM~q\) # ((\sjr_IDEX~q\) # (\sjump_IDEX~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111111111101110111111111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sbne_EXMEM~q\,
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => \ALT_INV_sbeq_EXMEM~q\,
	datad => \ALT_INV_sjr_IDEX~q\,
	dataf => \alu_main|ALT_INV_Equal0~6_combout\,
	combout => \pc_mips|pc_output[1]~0_combout\);

-- Location: FF_X61_Y20_N35
\pc_mips|pc_output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[1]~1_combout\,
	asdata => sreaddata1_IDEX(1),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	ena => \pc_mips|pc_output[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(1));

-- Location: FF_X63_Y16_N53
\spc_IFID[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \pc_mips|pc_output\(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IFID(1));

-- Location: FF_X63_Y16_N17
\spc_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IFID(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_IDEX(1));

-- Location: FF_X63_Y16_N11
\spc_EXMEM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_IDEX(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_EXMEM(1));

-- Location: FF_X63_Y16_N22
\spc_MEMWB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => spc_EXMEM(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => spc_MEMWB(1));

-- Location: LABCELL_X62_Y13_N9
\mux_jal|output[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[1]~1_combout\ = ( \sjal_MEMWB~q\ & ( \alu_main|Result\(1) & ( spc_MEMWB(1) ) ) ) # ( !\sjal_MEMWB~q\ & ( \alu_main|Result\(1) ) ) # ( \sjal_MEMWB~q\ & ( !\alu_main|Result\(1) & ( spc_MEMWB(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_spc_MEMWB(1),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(1),
	combout => \mux_jal|output[1]~1_combout\);

-- Location: FF_X46_Y16_N2
\reg_file|registers[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[14][1]~q\);

-- Location: LABCELL_X46_Y15_N33
\reg_file|Mux62~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux62~7_combout\ = ( \reg_file|registers[12][1]~q\ & ( \reg_file|registers[13][1]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & (\reg_file|registers[14][1]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[15][1]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[12][1]~q\ & ( \reg_file|registers[13][1]~q\ & ( (!sinstruction_IFID(16) & (\reg_file|registers[14][1]~q\ & ((sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17)) # (\reg_file|registers[15][1]~q\)))) ) ) 
-- ) # ( \reg_file|registers[12][1]~q\ & ( !\reg_file|registers[13][1]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # (\reg_file|registers[14][1]~q\))) # (sinstruction_IFID(16) & (((\reg_file|registers[15][1]~q\ & sinstruction_IFID(17))))) ) 
-- ) ) # ( !\reg_file|registers[12][1]~q\ & ( !\reg_file|registers[13][1]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[14][1]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[15][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[14][1]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[15][1]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => \reg_file|ALT_INV_registers[12][1]~q\,
	dataf => \reg_file|ALT_INV_registers[13][1]~q\,
	combout => \reg_file|Mux62~7_combout\);

-- Location: MLABCELL_X47_Y19_N57
\reg_file|Mux62~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux62~5_combout\ = ( \reg_file|registers[9][1]~q\ & ( \reg_file|registers[10][1]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[8][1]~q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & (((!sinstruction_IFID(17))) # 
-- (\reg_file|registers[11][1]~q\))) ) ) ) # ( !\reg_file|registers[9][1]~q\ & ( \reg_file|registers[10][1]~q\ & ( (!sinstruction_IFID(16) & (((\reg_file|registers[8][1]~q\) # (sinstruction_IFID(17))))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[11][1]~q\ & (sinstruction_IFID(17)))) ) ) ) # ( \reg_file|registers[9][1]~q\ & ( !\reg_file|registers[10][1]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[8][1]~q\)))) # (sinstruction_IFID(16) & 
-- (((!sinstruction_IFID(17))) # (\reg_file|registers[11][1]~q\))) ) ) ) # ( !\reg_file|registers[9][1]~q\ & ( !\reg_file|registers[10][1]~q\ & ( (!sinstruction_IFID(16) & (((!sinstruction_IFID(17) & \reg_file|registers[8][1]~q\)))) # (sinstruction_IFID(16) 
-- & (\reg_file|registers[11][1]~q\ & (sinstruction_IFID(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => \reg_file|ALT_INV_registers[11][1]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[8][1]~q\,
	datae => \reg_file|ALT_INV_registers[9][1]~q\,
	dataf => \reg_file|ALT_INV_registers[10][1]~q\,
	combout => \reg_file|Mux62~5_combout\);

-- Location: MLABCELL_X47_Y12_N15
\reg_file|Mux62~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux62~6_combout\ = ( \reg_file|registers[1][1]~q\ & ( \reg_file|registers[0][1]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[2][1]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][1]~q\))) ) ) ) # ( 
-- !\reg_file|registers[1][1]~q\ & ( \reg_file|registers[0][1]~q\ & ( (!sinstruction_IFID(17) & (!sinstruction_IFID(16))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][1]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][1]~q\)))) ) ) ) # ( \reg_file|registers[1][1]~q\ & ( !\reg_file|registers[0][1]~q\ & ( (!sinstruction_IFID(17) & (sinstruction_IFID(16))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][1]~q\))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[3][1]~q\)))) ) ) ) # ( !\reg_file|registers[1][1]~q\ & ( !\reg_file|registers[0][1]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][1]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[3][1]~q\,
	datad => \reg_file|ALT_INV_registers[2][1]~q\,
	datae => \reg_file|ALT_INV_registers[1][1]~q\,
	dataf => \reg_file|ALT_INV_registers[0][1]~q\,
	combout => \reg_file|Mux62~6_combout\);

-- Location: LABCELL_X45_Y13_N15
\reg_file|Mux62~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux62~8_combout\ = ( \reg_file|registers[6][1]~q\ & ( \reg_file|registers[7][1]~q\ & ( ((!sinstruction_IFID(16) & (\reg_file|registers[4][1]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][1]~q\)))) # (sinstruction_IFID(17)) ) ) ) # ( 
-- !\reg_file|registers[6][1]~q\ & ( \reg_file|registers[7][1]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[4][1]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][1]~q\))))) # (sinstruction_IFID(17) & 
-- (sinstruction_IFID(16))) ) ) ) # ( \reg_file|registers[6][1]~q\ & ( !\reg_file|registers[7][1]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[4][1]~q\)) # (sinstruction_IFID(16) & ((\reg_file|registers[5][1]~q\))))) # 
-- (sinstruction_IFID(17) & (!sinstruction_IFID(16))) ) ) ) # ( !\reg_file|registers[6][1]~q\ & ( !\reg_file|registers[7][1]~q\ & ( (!sinstruction_IFID(17) & ((!sinstruction_IFID(16) & (\reg_file|registers[4][1]~q\)) # (sinstruction_IFID(16) & 
-- ((\reg_file|registers[5][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(17),
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[4][1]~q\,
	datad => \reg_file|ALT_INV_registers[5][1]~q\,
	datae => \reg_file|ALT_INV_registers[6][1]~q\,
	dataf => \reg_file|ALT_INV_registers[7][1]~q\,
	combout => \reg_file|Mux62~8_combout\);

-- Location: LABCELL_X46_Y15_N24
\reg_file|Mux62~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux62~9_combout\ = ( \reg_file|Mux62~6_combout\ & ( \reg_file|Mux62~8_combout\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|Mux62~5_combout\))) # (sinstruction_IFID(18) & (\reg_file|Mux62~7_combout\))) ) ) ) # ( 
-- !\reg_file|Mux62~6_combout\ & ( \reg_file|Mux62~8_combout\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \reg_file|Mux62~5_combout\)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|Mux62~7_combout\))) ) ) ) # ( 
-- \reg_file|Mux62~6_combout\ & ( !\reg_file|Mux62~8_combout\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|Mux62~5_combout\)))) # (sinstruction_IFID(18) & (\reg_file|Mux62~7_combout\ & (sinstruction_IFID(19)))) ) ) ) # ( 
-- !\reg_file|Mux62~6_combout\ & ( !\reg_file|Mux62~8_combout\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|Mux62~5_combout\))) # (sinstruction_IFID(18) & (\reg_file|Mux62~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux62~7_combout\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_Mux62~5_combout\,
	datae => \reg_file|ALT_INV_Mux62~6_combout\,
	dataf => \reg_file|ALT_INV_Mux62~8_combout\,
	combout => \reg_file|Mux62~9_combout\);

-- Location: LABCELL_X56_Y13_N0
\reg_file|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux62~1_combout\ = ( \reg_file|registers[25][1]~q\ & ( \reg_file|registers[29][1]~q\ & ( ((!sinstruction_IFID(18) & (\reg_file|registers[17][1]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][1]~q\)))) # (sinstruction_IFID(19)) ) ) ) # 
-- ( !\reg_file|registers[25][1]~q\ & ( \reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(18) & (\reg_file|registers[17][1]~q\ & (!sinstruction_IFID(19)))) # (sinstruction_IFID(18) & (((\reg_file|registers[21][1]~q\) # (sinstruction_IFID(19))))) ) ) ) # 
-- ( \reg_file|registers[25][1]~q\ & ( !\reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19))) # (\reg_file|registers[17][1]~q\))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19) & \reg_file|registers[21][1]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[25][1]~q\ & ( !\reg_file|registers[29][1]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18) & (\reg_file|registers[17][1]~q\)) # (sinstruction_IFID(18) & ((\reg_file|registers[21][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[17][1]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[21][1]~q\,
	datae => \reg_file|ALT_INV_registers[25][1]~q\,
	dataf => \reg_file|ALT_INV_registers[29][1]~q\,
	combout => \reg_file|Mux62~1_combout\);

-- Location: LABCELL_X51_Y12_N27
\reg_file|Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux62~2_combout\ = ( \reg_file|registers[18][1]~q\ & ( \reg_file|registers[30][1]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[22][1]~q\))) # (sinstruction_IFID(19) & (((\reg_file|registers[26][1]~q\) # 
-- (sinstruction_IFID(18))))) ) ) ) # ( !\reg_file|registers[18][1]~q\ & ( \reg_file|registers[30][1]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[22][1]~q\ & (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (((\reg_file|registers[26][1]~q\) # 
-- (sinstruction_IFID(18))))) ) ) ) # ( \reg_file|registers[18][1]~q\ & ( !\reg_file|registers[30][1]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[22][1]~q\))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18) & 
-- \reg_file|registers[26][1]~q\)))) ) ) ) # ( !\reg_file|registers[18][1]~q\ & ( !\reg_file|registers[30][1]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[22][1]~q\ & (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18) & 
-- \reg_file|registers[26][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[22][1]~q\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[26][1]~q\,
	datae => \reg_file|ALT_INV_registers[18][1]~q\,
	dataf => \reg_file|ALT_INV_registers[30][1]~q\,
	combout => \reg_file|Mux62~2_combout\);

-- Location: LABCELL_X50_Y11_N12
\reg_file|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux62~0_combout\ = ( \reg_file|registers[28][1]~q\ & ( \reg_file|registers[16][1]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[24][1]~q\)))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))) # 
-- (\reg_file|registers[20][1]~q\))) ) ) ) # ( !\reg_file|registers[28][1]~q\ & ( \reg_file|registers[16][1]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[24][1]~q\)))) # (sinstruction_IFID(18) & 
-- (\reg_file|registers[20][1]~q\ & (!sinstruction_IFID(19)))) ) ) ) # ( \reg_file|registers[28][1]~q\ & ( !\reg_file|registers[16][1]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \reg_file|registers[24][1]~q\)))) # (sinstruction_IFID(18) & 
-- (((sinstruction_IFID(19))) # (\reg_file|registers[20][1]~q\))) ) ) ) # ( !\reg_file|registers[28][1]~q\ & ( !\reg_file|registers[16][1]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \reg_file|registers[24][1]~q\)))) # (sinstruction_IFID(18) 
-- & (\reg_file|registers[20][1]~q\ & (!sinstruction_IFID(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][1]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[24][1]~q\,
	datae => \reg_file|ALT_INV_registers[28][1]~q\,
	dataf => \reg_file|ALT_INV_registers[16][1]~q\,
	combout => \reg_file|Mux62~0_combout\);

-- Location: MLABCELL_X52_Y11_N24
\reg_file|Mux62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux62~3_combout\ = ( \reg_file|registers[23][1]~q\ & ( \reg_file|registers[19][1]~q\ & ( (!sinstruction_IFID(19)) # ((!sinstruction_IFID(18) & ((\reg_file|registers[27][1]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][1]~q\))) ) ) ) 
-- # ( !\reg_file|registers[23][1]~q\ & ( \reg_file|registers[19][1]~q\ & ( (!sinstruction_IFID(18) & (((!sinstruction_IFID(19)) # (\reg_file|registers[27][1]~q\)))) # (sinstruction_IFID(18) & (\reg_file|registers[31][1]~q\ & (sinstruction_IFID(19)))) ) ) ) 
-- # ( \reg_file|registers[23][1]~q\ & ( !\reg_file|registers[19][1]~q\ & ( (!sinstruction_IFID(18) & (((sinstruction_IFID(19) & \reg_file|registers[27][1]~q\)))) # (sinstruction_IFID(18) & (((!sinstruction_IFID(19))) # (\reg_file|registers[31][1]~q\))) ) ) 
-- ) # ( !\reg_file|registers[23][1]~q\ & ( !\reg_file|registers[19][1]~q\ & ( (sinstruction_IFID(19) & ((!sinstruction_IFID(18) & ((\reg_file|registers[27][1]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[31][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => \reg_file|ALT_INV_registers[31][1]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[27][1]~q\,
	datae => \reg_file|ALT_INV_registers[23][1]~q\,
	dataf => \reg_file|ALT_INV_registers[19][1]~q\,
	combout => \reg_file|Mux62~3_combout\);

-- Location: LABCELL_X56_Y13_N54
\reg_file|Mux62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux62~4_combout\ = ( \reg_file|Mux62~0_combout\ & ( \reg_file|Mux62~3_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|Mux62~1_combout\))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16)) # 
-- (\reg_file|Mux62~2_combout\)))) ) ) ) # ( !\reg_file|Mux62~0_combout\ & ( \reg_file|Mux62~3_combout\ & ( (!sinstruction_IFID(17) & (\reg_file|Mux62~1_combout\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16)) # 
-- (\reg_file|Mux62~2_combout\)))) ) ) ) # ( \reg_file|Mux62~0_combout\ & ( !\reg_file|Mux62~3_combout\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))) # (\reg_file|Mux62~1_combout\))) # (sinstruction_IFID(17) & (((\reg_file|Mux62~2_combout\ & 
-- !sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|Mux62~0_combout\ & ( !\reg_file|Mux62~3_combout\ & ( (!sinstruction_IFID(17) & (\reg_file|Mux62~1_combout\ & ((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((\reg_file|Mux62~2_combout\ & 
-- !sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux62~1_combout\,
	datab => \reg_file|ALT_INV_Mux62~2_combout\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_Mux62~0_combout\,
	dataf => \reg_file|ALT_INV_Mux62~3_combout\,
	combout => \reg_file|Mux62~4_combout\);

-- Location: LABCELL_X56_Y15_N12
\reg_file|Mux62~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux62~10_combout\ = ( \reg_file|Mux62~4_combout\ & ( (\reg_file|Mux62~9_combout\) # (sinstruction_IFID(20)) ) ) # ( !\reg_file|Mux62~4_combout\ & ( (!sinstruction_IFID(20) & \reg_file|Mux62~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datad => \reg_file|ALT_INV_Mux62~9_combout\,
	datae => \reg_file|ALT_INV_Mux62~4_combout\,
	combout => \reg_file|Mux62~10_combout\);

-- Location: FF_X56_Y15_N17
\sreaddata2_IDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux62~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(1));

-- Location: MLABCELL_X59_Y16_N39
\alu_main|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~9_sumout\ = SUM(( \forward|Mux29~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux61~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(2))))) ) + ( \alu_main|Add0~6\ ))
-- \alu_main|Add0~10\ = CARRY(( \forward|Mux29~0_combout\ ) + ( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux61~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(2))))) ) + ( \alu_main|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata2_IDEX(2),
	datad => \forward|ALT_INV_Mux29~0_combout\,
	dataf => \forward|ALT_INV_Mux61~1_combout\,
	cin => \alu_main|Add0~6\,
	sumout => \alu_main|Add0~9_sumout\,
	cout => \alu_main|Add0~10\);

-- Location: LABCELL_X60_Y18_N36
\alu_main|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~0_combout\ = ( \alu_main|Add0~9_sumout\ & ( \alu_main|Mux0~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux0~3_combout\,
	dataf => \alu_main|ALT_INV_Add0~9_sumout\,
	combout => \alu_main|Mux2~0_combout\);

-- Location: MLABCELL_X65_Y13_N30
\alu_main|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~5_combout\ = ( \alu_main|Mux1~16_combout\ & ( \alu_main|Mux1~26_combout\ & ( \forward|Mux59~0_combout\ ) ) ) # ( !\alu_main|Mux1~16_combout\ & ( \alu_main|Mux1~26_combout\ & ( \forward|Mux58~0_combout\ ) ) ) # ( \alu_main|Mux1~16_combout\ & 
-- ( !\alu_main|Mux1~26_combout\ & ( \forward|Mux61~0_combout\ ) ) ) # ( !\alu_main|Mux1~16_combout\ & ( !\alu_main|Mux1~26_combout\ & ( \forward|Mux60~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux60~0_combout\,
	datab => \forward|ALT_INV_Mux59~0_combout\,
	datac => \forward|ALT_INV_Mux61~0_combout\,
	datad => \forward|ALT_INV_Mux58~0_combout\,
	datae => \alu_main|ALT_INV_Mux1~16_combout\,
	dataf => \alu_main|ALT_INV_Mux1~26_combout\,
	combout => \alu_main|Mux2~5_combout\);

-- Location: LABCELL_X67_Y16_N48
\alu_main|ShiftRight0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~24_combout\ = ( \forward|Mux55~0_combout\ & ( \forward|Mux56~0_combout\ & ( (!sinstruction_IFID(7) & (((sinstruction_IFID(6))) # (\forward|Mux57~0_combout\))) # (sinstruction_IFID(7) & (((!sinstruction_IFID(6)) # 
-- (\forward|Mux54~0_combout\)))) ) ) ) # ( !\forward|Mux55~0_combout\ & ( \forward|Mux56~0_combout\ & ( (!sinstruction_IFID(7) & (((sinstruction_IFID(6))) # (\forward|Mux57~0_combout\))) # (sinstruction_IFID(7) & (((\forward|Mux54~0_combout\ & 
-- sinstruction_IFID(6))))) ) ) ) # ( \forward|Mux55~0_combout\ & ( !\forward|Mux56~0_combout\ & ( (!sinstruction_IFID(7) & (\forward|Mux57~0_combout\ & ((!sinstruction_IFID(6))))) # (sinstruction_IFID(7) & (((!sinstruction_IFID(6)) # 
-- (\forward|Mux54~0_combout\)))) ) ) ) # ( !\forward|Mux55~0_combout\ & ( !\forward|Mux56~0_combout\ & ( (!sinstruction_IFID(7) & (\forward|Mux57~0_combout\ & ((!sinstruction_IFID(6))))) # (sinstruction_IFID(7) & (((\forward|Mux54~0_combout\ & 
-- sinstruction_IFID(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux57~0_combout\,
	datab => ALT_INV_sinstruction_IFID(7),
	datac => \forward|ALT_INV_Mux54~0_combout\,
	datad => ALT_INV_sinstruction_IFID(6),
	datae => \forward|ALT_INV_Mux55~0_combout\,
	dataf => \forward|ALT_INV_Mux56~0_combout\,
	combout => \alu_main|ShiftRight0~24_combout\);

-- Location: LABCELL_X64_Y18_N12
\alu_main|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~4_combout\ = ( \alu_main|ShiftRight0~25_combout\ & ( \alu_main|ShiftRight0~22_combout\ & ( (!\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~9_combout\) # ((\alu_main|ShiftRight0~24_combout\)))) # (\alu_main|Mux1~8_combout\ & 
-- (((\alu_main|ShiftRight0~23_combout\)) # (\alu_main|Mux1~9_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~25_combout\ & ( \alu_main|ShiftRight0~22_combout\ & ( (!\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~9_combout\) # 
-- ((\alu_main|ShiftRight0~24_combout\)))) # (\alu_main|Mux1~8_combout\ & (!\alu_main|Mux1~9_combout\ & ((\alu_main|ShiftRight0~23_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~25_combout\ & ( !\alu_main|ShiftRight0~22_combout\ & ( (!\alu_main|Mux1~8_combout\ 
-- & (\alu_main|Mux1~9_combout\ & (\alu_main|ShiftRight0~24_combout\))) # (\alu_main|Mux1~8_combout\ & (((\alu_main|ShiftRight0~23_combout\)) # (\alu_main|Mux1~9_combout\))) ) ) ) # ( !\alu_main|ShiftRight0~25_combout\ & ( !\alu_main|ShiftRight0~22_combout\ 
-- & ( (!\alu_main|Mux1~8_combout\ & (\alu_main|Mux1~9_combout\ & (\alu_main|ShiftRight0~24_combout\))) # (\alu_main|Mux1~8_combout\ & (!\alu_main|Mux1~9_combout\ & ((\alu_main|ShiftRight0~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~8_combout\,
	datab => \alu_main|ALT_INV_Mux1~9_combout\,
	datac => \alu_main|ALT_INV_ShiftRight0~24_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~23_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~25_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~22_combout\,
	combout => \alu_main|Mux2~4_combout\);

-- Location: LABCELL_X67_Y16_N30
\alu_main|ShiftRight1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~22_combout\ = ( \forward|Mux55~0_combout\ & ( \forward|Mux56~0_combout\ & ( (!\forward|Mux31~6_combout\ & (((!\alu_main|ShiftRight1~39_combout\)) # (\forward|Mux57~0_combout\))) # (\forward|Mux31~6_combout\ & 
-- (((\alu_main|ShiftRight1~39_combout\) # (\forward|Mux54~0_combout\)))) ) ) ) # ( !\forward|Mux55~0_combout\ & ( \forward|Mux56~0_combout\ & ( (!\forward|Mux31~6_combout\ & (\forward|Mux57~0_combout\ & ((\alu_main|ShiftRight1~39_combout\)))) # 
-- (\forward|Mux31~6_combout\ & (((\alu_main|ShiftRight1~39_combout\) # (\forward|Mux54~0_combout\)))) ) ) ) # ( \forward|Mux55~0_combout\ & ( !\forward|Mux56~0_combout\ & ( (!\forward|Mux31~6_combout\ & (((!\alu_main|ShiftRight1~39_combout\)) # 
-- (\forward|Mux57~0_combout\))) # (\forward|Mux31~6_combout\ & (((\forward|Mux54~0_combout\ & !\alu_main|ShiftRight1~39_combout\)))) ) ) ) # ( !\forward|Mux55~0_combout\ & ( !\forward|Mux56~0_combout\ & ( (!\forward|Mux31~6_combout\ & 
-- (\forward|Mux57~0_combout\ & ((\alu_main|ShiftRight1~39_combout\)))) # (\forward|Mux31~6_combout\ & (((\forward|Mux54~0_combout\ & !\alu_main|ShiftRight1~39_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux57~0_combout\,
	datab => \forward|ALT_INV_Mux31~6_combout\,
	datac => \forward|ALT_INV_Mux54~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~39_combout\,
	datae => \forward|ALT_INV_Mux55~0_combout\,
	dataf => \forward|ALT_INV_Mux56~0_combout\,
	combout => \alu_main|ShiftRight1~22_combout\);

-- Location: LABCELL_X64_Y18_N54
\alu_main|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~6_combout\ = ( \alu_main|ShiftRight1~20_combout\ & ( \alu_main|Mux1~18_combout\ & ( (!\alu_main|Mux1~19_combout\ & (\alu_main|ShiftRight1~21_combout\)) # (\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftRight1~23_combout\))) ) ) ) # ( 
-- !\alu_main|ShiftRight1~20_combout\ & ( \alu_main|Mux1~18_combout\ & ( (!\alu_main|Mux1~19_combout\ & (\alu_main|ShiftRight1~21_combout\)) # (\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftRight1~23_combout\))) ) ) ) # ( \alu_main|ShiftRight1~20_combout\ & 
-- ( !\alu_main|Mux1~18_combout\ & ( (!\alu_main|Mux1~19_combout\) # (\alu_main|ShiftRight1~22_combout\) ) ) ) # ( !\alu_main|ShiftRight1~20_combout\ & ( !\alu_main|Mux1~18_combout\ & ( (\alu_main|ShiftRight1~22_combout\ & \alu_main|Mux1~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~21_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~22_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~23_combout\,
	datad => \alu_main|ALT_INV_Mux1~19_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~20_combout\,
	dataf => \alu_main|ALT_INV_Mux1~18_combout\,
	combout => \alu_main|Mux2~6_combout\);

-- Location: LABCELL_X64_Y18_N36
\alu_main|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~7_combout\ = ( \alu_main|Mux2~6_combout\ & ( \alu_main|Mux1~13_combout\ & ( (!\alu_main|Mux1~12_combout\ & ((!\alu_main|Mux1~11_combout\ & (\alu_main|Mux2~5_combout\)) # (\alu_main|Mux1~11_combout\ & ((\alu_main|Mux2~4_combout\))))) # 
-- (\alu_main|Mux1~12_combout\ & (!\alu_main|Mux1~11_combout\)) ) ) ) # ( !\alu_main|Mux2~6_combout\ & ( \alu_main|Mux1~13_combout\ & ( (!\alu_main|Mux1~12_combout\ & ((!\alu_main|Mux1~11_combout\ & (\alu_main|Mux2~5_combout\)) # (\alu_main|Mux1~11_combout\ 
-- & ((\alu_main|Mux2~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000001010100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~12_combout\,
	datab => \alu_main|ALT_INV_Mux1~11_combout\,
	datac => \alu_main|ALT_INV_Mux2~5_combout\,
	datad => \alu_main|ALT_INV_Mux2~4_combout\,
	datae => \alu_main|ALT_INV_Mux2~6_combout\,
	dataf => \alu_main|ALT_INV_Mux1~13_combout\,
	combout => \alu_main|Mux2~7_combout\);

-- Location: MLABCELL_X65_Y19_N12
\alu_main|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~1_combout\ = ( \forward|Mux61~0_combout\ & ( !\forward|Mux29~0_combout\ & ( (\alu_main|Mux1~1_combout\ & (!\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~11_combout\)) ) ) ) # ( !\forward|Mux61~0_combout\ & ( !\forward|Mux29~0_combout\ & 
-- ( (!\alu_main|Mux1~1_combout\) # ((!\forward|Mux28~0_combout\ & \alu_main|ShiftLeft1~11_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111010000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~1_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~11_combout\,
	datae => \forward|ALT_INV_Mux61~0_combout\,
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|Mux2~1_combout\);

-- Location: LABCELL_X64_Y18_N0
\alu_main|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~2_combout\ = ( \alu_main|ShiftLeft0~7_combout\ & ( \alu_main|Mux1~2_combout\ & ( (!\alu_main|Mux1~1_combout\ & salucontrol_IDEX(3)) ) ) ) # ( \alu_main|ShiftLeft0~7_combout\ & ( !\alu_main|Mux1~2_combout\ & ( (salucontrol_IDEX(3) & 
-- \alu_main|Mux2~1_combout\) ) ) ) # ( !\alu_main|ShiftLeft0~7_combout\ & ( !\alu_main|Mux1~2_combout\ & ( (salucontrol_IDEX(3) & \alu_main|Mux2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~1_combout\,
	datac => ALT_INV_salucontrol_IDEX(3),
	datad => \alu_main|ALT_INV_Mux2~1_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft0~7_combout\,
	dataf => \alu_main|ALT_INV_Mux1~2_combout\,
	combout => \alu_main|Mux2~2_combout\);

-- Location: LABCELL_X64_Y18_N6
\alu_main|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~3_combout\ = ( \forward|Mux29~0_combout\ & ( ((!salucontrol_IDEX(1) & (\forward|Mux61~0_combout\ & !salucontrol_IDEX(3)))) # (\alu_main|Mux1~4_combout\) ) ) # ( !\forward|Mux29~0_combout\ & ( (\forward|Mux61~0_combout\ & 
-- \alu_main|Mux1~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100101111000011110010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \forward|ALT_INV_Mux61~0_combout\,
	datac => \alu_main|ALT_INV_Mux1~4_combout\,
	datad => ALT_INV_salucontrol_IDEX(3),
	dataf => \forward|ALT_INV_Mux29~0_combout\,
	combout => \alu_main|Mux2~3_combout\);

-- Location: LABCELL_X64_Y18_N42
\alu_main|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux2~8_combout\ = ( \alu_main|Mux2~2_combout\ & ( \alu_main|Mux2~3_combout\ & ( (!\alu_main|Mux1~0_combout\) # (\alu_main|Mux2~7_combout\) ) ) ) # ( !\alu_main|Mux2~2_combout\ & ( \alu_main|Mux2~3_combout\ & ( (!\alu_main|Mux1~0_combout\) # 
-- (\alu_main|Mux2~7_combout\) ) ) ) # ( \alu_main|Mux2~2_combout\ & ( !\alu_main|Mux2~3_combout\ & ( ((!\alu_main|Mux1~0_combout\ & !\alu_main|Mux1~4_combout\)) # (\alu_main|Mux2~7_combout\) ) ) ) # ( !\alu_main|Mux2~2_combout\ & ( 
-- !\alu_main|Mux2~3_combout\ & ( ((\alu_main|Mux2~0_combout\ & (!\alu_main|Mux1~0_combout\ & !\alu_main|Mux1~4_combout\))) # (\alu_main|Mux2~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100001111110011110000111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux2~0_combout\,
	datab => \alu_main|ALT_INV_Mux1~0_combout\,
	datac => \alu_main|ALT_INV_Mux2~7_combout\,
	datad => \alu_main|ALT_INV_Mux1~4_combout\,
	datae => \alu_main|ALT_INV_Mux2~2_combout\,
	dataf => \alu_main|ALT_INV_Mux2~3_combout\,
	combout => \alu_main|Mux2~8_combout\);

-- Location: LABCELL_X63_Y17_N54
\alu_main|Result[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(2) = ( \alu_main|Mux2~8_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(2)) ) ) # ( !\alu_main|Mux2~8_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux32~0_combout\,
	datac => \alu_main|ALT_INV_Result\(2),
	dataf => \alu_main|ALT_INV_Mux2~8_combout\,
	combout => \alu_main|Result\(2));

-- Location: LABCELL_X63_Y17_N15
\mux_jal|output[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[2]~2_combout\ = ( \sjal_MEMWB~q\ & ( \alu_main|Result\(2) & ( spc_MEMWB(2) ) ) ) # ( !\sjal_MEMWB~q\ & ( \alu_main|Result\(2) ) ) # ( \sjal_MEMWB~q\ & ( !\alu_main|Result\(2) & ( spc_MEMWB(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_spc_MEMWB(2),
	datae => \ALT_INV_sjal_MEMWB~q\,
	dataf => \alu_main|ALT_INV_Result\(2),
	combout => \mux_jal|output[2]~2_combout\);

-- Location: FF_X45_Y19_N5
\reg_file|registers[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[11][2]~q\);

-- Location: LABCELL_X45_Y19_N36
\reg_file|Mux61~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux61~5_combout\ = ( \reg_file|registers[8][2]~q\ & ( \reg_file|registers[9][2]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[10][2]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][2]~q\))) ) ) ) # 
-- ( !\reg_file|registers[8][2]~q\ & ( \reg_file|registers[9][2]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[10][2]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[11][2]~q\)))) ) ) ) # ( \reg_file|registers[8][2]~q\ & ( !\reg_file|registers[9][2]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[10][2]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][2]~q\)))) ) ) ) # ( !\reg_file|registers[8][2]~q\ & ( !\reg_file|registers[9][2]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & 
-- ((\reg_file|registers[10][2]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[11][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][2]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[10][2]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[8][2]~q\,
	dataf => \reg_file|ALT_INV_registers[9][2]~q\,
	combout => \reg_file|Mux61~5_combout\);

-- Location: LABCELL_X51_Y20_N48
\reg_file|Mux61~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux61~6_combout\ = ( \reg_file|registers[1][2]~q\ & ( \reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[2][2]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[3][2]~q\))) ) ) ) # ( 
-- !\reg_file|registers[1][2]~q\ & ( \reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][2]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][2]~q\)))) ) ) ) # ( \reg_file|registers[1][2]~q\ & ( !\reg_file|registers[0][2]~q\ & ( (!sinstruction_IFID(17) & (((sinstruction_IFID(16))))) # (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][2]~q\))) # 
-- (sinstruction_IFID(16) & (\reg_file|registers[3][2]~q\)))) ) ) ) # ( !\reg_file|registers[1][2]~q\ & ( !\reg_file|registers[0][2]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[2][2]~q\))) # (sinstruction_IFID(16) & 
-- (\reg_file|registers[3][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][2]~q\,
	datab => \reg_file|ALT_INV_registers[2][2]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[1][2]~q\,
	dataf => \reg_file|ALT_INV_registers[0][2]~q\,
	combout => \reg_file|Mux61~6_combout\);

-- Location: MLABCELL_X47_Y20_N33
\reg_file|Mux61~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux61~7_combout\ = ( \reg_file|registers[13][2]~q\ & ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][2]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][2]~q\)) ) ) ) # ( !\reg_file|registers[13][2]~q\ & 
-- ( sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & ((\reg_file|registers[14][2]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][2]~q\)) ) ) ) # ( \reg_file|registers[13][2]~q\ & ( !sinstruction_IFID(17) & ( (\reg_file|registers[12][2]~q\) # 
-- (sinstruction_IFID(16)) ) ) ) # ( !\reg_file|registers[13][2]~q\ & ( !sinstruction_IFID(17) & ( (!sinstruction_IFID(16) & \reg_file|registers[12][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[15][2]~q\,
	datab => ALT_INV_sinstruction_IFID(16),
	datac => \reg_file|ALT_INV_registers[14][2]~q\,
	datad => \reg_file|ALT_INV_registers[12][2]~q\,
	datae => \reg_file|ALT_INV_registers[13][2]~q\,
	dataf => ALT_INV_sinstruction_IFID(17),
	combout => \reg_file|Mux61~7_combout\);

-- Location: LABCELL_X50_Y15_N21
\reg_file|Mux61~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux61~8_combout\ = ( \reg_file|registers[4][2]~q\ & ( \reg_file|registers[7][2]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][2]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[6][2]~q\))) ) ) ) # ( !\reg_file|registers[4][2]~q\ & ( \reg_file|registers[7][2]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[5][2]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[6][2]~q\))) ) ) ) # ( \reg_file|registers[4][2]~q\ & ( !\reg_file|registers[7][2]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[5][2]~q\)))) # (sinstruction_IFID(17) & (\reg_file|registers[6][2]~q\ 
-- & ((!sinstruction_IFID(16))))) ) ) ) # ( !\reg_file|registers[4][2]~q\ & ( !\reg_file|registers[7][2]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[5][2]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (\reg_file|registers[6][2]~q\ & 
-- ((!sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][2]~q\,
	datab => \reg_file|ALT_INV_registers[5][2]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[4][2]~q\,
	dataf => \reg_file|ALT_INV_registers[7][2]~q\,
	combout => \reg_file|Mux61~8_combout\);

-- Location: LABCELL_X55_Y19_N21
\reg_file|Mux61~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux61~9_combout\ = ( \reg_file|Mux61~7_combout\ & ( \reg_file|Mux61~8_combout\ & ( ((!sinstruction_IFID(19) & ((\reg_file|Mux61~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux61~5_combout\))) # (sinstruction_IFID(18)) ) ) ) # ( 
-- !\reg_file|Mux61~7_combout\ & ( \reg_file|Mux61~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux61~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux61~5_combout\)))) # (sinstruction_IFID(18) & 
-- (!sinstruction_IFID(19))) ) ) ) # ( \reg_file|Mux61~7_combout\ & ( !\reg_file|Mux61~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux61~6_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux61~5_combout\)))) # 
-- (sinstruction_IFID(18) & (sinstruction_IFID(19))) ) ) ) # ( !\reg_file|Mux61~7_combout\ & ( !\reg_file|Mux61~8_combout\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|Mux61~6_combout\))) # (sinstruction_IFID(19) & 
-- (\reg_file|Mux61~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(18),
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux61~5_combout\,
	datad => \reg_file|ALT_INV_Mux61~6_combout\,
	datae => \reg_file|ALT_INV_Mux61~7_combout\,
	dataf => \reg_file|ALT_INV_Mux61~8_combout\,
	combout => \reg_file|Mux61~9_combout\);

-- Location: MLABCELL_X52_Y15_N21
\reg_file|Mux61~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux61~3_combout\ = ( \reg_file|registers[19][2]~q\ & ( \reg_file|registers[27][2]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & ((\reg_file|registers[23][2]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][2]~q\))) ) ) ) 
-- # ( !\reg_file|registers[19][2]~q\ & ( \reg_file|registers[27][2]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & ((\reg_file|registers[23][2]~q\)))) # (sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[31][2]~q\)))) ) ) 
-- ) # ( \reg_file|registers[19][2]~q\ & ( !\reg_file|registers[27][2]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[23][2]~q\)))) # (sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|registers[31][2]~q\))) ) ) 
-- ) # ( !\reg_file|registers[19][2]~q\ & ( !\reg_file|registers[27][2]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[23][2]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[31][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[31][2]~q\,
	datad => \reg_file|ALT_INV_registers[23][2]~q\,
	datae => \reg_file|ALT_INV_registers[19][2]~q\,
	dataf => \reg_file|ALT_INV_registers[27][2]~q\,
	combout => \reg_file|Mux61~3_combout\);

-- Location: MLABCELL_X52_Y16_N54
\reg_file|Mux61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux61~2_combout\ = ( \reg_file|registers[26][2]~q\ & ( \reg_file|registers[22][2]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[18][2]~q\) # (sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # 
-- (\reg_file|registers[30][2]~q\))) ) ) ) # ( !\reg_file|registers[26][2]~q\ & ( \reg_file|registers[22][2]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[18][2]~q\) # (sinstruction_IFID(18))))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[30][2]~q\ & (sinstruction_IFID(18)))) ) ) ) # ( \reg_file|registers[26][2]~q\ & ( !\reg_file|registers[22][2]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \reg_file|registers[18][2]~q\)))) # (sinstruction_IFID(19) & 
-- (((!sinstruction_IFID(18))) # (\reg_file|registers[30][2]~q\))) ) ) ) # ( !\reg_file|registers[26][2]~q\ & ( !\reg_file|registers[22][2]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18) & \reg_file|registers[18][2]~q\)))) # 
-- (sinstruction_IFID(19) & (\reg_file|registers[30][2]~q\ & (sinstruction_IFID(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => \reg_file|ALT_INV_registers[30][2]~q\,
	datac => ALT_INV_sinstruction_IFID(18),
	datad => \reg_file|ALT_INV_registers[18][2]~q\,
	datae => \reg_file|ALT_INV_registers[26][2]~q\,
	dataf => \reg_file|ALT_INV_registers[22][2]~q\,
	combout => \reg_file|Mux61~2_combout\);

-- Location: MLABCELL_X47_Y13_N12
\reg_file|Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux61~1_combout\ = ( \reg_file|registers[17][2]~q\ & ( \reg_file|registers[29][2]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[21][2]~q\)))) # (sinstruction_IFID(19) & (((\reg_file|registers[25][2]~q\)) # 
-- (sinstruction_IFID(18)))) ) ) ) # ( !\reg_file|registers[17][2]~q\ & ( \reg_file|registers[29][2]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|registers[21][2]~q\))) # (sinstruction_IFID(19) & (((\reg_file|registers[25][2]~q\)) # 
-- (sinstruction_IFID(18)))) ) ) ) # ( \reg_file|registers[17][2]~q\ & ( !\reg_file|registers[29][2]~q\ & ( (!sinstruction_IFID(19) & ((!sinstruction_IFID(18)) # ((\reg_file|registers[21][2]~q\)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & 
-- ((\reg_file|registers[25][2]~q\)))) ) ) ) # ( !\reg_file|registers[17][2]~q\ & ( !\reg_file|registers[29][2]~q\ & ( (!sinstruction_IFID(19) & (sinstruction_IFID(18) & (\reg_file|registers[21][2]~q\))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & 
-- ((\reg_file|registers[25][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[21][2]~q\,
	datad => \reg_file|ALT_INV_registers[25][2]~q\,
	datae => \reg_file|ALT_INV_registers[17][2]~q\,
	dataf => \reg_file|ALT_INV_registers[29][2]~q\,
	combout => \reg_file|Mux61~1_combout\);

-- Location: LABCELL_X53_Y16_N39
\reg_file|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux61~0_combout\ = ( \reg_file|registers[16][2]~q\ & ( \reg_file|registers[24][2]~q\ & ( (!sinstruction_IFID(18)) # ((!sinstruction_IFID(19) & (\reg_file|registers[20][2]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][2]~q\)))) ) ) ) 
-- # ( !\reg_file|registers[16][2]~q\ & ( \reg_file|registers[24][2]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[20][2]~q\ & ((sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((!sinstruction_IFID(18)) # (\reg_file|registers[28][2]~q\)))) ) ) 
-- ) # ( \reg_file|registers[16][2]~q\ & ( !\reg_file|registers[24][2]~q\ & ( (!sinstruction_IFID(19) & (((!sinstruction_IFID(18))) # (\reg_file|registers[20][2]~q\))) # (sinstruction_IFID(19) & (((\reg_file|registers[28][2]~q\ & sinstruction_IFID(18))))) ) 
-- ) ) # ( !\reg_file|registers[16][2]~q\ & ( !\reg_file|registers[24][2]~q\ & ( (sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[20][2]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[28][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][2]~q\,
	datab => \reg_file|ALT_INV_registers[28][2]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[16][2]~q\,
	dataf => \reg_file|ALT_INV_registers[24][2]~q\,
	combout => \reg_file|Mux61~0_combout\);

-- Location: MLABCELL_X52_Y16_N39
\reg_file|Mux61~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux61~4_combout\ = ( \reg_file|Mux61~1_combout\ & ( \reg_file|Mux61~0_combout\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|Mux61~2_combout\))) # (sinstruction_IFID(16) & (\reg_file|Mux61~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux61~1_combout\ & ( \reg_file|Mux61~0_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux61~2_combout\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|Mux61~3_combout\))) ) ) ) # ( 
-- \reg_file|Mux61~1_combout\ & ( !\reg_file|Mux61~0_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|Mux61~2_combout\)))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux61~3_combout\)))) ) ) ) # ( 
-- !\reg_file|Mux61~1_combout\ & ( !\reg_file|Mux61~0_combout\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|Mux61~2_combout\))) # (sinstruction_IFID(16) & (\reg_file|Mux61~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux61~3_combout\,
	datad => \reg_file|ALT_INV_Mux61~2_combout\,
	datae => \reg_file|ALT_INV_Mux61~1_combout\,
	dataf => \reg_file|ALT_INV_Mux61~0_combout\,
	combout => \reg_file|Mux61~4_combout\);

-- Location: LABCELL_X56_Y19_N54
\reg_file|Mux61~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux61~10_combout\ = ( \reg_file|Mux61~9_combout\ & ( \reg_file|Mux61~4_combout\ ) ) # ( !\reg_file|Mux61~9_combout\ & ( \reg_file|Mux61~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux61~9_combout\ & ( !\reg_file|Mux61~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux61~9_combout\,
	dataf => \reg_file|ALT_INV_Mux61~4_combout\,
	combout => \reg_file|Mux61~10_combout\);

-- Location: FF_X56_Y19_N38
\sreaddata2_IDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux61~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(2));

-- Location: LABCELL_X64_Y13_N6
\alu_main|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~2_combout\ = ( \forward|Mux28~0_combout\ & ( \alu_main|Add0~13_sumout\ & ( ((!salucontrol_IDEX(3) & ((salucontrol_IDEX(1)) # (\forward|Mux60~0_combout\)))) # (\alu_main|Mux1~4_combout\) ) ) ) # ( !\forward|Mux28~0_combout\ & ( 
-- \alu_main|Add0~13_sumout\ & ( (!\alu_main|Mux1~4_combout\ & (((salucontrol_IDEX(1) & !salucontrol_IDEX(3))))) # (\alu_main|Mux1~4_combout\ & (\forward|Mux60~0_combout\)) ) ) ) # ( \forward|Mux28~0_combout\ & ( !\alu_main|Add0~13_sumout\ & ( 
-- ((\forward|Mux60~0_combout\ & (!salucontrol_IDEX(1) & !salucontrol_IDEX(3)))) # (\alu_main|Mux1~4_combout\) ) ) ) # ( !\forward|Mux28~0_combout\ & ( !\alu_main|Add0~13_sumout\ & ( (\forward|Mux60~0_combout\ & \alu_main|Mux1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010000001111111100110000010101010111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux60~0_combout\,
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => ALT_INV_salucontrol_IDEX(3),
	datad => \alu_main|ALT_INV_Mux1~4_combout\,
	datae => \forward|ALT_INV_Mux28~0_combout\,
	dataf => \alu_main|ALT_INV_Add0~13_sumout\,
	combout => \alu_main|Mux3~2_combout\);

-- Location: LABCELL_X63_Y18_N48
\alu_main|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~4_combout\ = ( \forward|Mux59~0_combout\ & ( \alu_main|Mux1~16_combout\ & ( (!\alu_main|Mux1~26_combout\ & ((\forward|Mux60~0_combout\))) # (\alu_main|Mux1~26_combout\ & (\forward|Mux58~0_combout\)) ) ) ) # ( !\forward|Mux59~0_combout\ & ( 
-- \alu_main|Mux1~16_combout\ & ( (!\alu_main|Mux1~26_combout\ & ((\forward|Mux60~0_combout\))) # (\alu_main|Mux1~26_combout\ & (\forward|Mux58~0_combout\)) ) ) ) # ( \forward|Mux59~0_combout\ & ( !\alu_main|Mux1~16_combout\ & ( (!\alu_main|Mux1~26_combout\) 
-- # (\forward|Mux57~0_combout\) ) ) ) # ( !\forward|Mux59~0_combout\ & ( !\alu_main|Mux1~16_combout\ & ( (\forward|Mux57~0_combout\ & \alu_main|Mux1~26_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux58~0_combout\,
	datab => \forward|ALT_INV_Mux57~0_combout\,
	datac => \alu_main|ALT_INV_Mux1~26_combout\,
	datad => \forward|ALT_INV_Mux60~0_combout\,
	datae => \forward|ALT_INV_Mux59~0_combout\,
	dataf => \alu_main|ALT_INV_Mux1~16_combout\,
	combout => \alu_main|Mux3~4_combout\);

-- Location: MLABCELL_X65_Y13_N36
\alu_main|ShiftRight0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight0~32_combout\ = ( \forward|Mux54~0_combout\ & ( \forward|Mux53~0_combout\ & ( ((!sinstruction_IFID(6) & (\forward|Mux56~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux55~0_combout\)))) # (sinstruction_IFID(7)) ) ) ) # ( 
-- !\forward|Mux54~0_combout\ & ( \forward|Mux53~0_combout\ & ( (!sinstruction_IFID(6) & (\forward|Mux56~0_combout\ & ((!sinstruction_IFID(7))))) # (sinstruction_IFID(6) & (((sinstruction_IFID(7)) # (\forward|Mux55~0_combout\)))) ) ) ) # ( 
-- \forward|Mux54~0_combout\ & ( !\forward|Mux53~0_combout\ & ( (!sinstruction_IFID(6) & (((sinstruction_IFID(7))) # (\forward|Mux56~0_combout\))) # (sinstruction_IFID(6) & (((\forward|Mux55~0_combout\ & !sinstruction_IFID(7))))) ) ) ) # ( 
-- !\forward|Mux54~0_combout\ & ( !\forward|Mux53~0_combout\ & ( (!sinstruction_IFID(7) & ((!sinstruction_IFID(6) & (\forward|Mux56~0_combout\)) # (sinstruction_IFID(6) & ((\forward|Mux55~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux56~0_combout\,
	datab => ALT_INV_sinstruction_IFID(6),
	datac => \forward|ALT_INV_Mux55~0_combout\,
	datad => ALT_INV_sinstruction_IFID(7),
	datae => \forward|ALT_INV_Mux54~0_combout\,
	dataf => \forward|ALT_INV_Mux53~0_combout\,
	combout => \alu_main|ShiftRight0~32_combout\);

-- Location: MLABCELL_X65_Y13_N54
\alu_main|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~3_combout\ = ( \alu_main|ShiftRight0~32_combout\ & ( \alu_main|ShiftRight0~30_combout\ & ( (!\alu_main|Mux1~8_combout\) # ((!\alu_main|Mux1~9_combout\ & (\alu_main|ShiftRight0~31_combout\)) # (\alu_main|Mux1~9_combout\ & 
-- ((\alu_main|ShiftRight0~33_combout\)))) ) ) ) # ( !\alu_main|ShiftRight0~32_combout\ & ( \alu_main|ShiftRight0~30_combout\ & ( (!\alu_main|Mux1~8_combout\ & (((!\alu_main|Mux1~9_combout\)))) # (\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~9_combout\ & 
-- (\alu_main|ShiftRight0~31_combout\)) # (\alu_main|Mux1~9_combout\ & ((\alu_main|ShiftRight0~33_combout\))))) ) ) ) # ( \alu_main|ShiftRight0~32_combout\ & ( !\alu_main|ShiftRight0~30_combout\ & ( (!\alu_main|Mux1~8_combout\ & 
-- (((\alu_main|Mux1~9_combout\)))) # (\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~9_combout\ & (\alu_main|ShiftRight0~31_combout\)) # (\alu_main|Mux1~9_combout\ & ((\alu_main|ShiftRight0~33_combout\))))) ) ) ) # ( !\alu_main|ShiftRight0~32_combout\ & ( 
-- !\alu_main|ShiftRight0~30_combout\ & ( (\alu_main|Mux1~8_combout\ & ((!\alu_main|Mux1~9_combout\ & (\alu_main|ShiftRight0~31_combout\)) # (\alu_main|Mux1~9_combout\ & ((\alu_main|ShiftRight0~33_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~31_combout\,
	datab => \alu_main|ALT_INV_Mux1~8_combout\,
	datac => \alu_main|ALT_INV_Mux1~9_combout\,
	datad => \alu_main|ALT_INV_ShiftRight0~33_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~32_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~30_combout\,
	combout => \alu_main|Mux3~3_combout\);

-- Location: LABCELL_X60_Y14_N57
\alu_main|ShiftRight1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~49_combout\ = ( !\forward|Mux56~0_combout\ & ( \forward|Mux55~0_combout\ & ( (!\forward|Mux31~6_combout\ & (((\forward|Mux31~5_combout\ & !\forward|Mux31~4_combout\)) # (\alu_main|ShiftRight1~40_combout\))) ) ) ) # ( 
-- \forward|Mux56~0_combout\ & ( !\forward|Mux55~0_combout\ & ( (\forward|Mux31~6_combout\ & (((\forward|Mux31~5_combout\ & !\forward|Mux31~4_combout\)) # (\alu_main|ShiftRight1~40_combout\))) ) ) ) # ( !\forward|Mux56~0_combout\ & ( 
-- !\forward|Mux55~0_combout\ & ( ((\forward|Mux31~5_combout\ & !\forward|Mux31~4_combout\)) # (\alu_main|ShiftRight1~40_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111000100000101010100100000101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~6_combout\,
	datab => \forward|ALT_INV_Mux31~5_combout\,
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datae => \forward|ALT_INV_Mux56~0_combout\,
	dataf => \forward|ALT_INV_Mux55~0_combout\,
	combout => \alu_main|ShiftRight1~49_combout\);

-- Location: LABCELL_X60_Y17_N48
\alu_main|ShiftRight1~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~50_combout\ = ( \forward|Mux53~0_combout\ & ( (\forward|Mux54~0_combout\) # (\forward|Mux31~6_combout\) ) ) # ( !\forward|Mux53~0_combout\ & ( (!\forward|Mux31~6_combout\ & \forward|Mux54~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux31~6_combout\,
	datad => \forward|ALT_INV_Mux54~0_combout\,
	dataf => \forward|ALT_INV_Mux53~0_combout\,
	combout => \alu_main|ShiftRight1~50_combout\);

-- Location: LABCELL_X60_Y14_N45
\alu_main|ShiftRight1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftRight1~29_combout\ = ( \alu_main|ShiftRight1~49_combout\ & ( \alu_main|ShiftRight1~50_combout\ & ( (!\alu_main|ShiftRight1~40_combout\ & ((!\forward|Mux31~5_combout\) # ((\forward|Mux31~4_combout\) # (\alu_main|Result\(1))))) ) ) ) # ( 
-- !\alu_main|ShiftRight1~49_combout\ & ( \alu_main|ShiftRight1~50_combout\ ) ) # ( !\alu_main|ShiftRight1~49_combout\ & ( !\alu_main|ShiftRight1~50_combout\ & ( ((\forward|Mux31~5_combout\ & (!\alu_main|Result\(1) & !\forward|Mux31~4_combout\))) # 
-- (\alu_main|ShiftRight1~40_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011111111000000000000000011111111111111111011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux31~5_combout\,
	datab => \alu_main|ALT_INV_Result\(1),
	datac => \forward|ALT_INV_Mux31~4_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~40_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~49_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~50_combout\,
	combout => \alu_main|ShiftRight1~29_combout\);

-- Location: LABCELL_X64_Y13_N24
\alu_main|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~5_combout\ = ( \alu_main|ShiftRight1~29_combout\ & ( \alu_main|ShiftRight1~27_combout\ & ( (!\alu_main|Mux1~18_combout\) # ((!\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftRight1~28_combout\))) # (\alu_main|Mux1~19_combout\ & 
-- (\alu_main|ShiftRight1~30_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~29_combout\ & ( \alu_main|ShiftRight1~27_combout\ & ( (!\alu_main|Mux1~19_combout\ & (((!\alu_main|Mux1~18_combout\) # (\alu_main|ShiftRight1~28_combout\)))) # 
-- (\alu_main|Mux1~19_combout\ & (\alu_main|ShiftRight1~30_combout\ & (\alu_main|Mux1~18_combout\))) ) ) ) # ( \alu_main|ShiftRight1~29_combout\ & ( !\alu_main|ShiftRight1~27_combout\ & ( (!\alu_main|Mux1~19_combout\ & (((\alu_main|Mux1~18_combout\ & 
-- \alu_main|ShiftRight1~28_combout\)))) # (\alu_main|Mux1~19_combout\ & (((!\alu_main|Mux1~18_combout\)) # (\alu_main|ShiftRight1~30_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~29_combout\ & ( !\alu_main|ShiftRight1~27_combout\ & ( 
-- (\alu_main|Mux1~18_combout\ & ((!\alu_main|Mux1~19_combout\ & ((\alu_main|ShiftRight1~28_combout\))) # (\alu_main|Mux1~19_combout\ & (\alu_main|ShiftRight1~30_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~30_combout\,
	datab => \alu_main|ALT_INV_Mux1~19_combout\,
	datac => \alu_main|ALT_INV_Mux1~18_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~28_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~29_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~27_combout\,
	combout => \alu_main|Mux3~5_combout\);

-- Location: LABCELL_X64_Y13_N18
\alu_main|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~6_combout\ = ( \alu_main|Mux3~3_combout\ & ( \alu_main|Mux3~5_combout\ & ( (\alu_main|Mux1~13_combout\ & ((!\alu_main|Mux1~11_combout\ & ((\alu_main|Mux1~12_combout\) # (\alu_main|Mux3~4_combout\))) # (\alu_main|Mux1~11_combout\ & 
-- ((!\alu_main|Mux1~12_combout\))))) ) ) ) # ( !\alu_main|Mux3~3_combout\ & ( \alu_main|Mux3~5_combout\ & ( (!\alu_main|Mux1~11_combout\ & (\alu_main|Mux1~13_combout\ & ((\alu_main|Mux1~12_combout\) # (\alu_main|Mux3~4_combout\)))) ) ) ) # ( 
-- \alu_main|Mux3~3_combout\ & ( !\alu_main|Mux3~5_combout\ & ( (\alu_main|Mux1~13_combout\ & (!\alu_main|Mux1~12_combout\ & ((\alu_main|Mux3~4_combout\) # (\alu_main|Mux1~11_combout\)))) ) ) ) # ( !\alu_main|Mux3~3_combout\ & ( !\alu_main|Mux3~5_combout\ & 
-- ( (!\alu_main|Mux1~11_combout\ & (\alu_main|Mux3~4_combout\ & (\alu_main|Mux1~13_combout\ & !\alu_main|Mux1~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000001110000000000000010000010100000011100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~11_combout\,
	datab => \alu_main|ALT_INV_Mux3~4_combout\,
	datac => \alu_main|ALT_INV_Mux1~13_combout\,
	datad => \alu_main|ALT_INV_Mux1~12_combout\,
	datae => \alu_main|ALT_INV_Mux3~3_combout\,
	dataf => \alu_main|ALT_INV_Mux3~5_combout\,
	combout => \alu_main|Mux3~6_combout\);

-- Location: LABCELL_X66_Y13_N36
\alu_main|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~0_combout\ = ( \alu_main|Mux1~1_combout\ & ( \alu_main|ShiftLeft1~12_combout\ & ( (!\forward|Mux28~0_combout\ & !\forward|Mux29~0_combout\) ) ) ) # ( !\alu_main|Mux1~1_combout\ & ( \alu_main|ShiftLeft1~12_combout\ & ( 
-- (!\forward|Mux28~0_combout\ & !\forward|Mux60~0_combout\) ) ) ) # ( !\alu_main|Mux1~1_combout\ & ( !\alu_main|ShiftLeft1~12_combout\ & ( (!\forward|Mux28~0_combout\ & !\forward|Mux60~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000010001000100010001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \forward|ALT_INV_Mux60~0_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_Mux1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~12_combout\,
	combout => \alu_main|Mux3~0_combout\);

-- Location: MLABCELL_X65_Y13_N27
\alu_main|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~1_combout\ = ( \alu_main|Mux1~2_combout\ & ( \alu_main|Mux1~5_combout\ & ( (!\alu_main|Mux1~1_combout\ & \alu_main|ShiftLeft0~54_combout\) ) ) ) # ( !\alu_main|Mux1~2_combout\ & ( \alu_main|Mux1~5_combout\ & ( \alu_main|Mux3~0_combout\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~1_combout\,
	datac => \alu_main|ALT_INV_Mux3~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft0~54_combout\,
	datae => \alu_main|ALT_INV_Mux1~2_combout\,
	dataf => \alu_main|ALT_INV_Mux1~5_combout\,
	combout => \alu_main|Mux3~1_combout\);

-- Location: LABCELL_X64_Y13_N33
\alu_main|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux3~7_combout\ = ( \alu_main|Mux3~1_combout\ & ( (!\alu_main|Mux1~0_combout\) # (\alu_main|Mux3~6_combout\) ) ) # ( !\alu_main|Mux3~1_combout\ & ( ((\alu_main|Mux3~2_combout\ & !\alu_main|Mux1~0_combout\)) # (\alu_main|Mux3~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100001111001111110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux3~2_combout\,
	datac => \alu_main|ALT_INV_Mux3~6_combout\,
	datad => \alu_main|ALT_INV_Mux1~0_combout\,
	dataf => \alu_main|ALT_INV_Mux3~1_combout\,
	combout => \alu_main|Mux3~7_combout\);

-- Location: LABCELL_X61_Y17_N51
\alu_main|Result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(3) = ( \alu_main|Mux3~7_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(3)) ) ) # ( !\alu_main|Mux3~7_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux32~0_combout\,
	datac => \alu_main|ALT_INV_Result\(3),
	dataf => \alu_main|ALT_INV_Mux3~7_combout\,
	combout => \alu_main|Result\(3));

-- Location: FF_X60_Y16_N23
\salumainresult_EXMEM[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => salumainresult_EXMEM(3));

-- Location: MLABCELL_X65_Y16_N9
\forward|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux60~0_combout\ = ( \alu_main|Result\(3) & ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(3) ) ) ) # ( !\alu_main|Result\(3) & ( \forward|Mux49~5_combout\ & ( sreaddata2_IDEX(3) ) ) ) # ( \alu_main|Result\(3) & ( !\forward|Mux49~5_combout\ & ( 
-- (\forward|Mux49~6_combout\) # (salumainresult_EXMEM(3)) ) ) ) # ( !\alu_main|Result\(3) & ( !\forward|Mux49~5_combout\ & ( (salumainresult_EXMEM(3) & !\forward|Mux49~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_salumainresult_EXMEM(3),
	datac => \forward|ALT_INV_Mux49~6_combout\,
	datad => ALT_INV_sreaddata2_IDEX(3),
	datae => \alu_main|ALT_INV_Result\(3),
	dataf => \forward|ALT_INV_Mux49~5_combout\,
	combout => \forward|Mux60~0_combout\);

-- Location: MLABCELL_X65_Y16_N0
\alu_main|ShiftLeft0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~11_combout\ = ( \forward|Mux58~0_combout\ & ( \forward|Mux59~0_combout\ & ( (!sinstruction_IFID(6) & (((\forward|Mux57~0_combout\) # (sinstruction_IFID(7))))) # (sinstruction_IFID(6) & (((!sinstruction_IFID(7))) # 
-- (\forward|Mux60~0_combout\))) ) ) ) # ( !\forward|Mux58~0_combout\ & ( \forward|Mux59~0_combout\ & ( (!sinstruction_IFID(6) & (((\forward|Mux57~0_combout\) # (sinstruction_IFID(7))))) # (sinstruction_IFID(6) & (\forward|Mux60~0_combout\ & 
-- (sinstruction_IFID(7)))) ) ) ) # ( \forward|Mux58~0_combout\ & ( !\forward|Mux59~0_combout\ & ( (!sinstruction_IFID(6) & (((!sinstruction_IFID(7) & \forward|Mux57~0_combout\)))) # (sinstruction_IFID(6) & (((!sinstruction_IFID(7))) # 
-- (\forward|Mux60~0_combout\))) ) ) ) # ( !\forward|Mux58~0_combout\ & ( !\forward|Mux59~0_combout\ & ( (!sinstruction_IFID(6) & (((!sinstruction_IFID(7) & \forward|Mux57~0_combout\)))) # (sinstruction_IFID(6) & (\forward|Mux60~0_combout\ & 
-- (sinstruction_IFID(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(6),
	datab => \forward|ALT_INV_Mux60~0_combout\,
	datac => ALT_INV_sinstruction_IFID(7),
	datad => \forward|ALT_INV_Mux57~0_combout\,
	datae => \forward|ALT_INV_Mux58~0_combout\,
	dataf => \forward|ALT_INV_Mux59~0_combout\,
	combout => \alu_main|ShiftLeft0~11_combout\);

-- Location: LABCELL_X66_Y15_N36
\alu_main|ShiftLeft0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|ShiftLeft0~12_combout\ = ( \alu_main|ShiftLeft0~58_combout\ & ( (!sinstruction_IFID(9) & ((\alu_main|ShiftLeft0~11_combout\) # (sinstruction_IFID(8)))) ) ) # ( !\alu_main|ShiftLeft0~58_combout\ & ( (!sinstruction_IFID(9) & (!sinstruction_IFID(8) 
-- & \alu_main|ShiftLeft0~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => ALT_INV_sinstruction_IFID(8),
	datad => \alu_main|ALT_INV_ShiftLeft0~11_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft0~58_combout\,
	combout => \alu_main|ShiftLeft0~12_combout\);

-- Location: LABCELL_X63_Y16_N48
\alu_main|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~3_combout\ = (!\forward|Mux25~0_combout\ & !\forward|Mux57~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux25~0_combout\,
	datad => \forward|ALT_INV_Mux57~0_combout\,
	combout => \alu_main|Mux6~3_combout\);

-- Location: LABCELL_X66_Y18_N24
\alu_main|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~6_combout\ = ( \alu_main|Mux1~1_combout\ & ( \alu_main|ShiftLeft1~86_combout\ & ( (!\forward|Mux28~0_combout\ & ((!\forward|Mux29~0_combout\) # (\alu_main|ShiftLeft1~11_combout\))) ) ) ) # ( !\alu_main|Mux1~1_combout\ & ( 
-- \alu_main|ShiftLeft1~86_combout\ & ( \alu_main|Mux6~3_combout\ ) ) ) # ( \alu_main|Mux1~1_combout\ & ( !\alu_main|ShiftLeft1~86_combout\ & ( (!\forward|Mux28~0_combout\ & (\forward|Mux29~0_combout\ & \alu_main|ShiftLeft1~11_combout\)) ) ) ) # ( 
-- !\alu_main|Mux1~1_combout\ & ( !\alu_main|ShiftLeft1~86_combout\ & ( \alu_main|Mux6~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000101000110011001100111010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_Mux6~3_combout\,
	datac => \forward|ALT_INV_Mux29~0_combout\,
	datad => \alu_main|ALT_INV_ShiftLeft1~11_combout\,
	datae => \alu_main|ALT_INV_Mux1~1_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~86_combout\,
	combout => \alu_main|Mux6~6_combout\);

-- Location: LABCELL_X66_Y18_N9
\alu_main|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~7_combout\ = ( \alu_main|ShiftLeft1~7_combout\ & ( \alu_main|Mux6~6_combout\ & ( (((\alu_main|ShiftLeft0~12_combout\ & !sinstruction_IFID(10))) # (salucontrol_IDEX(2))) # (salucontrol_IDEX(1)) ) ) ) # ( !\alu_main|ShiftLeft1~7_combout\ & ( 
-- \alu_main|Mux6~6_combout\ & ( ((!salucontrol_IDEX(1) & (\alu_main|ShiftLeft0~12_combout\ & !sinstruction_IFID(10)))) # (salucontrol_IDEX(2)) ) ) ) # ( \alu_main|ShiftLeft1~7_combout\ & ( !\alu_main|Mux6~6_combout\ & ( (!salucontrol_IDEX(1) & 
-- (\alu_main|ShiftLeft0~12_combout\ & (!sinstruction_IFID(10) & !salucontrol_IDEX(2)))) ) ) ) # ( !\alu_main|ShiftLeft1~7_combout\ & ( !\alu_main|Mux6~6_combout\ & ( (!salucontrol_IDEX(1) & (\alu_main|ShiftLeft0~12_combout\ & (!sinstruction_IFID(10) & 
-- !salucontrol_IDEX(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000100000111111110111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \alu_main|ALT_INV_ShiftLeft0~12_combout\,
	datac => ALT_INV_sinstruction_IFID(10),
	datad => ALT_INV_salucontrol_IDEX(2),
	datae => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	dataf => \alu_main|ALT_INV_Mux6~6_combout\,
	combout => \alu_main|Mux6~7_combout\);

-- Location: LABCELL_X67_Y16_N15
\alu_main|Result~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~2_combout\ = ( \forward|Mux25~0_combout\ & ( \forward|Mux57~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux57~0_combout\,
	dataf => \forward|ALT_INV_Mux25~0_combout\,
	combout => \alu_main|Result~2_combout\);

-- Location: LABCELL_X67_Y16_N54
\alu_main|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~0_combout\ = ( \alu_main|ShiftRight1~23_combout\ & ( \alu_main|ShiftRight1~21_combout\ & ( (!\forward|Mux29~0_combout\ & (((\alu_main|ShiftRight1~22_combout\) # (\forward|Mux28~0_combout\)))) # (\forward|Mux29~0_combout\ & 
-- (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftRight1~16_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~23_combout\ & ( \alu_main|ShiftRight1~21_combout\ & ( (!\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\ & 
-- \alu_main|ShiftRight1~22_combout\)))) # (\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\)) # (\alu_main|ShiftRight1~16_combout\))) ) ) ) # ( \alu_main|ShiftRight1~23_combout\ & ( !\alu_main|ShiftRight1~21_combout\ & ( (!\forward|Mux29~0_combout\ 
-- & (((\alu_main|ShiftRight1~22_combout\) # (\forward|Mux28~0_combout\)))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~16_combout\ & (\forward|Mux28~0_combout\))) ) ) ) # ( !\alu_main|ShiftRight1~23_combout\ & ( !\alu_main|ShiftRight1~21_combout\ 
-- & ( (!\forward|Mux29~0_combout\ & (((!\forward|Mux28~0_combout\ & \alu_main|ShiftRight1~22_combout\)))) # (\forward|Mux29~0_combout\ & (\alu_main|ShiftRight1~16_combout\ & (\forward|Mux28~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight1~16_combout\,
	datab => \forward|ALT_INV_Mux29~0_combout\,
	datac => \forward|ALT_INV_Mux28~0_combout\,
	datad => \alu_main|ALT_INV_ShiftRight1~22_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~23_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~21_combout\,
	combout => \alu_main|Mux6~0_combout\);

-- Location: LABCELL_X64_Y18_N48
\alu_main|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~2_combout\ = ( \alu_main|ShiftRight0~18_combout\ & ( \alu_main|ShiftRight0~24_combout\ & ( (!sinstruction_IFID(9) & (((!sinstruction_IFID(8))) # (\alu_main|ShiftRight0~23_combout\))) # (sinstruction_IFID(9) & 
-- (((\alu_main|ShiftRight0~25_combout\) # (sinstruction_IFID(8))))) ) ) ) # ( !\alu_main|ShiftRight0~18_combout\ & ( \alu_main|ShiftRight0~24_combout\ & ( (!sinstruction_IFID(9) & (((!sinstruction_IFID(8))) # (\alu_main|ShiftRight0~23_combout\))) # 
-- (sinstruction_IFID(9) & (((!sinstruction_IFID(8) & \alu_main|ShiftRight0~25_combout\)))) ) ) ) # ( \alu_main|ShiftRight0~18_combout\ & ( !\alu_main|ShiftRight0~24_combout\ & ( (!sinstruction_IFID(9) & (\alu_main|ShiftRight0~23_combout\ & 
-- (sinstruction_IFID(8)))) # (sinstruction_IFID(9) & (((\alu_main|ShiftRight0~25_combout\) # (sinstruction_IFID(8))))) ) ) ) # ( !\alu_main|ShiftRight0~18_combout\ & ( !\alu_main|ShiftRight0~24_combout\ & ( (!sinstruction_IFID(9) & 
-- (\alu_main|ShiftRight0~23_combout\ & (sinstruction_IFID(8)))) # (sinstruction_IFID(9) & (((!sinstruction_IFID(8) & \alu_main|ShiftRight0~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(9),
	datab => \alu_main|ALT_INV_ShiftRight0~23_combout\,
	datac => ALT_INV_sinstruction_IFID(8),
	datad => \alu_main|ALT_INV_ShiftRight0~25_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~18_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~24_combout\,
	combout => \alu_main|Mux6~2_combout\);

-- Location: LABCELL_X63_Y16_N6
\alu_main|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~4_combout\ = ( \alu_main|Mux6~2_combout\ & ( (\alu_main|Mux4~2_combout\ & ((!\alu_main|Mux4~1_combout\) # (!\alu_main|Mux6~3_combout\))) ) ) # ( !\alu_main|Mux6~2_combout\ & ( (\alu_main|Mux4~1_combout\ & (!\alu_main|Mux6~3_combout\ & 
-- \alu_main|Mux4~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000111111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_main|ALT_INV_Mux4~1_combout\,
	datac => \alu_main|ALT_INV_Mux6~3_combout\,
	datad => \alu_main|ALT_INV_Mux4~2_combout\,
	dataf => \alu_main|ALT_INV_Mux6~2_combout\,
	combout => \alu_main|Mux6~4_combout\);

-- Location: LABCELL_X63_Y19_N21
\alu_main|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~1_combout\ = ( \alu_main|ShiftRight0~36_combout\ & ( \alu_main|ShiftRight1~33_combout\ ) ) # ( !\alu_main|ShiftRight0~36_combout\ & ( \alu_main|ShiftRight1~33_combout\ & ( (salucontrol_IDEX(1) & (((!\alu_main|Mux5~9_combout\) # 
-- (\alu_main|ShiftLeft1~2_combout\)) # (\forward|Mux27~0_combout\))) ) ) ) # ( \alu_main|ShiftRight0~36_combout\ & ( !\alu_main|ShiftRight1~33_combout\ & ( (!salucontrol_IDEX(1)) # ((!\forward|Mux27~0_combout\ & (!\alu_main|ShiftLeft1~2_combout\ & 
-- \alu_main|Mux5~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111100000001111000001111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux27~0_combout\,
	datab => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datac => ALT_INV_salucontrol_IDEX(1),
	datad => \alu_main|ALT_INV_Mux5~9_combout\,
	datae => \alu_main|ALT_INV_ShiftRight0~36_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~33_combout\,
	combout => \alu_main|Mux6~1_combout\);

-- Location: LABCELL_X62_Y16_N27
\alu_main|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~5_combout\ = ( \alu_main|Mux6~1_combout\ & ( (!\alu_main|Mux4~5_combout\ & (!\alu_main|Mux6~4_combout\ & ((!\alu_main|Mux6~0_combout\) # (!\alu_main|Mux4~3_combout\)))) ) ) # ( !\alu_main|Mux6~1_combout\ & ( (!\alu_main|Mux6~4_combout\ & 
-- ((!\alu_main|Mux6~0_combout\) # (!\alu_main|Mux4~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux6~0_combout\,
	datab => \alu_main|ALT_INV_Mux4~5_combout\,
	datac => \alu_main|ALT_INV_Mux4~3_combout\,
	datad => \alu_main|ALT_INV_Mux6~4_combout\,
	dataf => \alu_main|ALT_INV_Mux6~1_combout\,
	combout => \alu_main|Mux6~5_combout\);

-- Location: LABCELL_X60_Y17_N36
\forward|Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \forward|Mux57~1_combout\ = ( \forward|Mux49~6_combout\ & ( \alu_main|Result\(6) ) ) # ( !\forward|Mux49~6_combout\ & ( salumainresult_EXMEM(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_salumainresult_EXMEM(6),
	datad => \alu_main|ALT_INV_Result\(6),
	dataf => \forward|ALT_INV_Mux49~6_combout\,
	combout => \forward|Mux57~1_combout\);

-- Location: MLABCELL_X59_Y16_N51
\alu_main|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Add0~25_sumout\ = SUM(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux57~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(6))))) ) + ( \forward|Mux25~0_combout\ ) + ( \alu_main|Add0~22\ ))
-- \alu_main|Add0~26\ = CARRY(( !salucontrol_IDEX(2) $ (((!\forward|Mux49~5_combout\ & ((!\forward|Mux57~1_combout\))) # (\forward|Mux49~5_combout\ & (!sreaddata2_IDEX(6))))) ) + ( \forward|Mux25~0_combout\ ) + ( \alu_main|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux49~5_combout\,
	datab => ALT_INV_salucontrol_IDEX(2),
	datac => ALT_INV_sreaddata2_IDEX(6),
	datad => \forward|ALT_INV_Mux57~1_combout\,
	dataf => \forward|ALT_INV_Mux25~0_combout\,
	cin => \alu_main|Add0~22\,
	sumout => \alu_main|Add0~25_sumout\,
	cout => \alu_main|Add0~26\);

-- Location: LABCELL_X62_Y16_N0
\alu_main|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux6~8_combout\ = ( \alu_main|Mux6~5_combout\ & ( \alu_main|Add0~25_sumout\ & ( (!\alu_main|Mux4~12_combout\ & (\alu_main|Mux4~13_combout\ & ((\alu_main|Result~2_combout\)))) # (\alu_main|Mux4~12_combout\ & (((\alu_main|Mux6~7_combout\)) # 
-- (\alu_main|Mux4~13_combout\))) ) ) ) # ( !\alu_main|Mux6~5_combout\ & ( \alu_main|Add0~25_sumout\ & ( (!\alu_main|Mux4~12_combout\ & ((!\alu_main|Mux4~13_combout\) # ((\alu_main|Result~2_combout\)))) # (\alu_main|Mux4~12_combout\ & 
-- (((\alu_main|Mux6~7_combout\)) # (\alu_main|Mux4~13_combout\))) ) ) ) # ( \alu_main|Mux6~5_combout\ & ( !\alu_main|Add0~25_sumout\ & ( (!\alu_main|Mux4~12_combout\ & (\alu_main|Mux4~13_combout\ & ((\alu_main|Result~2_combout\)))) # 
-- (\alu_main|Mux4~12_combout\ & (!\alu_main|Mux4~13_combout\ & (\alu_main|Mux6~7_combout\))) ) ) ) # ( !\alu_main|Mux6~5_combout\ & ( !\alu_main|Add0~25_sumout\ & ( (!\alu_main|Mux4~12_combout\ & ((!\alu_main|Mux4~13_combout\) # 
-- ((\alu_main|Result~2_combout\)))) # (\alu_main|Mux4~12_combout\ & (!\alu_main|Mux4~13_combout\ & (\alu_main|Mux6~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101110000001000010011010011101101111110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~12_combout\,
	datab => \alu_main|ALT_INV_Mux4~13_combout\,
	datac => \alu_main|ALT_INV_Mux6~7_combout\,
	datad => \alu_main|ALT_INV_Result~2_combout\,
	datae => \alu_main|ALT_INV_Mux6~5_combout\,
	dataf => \alu_main|ALT_INV_Add0~25_sumout\,
	combout => \alu_main|Mux6~8_combout\);

-- Location: LABCELL_X62_Y16_N24
\alu_main|Result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(6) = ( \alu_main|Mux32~0_combout\ & ( \alu_main|Result\(6) ) ) # ( !\alu_main|Mux32~0_combout\ & ( \alu_main|Mux6~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux6~8_combout\,
	datad => \alu_main|ALT_INV_Result\(6),
	dataf => \alu_main|ALT_INV_Mux32~0_combout\,
	combout => \alu_main|Result\(6));

-- Location: MLABCELL_X47_Y14_N33
\mux_jal|output[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[6]~6_combout\ = ( spc_MEMWB(6) & ( \alu_main|Result\(6) ) ) # ( !spc_MEMWB(6) & ( \alu_main|Result\(6) & ( !\sjal_MEMWB~q\ ) ) ) # ( spc_MEMWB(6) & ( !\alu_main|Result\(6) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_spc_MEMWB(6),
	dataf => \alu_main|ALT_INV_Result\(6),
	combout => \mux_jal|output[6]~6_combout\);

-- Location: FF_X46_Y14_N5
\reg_file|registers[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	asdata => \mux_jal|output[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \reg_file|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[15][6]~q\);

-- Location: LABCELL_X46_Y14_N36
\reg_file|Mux57~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux57~7_combout\ = ( \reg_file|registers[13][6]~q\ & ( \reg_file|registers[12][6]~q\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|registers[14][6]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][6]~q\))) ) ) ) 
-- # ( !\reg_file|registers[13][6]~q\ & ( \reg_file|registers[12][6]~q\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[14][6]~q\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|registers[15][6]~q\))) ) ) ) 
-- # ( \reg_file|registers[13][6]~q\ & ( !\reg_file|registers[12][6]~q\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|registers[14][6]~q\)))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|registers[15][6]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[13][6]~q\ & ( !\reg_file|registers[12][6]~q\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|registers[14][6]~q\))) # (sinstruction_IFID(16) & (\reg_file|registers[15][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[15][6]~q\,
	datad => \reg_file|ALT_INV_registers[14][6]~q\,
	datae => \reg_file|ALT_INV_registers[13][6]~q\,
	dataf => \reg_file|ALT_INV_registers[12][6]~q\,
	combout => \reg_file|Mux57~7_combout\);

-- Location: LABCELL_X48_Y14_N21
\reg_file|Mux57~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux57~8_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[5][6]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[7][6]~q\) ) ) ) # ( !sinstruction_IFID(16) & ( \reg_file|registers[5][6]~q\ & ( (!sinstruction_IFID(17) & 
-- ((\reg_file|registers[4][6]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][6]~q\)) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[5][6]~q\ & ( (\reg_file|registers[7][6]~q\ & sinstruction_IFID(17)) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- !\reg_file|registers[5][6]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[4][6]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[6][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][6]~q\,
	datab => \reg_file|ALT_INV_registers[4][6]~q\,
	datac => \reg_file|ALT_INV_registers[7][6]~q\,
	datad => ALT_INV_sinstruction_IFID(17),
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[5][6]~q\,
	combout => \reg_file|Mux57~8_combout\);

-- Location: LABCELL_X48_Y18_N9
\reg_file|Mux57~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux57~6_combout\ = ( \reg_file|registers[3][6]~q\ & ( \reg_file|registers[0][6]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[1][6]~q\)))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[2][6]~q\))) ) ) ) # ( !\reg_file|registers[3][6]~q\ & ( \reg_file|registers[0][6]~q\ & ( (!sinstruction_IFID(17) & (((!sinstruction_IFID(16)) # (\reg_file|registers[1][6]~q\)))) # (sinstruction_IFID(17) & (\reg_file|registers[2][6]~q\ 
-- & ((!sinstruction_IFID(16))))) ) ) ) # ( \reg_file|registers[3][6]~q\ & ( !\reg_file|registers[0][6]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[1][6]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (((sinstruction_IFID(16))) # 
-- (\reg_file|registers[2][6]~q\))) ) ) ) # ( !\reg_file|registers[3][6]~q\ & ( !\reg_file|registers[0][6]~q\ & ( (!sinstruction_IFID(17) & (((\reg_file|registers[1][6]~q\ & sinstruction_IFID(16))))) # (sinstruction_IFID(17) & (\reg_file|registers[2][6]~q\ & 
-- ((!sinstruction_IFID(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][6]~q\,
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_registers[1][6]~q\,
	datad => ALT_INV_sinstruction_IFID(16),
	datae => \reg_file|ALT_INV_registers[3][6]~q\,
	dataf => \reg_file|ALT_INV_registers[0][6]~q\,
	combout => \reg_file|Mux57~6_combout\);

-- Location: MLABCELL_X47_Y19_N9
\reg_file|Mux57~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux57~5_combout\ = ( sinstruction_IFID(16) & ( \reg_file|registers[8][6]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][6]~q\))) # (sinstruction_IFID(17) & (\reg_file|registers[11][6]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( 
-- \reg_file|registers[8][6]~q\ & ( (!sinstruction_IFID(17)) # (\reg_file|registers[10][6]~q\) ) ) ) # ( sinstruction_IFID(16) & ( !\reg_file|registers[8][6]~q\ & ( (!sinstruction_IFID(17) & ((\reg_file|registers[9][6]~q\))) # (sinstruction_IFID(17) & 
-- (\reg_file|registers[11][6]~q\)) ) ) ) # ( !sinstruction_IFID(16) & ( !\reg_file|registers[8][6]~q\ & ( (sinstruction_IFID(17) & \reg_file|registers[10][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[11][6]~q\,
	datab => \reg_file|ALT_INV_registers[9][6]~q\,
	datac => ALT_INV_sinstruction_IFID(17),
	datad => \reg_file|ALT_INV_registers[10][6]~q\,
	datae => ALT_INV_sinstruction_IFID(16),
	dataf => \reg_file|ALT_INV_registers[8][6]~q\,
	combout => \reg_file|Mux57~5_combout\);

-- Location: LABCELL_X51_Y18_N21
\reg_file|Mux57~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux57~9_combout\ = ( \reg_file|Mux57~5_combout\ & ( sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|Mux57~8_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux57~7_combout\)) ) ) ) # ( !\reg_file|Mux57~5_combout\ & ( 
-- sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & ((\reg_file|Mux57~8_combout\))) # (sinstruction_IFID(19) & (\reg_file|Mux57~7_combout\)) ) ) ) # ( \reg_file|Mux57~5_combout\ & ( !sinstruction_IFID(18) & ( (\reg_file|Mux57~6_combout\) # 
-- (sinstruction_IFID(19)) ) ) ) # ( !\reg_file|Mux57~5_combout\ & ( !sinstruction_IFID(18) & ( (!sinstruction_IFID(19) & \reg_file|Mux57~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Mux57~7_combout\,
	datab => ALT_INV_sinstruction_IFID(19),
	datac => \reg_file|ALT_INV_Mux57~8_combout\,
	datad => \reg_file|ALT_INV_Mux57~6_combout\,
	datae => \reg_file|ALT_INV_Mux57~5_combout\,
	dataf => ALT_INV_sinstruction_IFID(18),
	combout => \reg_file|Mux57~9_combout\);

-- Location: MLABCELL_X47_Y18_N45
\reg_file|Mux57~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux57~3_combout\ = ( \reg_file|registers[31][6]~q\ & ( \reg_file|registers[23][6]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[19][6]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][6]~q\)))) # (sinstruction_IFID(18)) ) ) ) # 
-- ( !\reg_file|registers[31][6]~q\ & ( \reg_file|registers[23][6]~q\ & ( (!sinstruction_IFID(19) & (((\reg_file|registers[19][6]~q\)) # (sinstruction_IFID(18)))) # (sinstruction_IFID(19) & (!sinstruction_IFID(18) & ((\reg_file|registers[27][6]~q\)))) ) ) ) 
-- # ( \reg_file|registers[31][6]~q\ & ( !\reg_file|registers[23][6]~q\ & ( (!sinstruction_IFID(19) & (!sinstruction_IFID(18) & (\reg_file|registers[19][6]~q\))) # (sinstruction_IFID(19) & (((\reg_file|registers[27][6]~q\)) # (sinstruction_IFID(18)))) ) ) ) 
-- # ( !\reg_file|registers[31][6]~q\ & ( !\reg_file|registers[23][6]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[19][6]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[27][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(19),
	datab => ALT_INV_sinstruction_IFID(18),
	datac => \reg_file|ALT_INV_registers[19][6]~q\,
	datad => \reg_file|ALT_INV_registers[27][6]~q\,
	datae => \reg_file|ALT_INV_registers[31][6]~q\,
	dataf => \reg_file|ALT_INV_registers[23][6]~q\,
	combout => \reg_file|Mux57~3_combout\);

-- Location: LABCELL_X45_Y11_N12
\reg_file|Mux57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux57~2_combout\ = ( \reg_file|registers[30][6]~q\ & ( \reg_file|registers[22][6]~q\ & ( ((!sinstruction_IFID(19) & (\reg_file|registers[18][6]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][6]~q\)))) # (sinstruction_IFID(18)) ) ) ) # 
-- ( !\reg_file|registers[30][6]~q\ & ( \reg_file|registers[22][6]~q\ & ( (!sinstruction_IFID(19) & (((sinstruction_IFID(18))) # (\reg_file|registers[18][6]~q\))) # (sinstruction_IFID(19) & (((\reg_file|registers[26][6]~q\ & !sinstruction_IFID(18))))) ) ) ) 
-- # ( \reg_file|registers[30][6]~q\ & ( !\reg_file|registers[22][6]~q\ & ( (!sinstruction_IFID(19) & (\reg_file|registers[18][6]~q\ & ((!sinstruction_IFID(18))))) # (sinstruction_IFID(19) & (((sinstruction_IFID(18)) # (\reg_file|registers[26][6]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[30][6]~q\ & ( !\reg_file|registers[22][6]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & (\reg_file|registers[18][6]~q\)) # (sinstruction_IFID(19) & ((\reg_file|registers[26][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[18][6]~q\,
	datab => \reg_file|ALT_INV_registers[26][6]~q\,
	datac => ALT_INV_sinstruction_IFID(19),
	datad => ALT_INV_sinstruction_IFID(18),
	datae => \reg_file|ALT_INV_registers[30][6]~q\,
	dataf => \reg_file|ALT_INV_registers[22][6]~q\,
	combout => \reg_file|Mux57~2_combout\);

-- Location: MLABCELL_X47_Y14_N51
\reg_file|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux57~0_combout\ = ( sinstruction_IFID(19) & ( \reg_file|registers[24][6]~q\ & ( (!sinstruction_IFID(18)) # (\reg_file|registers[28][6]~q\) ) ) ) # ( !sinstruction_IFID(19) & ( \reg_file|registers[24][6]~q\ & ( (!sinstruction_IFID(18) & 
-- ((\reg_file|registers[16][6]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][6]~q\)) ) ) ) # ( sinstruction_IFID(19) & ( !\reg_file|registers[24][6]~q\ & ( (\reg_file|registers[28][6]~q\ & sinstruction_IFID(18)) ) ) ) # ( !sinstruction_IFID(19) 
-- & ( !\reg_file|registers[24][6]~q\ & ( (!sinstruction_IFID(18) & ((\reg_file|registers[16][6]~q\))) # (sinstruction_IFID(18) & (\reg_file|registers[20][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][6]~q\,
	datab => \reg_file|ALT_INV_registers[28][6]~q\,
	datac => \reg_file|ALT_INV_registers[16][6]~q\,
	datad => ALT_INV_sinstruction_IFID(18),
	datae => ALT_INV_sinstruction_IFID(19),
	dataf => \reg_file|ALT_INV_registers[24][6]~q\,
	combout => \reg_file|Mux57~0_combout\);

-- Location: LABCELL_X43_Y13_N9
\reg_file|Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux57~1_combout\ = ( \reg_file|registers[29][6]~q\ & ( \reg_file|registers[21][6]~q\ & ( ((!sinstruction_IFID(19) & ((\reg_file|registers[17][6]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][6]~q\))) # (sinstruction_IFID(18)) ) ) ) # 
-- ( !\reg_file|registers[29][6]~q\ & ( \reg_file|registers[21][6]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[17][6]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][6]~q\)))) # (sinstruction_IFID(18) & 
-- (((!sinstruction_IFID(19))))) ) ) ) # ( \reg_file|registers[29][6]~q\ & ( !\reg_file|registers[21][6]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & ((\reg_file|registers[17][6]~q\))) # (sinstruction_IFID(19) & 
-- (\reg_file|registers[25][6]~q\)))) # (sinstruction_IFID(18) & (((sinstruction_IFID(19))))) ) ) ) # ( !\reg_file|registers[29][6]~q\ & ( !\reg_file|registers[21][6]~q\ & ( (!sinstruction_IFID(18) & ((!sinstruction_IFID(19) & 
-- ((\reg_file|registers[17][6]~q\))) # (sinstruction_IFID(19) & (\reg_file|registers[25][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[25][6]~q\,
	datab => ALT_INV_sinstruction_IFID(18),
	datac => ALT_INV_sinstruction_IFID(19),
	datad => \reg_file|ALT_INV_registers[17][6]~q\,
	datae => \reg_file|ALT_INV_registers[29][6]~q\,
	dataf => \reg_file|ALT_INV_registers[21][6]~q\,
	combout => \reg_file|Mux57~1_combout\);

-- Location: LABCELL_X48_Y18_N30
\reg_file|Mux57~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux57~4_combout\ = ( \reg_file|Mux57~0_combout\ & ( \reg_file|Mux57~1_combout\ & ( (!sinstruction_IFID(17)) # ((!sinstruction_IFID(16) & ((\reg_file|Mux57~2_combout\))) # (sinstruction_IFID(16) & (\reg_file|Mux57~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux57~0_combout\ & ( \reg_file|Mux57~1_combout\ & ( (!sinstruction_IFID(16) & (sinstruction_IFID(17) & ((\reg_file|Mux57~2_combout\)))) # (sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux57~3_combout\)))) ) ) ) # ( 
-- \reg_file|Mux57~0_combout\ & ( !\reg_file|Mux57~1_combout\ & ( (!sinstruction_IFID(16) & ((!sinstruction_IFID(17)) # ((\reg_file|Mux57~2_combout\)))) # (sinstruction_IFID(16) & (sinstruction_IFID(17) & (\reg_file|Mux57~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux57~0_combout\ & ( !\reg_file|Mux57~1_combout\ & ( (sinstruction_IFID(17) & ((!sinstruction_IFID(16) & ((\reg_file|Mux57~2_combout\))) # (sinstruction_IFID(16) & (\reg_file|Mux57~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(16),
	datab => ALT_INV_sinstruction_IFID(17),
	datac => \reg_file|ALT_INV_Mux57~3_combout\,
	datad => \reg_file|ALT_INV_Mux57~2_combout\,
	datae => \reg_file|ALT_INV_Mux57~0_combout\,
	dataf => \reg_file|ALT_INV_Mux57~1_combout\,
	combout => \reg_file|Mux57~4_combout\);

-- Location: LABCELL_X51_Y18_N45
\reg_file|Mux57~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux57~10_combout\ = ( \reg_file|Mux57~9_combout\ & ( \reg_file|Mux57~4_combout\ ) ) # ( !\reg_file|Mux57~9_combout\ & ( \reg_file|Mux57~4_combout\ & ( sinstruction_IFID(20) ) ) ) # ( \reg_file|Mux57~9_combout\ & ( !\reg_file|Mux57~4_combout\ & ( 
-- !sinstruction_IFID(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(20),
	datae => \reg_file|ALT_INV_Mux57~9_combout\,
	dataf => \reg_file|ALT_INV_Mux57~4_combout\,
	combout => \reg_file|Mux57~10_combout\);

-- Location: FF_X51_Y18_N8
\sreaddata2_IDEX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \reg_file|Mux57~10_combout\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata2_IDEX(6));

-- Location: LABCELL_X60_Y14_N24
\alu_main|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~0_combout\ = ( \alu_main|ShiftRight1~24_combout\ & ( \alu_main|ShiftRight1~28_combout\ & ( ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~29_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~30_combout\)))) # 
-- (\forward|Mux29~0_combout\) ) ) ) # ( !\alu_main|ShiftRight1~24_combout\ & ( \alu_main|ShiftRight1~28_combout\ & ( (!\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\)) # (\alu_main|ShiftRight1~29_combout\))) # (\forward|Mux28~0_combout\ & 
-- (((\alu_main|ShiftRight1~30_combout\ & !\forward|Mux29~0_combout\)))) ) ) ) # ( \alu_main|ShiftRight1~24_combout\ & ( !\alu_main|ShiftRight1~28_combout\ & ( (!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~29_combout\ & 
-- ((!\forward|Mux29~0_combout\)))) # (\forward|Mux28~0_combout\ & (((\forward|Mux29~0_combout\) # (\alu_main|ShiftRight1~30_combout\)))) ) ) ) # ( !\alu_main|ShiftRight1~24_combout\ & ( !\alu_main|ShiftRight1~28_combout\ & ( (!\forward|Mux29~0_combout\ & 
-- ((!\forward|Mux28~0_combout\ & (\alu_main|ShiftRight1~29_combout\)) # (\forward|Mux28~0_combout\ & ((\alu_main|ShiftRight1~30_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \forward|ALT_INV_Mux28~0_combout\,
	datab => \alu_main|ALT_INV_ShiftRight1~29_combout\,
	datac => \alu_main|ALT_INV_ShiftRight1~30_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~24_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight1~28_combout\,
	combout => \alu_main|Mux7~0_combout\);

-- Location: LABCELL_X60_Y14_N6
\alu_main|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~1_combout\ = ( \alu_main|ShiftRight1~34_combout\ & ( \alu_main|ShiftRight0~37_combout\ ) ) # ( !\alu_main|ShiftRight1~34_combout\ & ( \alu_main|ShiftRight0~37_combout\ & ( (!salucontrol_IDEX(1)) # ((\alu_main|Mux5~9_combout\ & 
-- (!\alu_main|ShiftLeft1~2_combout\ & !\forward|Mux27~0_combout\))) ) ) ) # ( \alu_main|ShiftRight1~34_combout\ & ( !\alu_main|ShiftRight0~37_combout\ & ( (salucontrol_IDEX(1) & ((!\alu_main|Mux5~9_combout\) # ((\forward|Mux27~0_combout\) # 
-- (\alu_main|ShiftLeft1~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001010101010110111010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_salucontrol_IDEX(1),
	datab => \alu_main|ALT_INV_Mux5~9_combout\,
	datac => \alu_main|ALT_INV_ShiftLeft1~2_combout\,
	datad => \forward|ALT_INV_Mux27~0_combout\,
	datae => \alu_main|ALT_INV_ShiftRight1~34_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~37_combout\,
	combout => \alu_main|Mux7~1_combout\);

-- Location: LABCELL_X60_Y14_N12
\alu_main|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~3_combout\ = ( !\forward|Mux56~0_combout\ & ( !\forward|Mux24~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux24~0_combout\,
	dataf => \forward|ALT_INV_Mux56~0_combout\,
	combout => \alu_main|Mux7~3_combout\);

-- Location: LABCELL_X64_Y12_N36
\alu_main|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~2_combout\ = ( \alu_main|ShiftRight0~33_combout\ & ( \alu_main|ShiftRight0~26_combout\ & ( ((!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~32_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftRight0~31_combout\))) # 
-- (sinstruction_IFID(9)) ) ) ) # ( !\alu_main|ShiftRight0~33_combout\ & ( \alu_main|ShiftRight0~26_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~32_combout\))) # (sinstruction_IFID(8) & 
-- (\alu_main|ShiftRight0~31_combout\)))) # (sinstruction_IFID(9) & (((sinstruction_IFID(8))))) ) ) ) # ( \alu_main|ShiftRight0~33_combout\ & ( !\alu_main|ShiftRight0~26_combout\ & ( (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & 
-- ((\alu_main|ShiftRight0~32_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftRight0~31_combout\)))) # (sinstruction_IFID(9) & (((!sinstruction_IFID(8))))) ) ) ) # ( !\alu_main|ShiftRight0~33_combout\ & ( !\alu_main|ShiftRight0~26_combout\ & ( 
-- (!sinstruction_IFID(9) & ((!sinstruction_IFID(8) & ((\alu_main|ShiftRight0~32_combout\))) # (sinstruction_IFID(8) & (\alu_main|ShiftRight0~31_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_ShiftRight0~31_combout\,
	datab => ALT_INV_sinstruction_IFID(9),
	datac => \alu_main|ALT_INV_ShiftRight0~32_combout\,
	datad => ALT_INV_sinstruction_IFID(8),
	datae => \alu_main|ALT_INV_ShiftRight0~33_combout\,
	dataf => \alu_main|ALT_INV_ShiftRight0~26_combout\,
	combout => \alu_main|Mux7~2_combout\);

-- Location: LABCELL_X60_Y14_N0
\alu_main|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~4_combout\ = ( \alu_main|Mux7~2_combout\ & ( (\alu_main|Mux4~2_combout\ & ((!\alu_main|Mux4~1_combout\) # (!\alu_main|Mux7~3_combout\))) ) ) # ( !\alu_main|Mux7~2_combout\ & ( (\alu_main|Mux4~1_combout\ & (!\alu_main|Mux7~3_combout\ & 
-- \alu_main|Mux4~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~1_combout\,
	datab => \alu_main|ALT_INV_Mux7~3_combout\,
	datac => \alu_main|ALT_INV_Mux4~2_combout\,
	dataf => \alu_main|ALT_INV_Mux7~2_combout\,
	combout => \alu_main|Mux7~4_combout\);

-- Location: LABCELL_X60_Y14_N15
\alu_main|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~5_combout\ = ( \alu_main|Mux4~5_combout\ & ( (!\alu_main|Mux7~1_combout\ & (!\alu_main|Mux7~4_combout\ & ((!\alu_main|Mux7~0_combout\) # (!\alu_main|Mux4~3_combout\)))) ) ) # ( !\alu_main|Mux4~5_combout\ & ( (!\alu_main|Mux7~4_combout\ & 
-- ((!\alu_main|Mux7~0_combout\) # (!\alu_main|Mux4~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux7~0_combout\,
	datab => \alu_main|ALT_INV_Mux4~3_combout\,
	datac => \alu_main|ALT_INV_Mux7~1_combout\,
	datad => \alu_main|ALT_INV_Mux7~4_combout\,
	dataf => \alu_main|ALT_INV_Mux4~5_combout\,
	combout => \alu_main|Mux7~5_combout\);

-- Location: MLABCELL_X65_Y17_N48
\alu_main|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~6_combout\ = ( \alu_main|ShiftLeft1~12_combout\ & ( \alu_main|ShiftLeft1~82_combout\ & ( (!\alu_main|Mux1~1_combout\ & ((\alu_main|Mux7~3_combout\))) # (\alu_main|Mux1~1_combout\ & (\alu_main|Mux5~10_combout\)) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~12_combout\ & ( \alu_main|ShiftLeft1~82_combout\ & ( (!\alu_main|Mux1~1_combout\ & (((\alu_main|Mux7~3_combout\)))) # (\alu_main|Mux1~1_combout\ & (\alu_main|Mux5~10_combout\ & ((!\forward|Mux29~0_combout\)))) ) ) ) # ( 
-- \alu_main|ShiftLeft1~12_combout\ & ( !\alu_main|ShiftLeft1~82_combout\ & ( (!\alu_main|Mux1~1_combout\ & (((\alu_main|Mux7~3_combout\)))) # (\alu_main|Mux1~1_combout\ & (\alu_main|Mux5~10_combout\ & ((\forward|Mux29~0_combout\)))) ) ) ) # ( 
-- !\alu_main|ShiftLeft1~12_combout\ & ( !\alu_main|ShiftLeft1~82_combout\ & ( (!\alu_main|Mux1~1_combout\ & \alu_main|Mux7~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100001101100011011000010100001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux1~1_combout\,
	datab => \alu_main|ALT_INV_Mux5~10_combout\,
	datac => \alu_main|ALT_INV_Mux7~3_combout\,
	datad => \forward|ALT_INV_Mux29~0_combout\,
	datae => \alu_main|ALT_INV_ShiftLeft1~12_combout\,
	dataf => \alu_main|ALT_INV_ShiftLeft1~82_combout\,
	combout => \alu_main|Mux7~6_combout\);

-- Location: LABCELL_X64_Y14_N0
\alu_main|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~7_combout\ = ( \alu_main|ShiftLeft0~14_combout\ & ( \alu_main|Mux7~6_combout\ & ( ((!salucontrol_IDEX(1) & (!sinstruction_IFID(10))) # (salucontrol_IDEX(1) & ((\alu_main|ShiftLeft1~7_combout\)))) # (salucontrol_IDEX(2)) ) ) ) # ( 
-- !\alu_main|ShiftLeft0~14_combout\ & ( \alu_main|Mux7~6_combout\ & ( ((salucontrol_IDEX(1) & \alu_main|ShiftLeft1~7_combout\)) # (salucontrol_IDEX(2)) ) ) ) # ( \alu_main|ShiftLeft0~14_combout\ & ( !\alu_main|Mux7~6_combout\ & ( (!sinstruction_IFID(10) & 
-- (!salucontrol_IDEX(1) & !salucontrol_IDEX(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010000000000000000011111111111000101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(10),
	datab => ALT_INV_salucontrol_IDEX(1),
	datac => \alu_main|ALT_INV_ShiftLeft1~7_combout\,
	datad => ALT_INV_salucontrol_IDEX(2),
	datae => \alu_main|ALT_INV_ShiftLeft0~14_combout\,
	dataf => \alu_main|ALT_INV_Mux7~6_combout\,
	combout => \alu_main|Mux7~7_combout\);

-- Location: LABCELL_X60_Y14_N33
\alu_main|Result~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result~3_combout\ = ( \forward|Mux56~0_combout\ & ( \forward|Mux24~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \forward|ALT_INV_Mux24~0_combout\,
	dataf => \forward|ALT_INV_Mux56~0_combout\,
	combout => \alu_main|Result~3_combout\);

-- Location: LABCELL_X60_Y14_N18
\alu_main|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Mux7~8_combout\ = ( \alu_main|Mux7~7_combout\ & ( \alu_main|Result~3_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux7~5_combout\)) # (\alu_main|Mux4~13_combout\))) # (\alu_main|Mux4~12_combout\ & ((!\alu_main|Mux4~13_combout\) # 
-- ((\alu_main|Add0~29_sumout\)))) ) ) ) # ( !\alu_main|Mux7~7_combout\ & ( \alu_main|Result~3_combout\ & ( (!\alu_main|Mux4~12_combout\ & (((!\alu_main|Mux7~5_combout\)) # (\alu_main|Mux4~13_combout\))) # (\alu_main|Mux4~12_combout\ & 
-- (\alu_main|Mux4~13_combout\ & (\alu_main|Add0~29_sumout\))) ) ) ) # ( \alu_main|Mux7~7_combout\ & ( !\alu_main|Result~3_combout\ & ( (!\alu_main|Mux4~12_combout\ & (!\alu_main|Mux4~13_combout\ & ((!\alu_main|Mux7~5_combout\)))) # 
-- (\alu_main|Mux4~12_combout\ & ((!\alu_main|Mux4~13_combout\) # ((\alu_main|Add0~29_sumout\)))) ) ) ) # ( !\alu_main|Mux7~7_combout\ & ( !\alu_main|Result~3_combout\ & ( (!\alu_main|Mux4~12_combout\ & (!\alu_main|Mux4~13_combout\ & 
-- ((!\alu_main|Mux7~5_combout\)))) # (\alu_main|Mux4~12_combout\ & (\alu_main|Mux4~13_combout\ & (\alu_main|Add0~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100100000001110011010100010110101011001000111110111101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_main|ALT_INV_Mux4~12_combout\,
	datab => \alu_main|ALT_INV_Mux4~13_combout\,
	datac => \alu_main|ALT_INV_Add0~29_sumout\,
	datad => \alu_main|ALT_INV_Mux7~5_combout\,
	datae => \alu_main|ALT_INV_Mux7~7_combout\,
	dataf => \alu_main|ALT_INV_Result~3_combout\,
	combout => \alu_main|Mux7~8_combout\);

-- Location: LABCELL_X60_Y14_N3
\alu_main|Result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_main|Result\(7) = ( \alu_main|Mux7~8_combout\ & ( (!\alu_main|Mux32~0_combout\) # (\alu_main|Result\(7)) ) ) # ( !\alu_main|Mux7~8_combout\ & ( (\alu_main|Mux32~0_combout\ & \alu_main|Result\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_main|ALT_INV_Mux32~0_combout\,
	datad => \alu_main|ALT_INV_Result\(7),
	dataf => \alu_main|ALT_INV_Mux7~8_combout\,
	combout => \alu_main|Result\(7));

-- Location: LABCELL_X48_Y14_N3
\mux_jal|output[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jal|output[7]~7_combout\ = ( spc_MEMWB(7) & ( \alu_main|Result\(7) ) ) # ( !spc_MEMWB(7) & ( \alu_main|Result\(7) & ( !\sjal_MEMWB~q\ ) ) ) # ( spc_MEMWB(7) & ( !\alu_main|Result\(7) & ( \sjal_MEMWB~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_sjal_MEMWB~q\,
	datae => ALT_INV_spc_MEMWB(7),
	dataf => \alu_main|ALT_INV_Result\(7),
	combout => \mux_jal|output[7]~7_combout\);

-- Location: LABCELL_X46_Y18_N21
\reg_file|registers[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][7]~feeder_combout\ = ( \mux_jal|output[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \mux_jal|ALT_INV_output[7]~7_combout\,
	combout => \reg_file|registers[0][7]~feeder_combout\);

-- Location: FF_X46_Y18_N22
\reg_file|registers[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_slow_clock~inputCLKENA0_outclk\,
	d => \reg_file|registers[0][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \reg_file|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reg_file|registers[0][7]~q\);

-- Location: LABCELL_X45_Y15_N51
\reg_file|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux24~6_combout\ = ( \reg_file|registers[2][7]~q\ & ( \reg_file|registers[1][7]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))) # (\reg_file|registers[0][7]~q\))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # 
-- (\reg_file|registers[3][7]~q\)))) ) ) ) # ( !\reg_file|registers[2][7]~q\ & ( \reg_file|registers[1][7]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))) # (\reg_file|registers[0][7]~q\))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21) & 
-- \reg_file|registers[3][7]~q\)))) ) ) ) # ( \reg_file|registers[2][7]~q\ & ( !\reg_file|registers[1][7]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[0][7]~q\ & (!sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # 
-- (\reg_file|registers[3][7]~q\)))) ) ) ) # ( !\reg_file|registers[2][7]~q\ & ( !\reg_file|registers[1][7]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[0][7]~q\ & (!sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21) & 
-- \reg_file|registers[3][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[0][7]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[3][7]~q\,
	datae => \reg_file|ALT_INV_registers[2][7]~q\,
	dataf => \reg_file|ALT_INV_registers[1][7]~q\,
	combout => \reg_file|Mux24~6_combout\);

-- Location: MLABCELL_X47_Y16_N24
\reg_file|Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux24~7_combout\ = ( \reg_file|registers[15][7]~q\ & ( \reg_file|registers[13][7]~q\ & ( ((!sinstruction_IFID(22) & (\reg_file|registers[12][7]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][7]~q\)))) # (sinstruction_IFID(21)) ) ) ) # 
-- ( !\reg_file|registers[15][7]~q\ & ( \reg_file|registers[13][7]~q\ & ( (!sinstruction_IFID(22) & (((sinstruction_IFID(21))) # (\reg_file|registers[12][7]~q\))) # (sinstruction_IFID(22) & (((\reg_file|registers[14][7]~q\ & !sinstruction_IFID(21))))) ) ) ) 
-- # ( \reg_file|registers[15][7]~q\ & ( !\reg_file|registers[13][7]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[12][7]~q\ & ((!sinstruction_IFID(21))))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21)) # (\reg_file|registers[14][7]~q\)))) ) ) 
-- ) # ( !\reg_file|registers[15][7]~q\ & ( !\reg_file|registers[13][7]~q\ & ( (!sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[12][7]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[14][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[12][7]~q\,
	datab => \reg_file|ALT_INV_registers[14][7]~q\,
	datac => ALT_INV_sinstruction_IFID(22),
	datad => ALT_INV_sinstruction_IFID(21),
	datae => \reg_file|ALT_INV_registers[15][7]~q\,
	dataf => \reg_file|ALT_INV_registers[13][7]~q\,
	combout => \reg_file|Mux24~7_combout\);

-- Location: LABCELL_X43_Y18_N45
\reg_file|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux24~5_combout\ = ( sinstruction_IFID(22) & ( \reg_file|registers[11][7]~q\ & ( (sinstruction_IFID(21)) # (\reg_file|registers[10][7]~q\) ) ) ) # ( !sinstruction_IFID(22) & ( \reg_file|registers[11][7]~q\ & ( (!sinstruction_IFID(21) & 
-- (\reg_file|registers[8][7]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[9][7]~q\))) ) ) ) # ( sinstruction_IFID(22) & ( !\reg_file|registers[11][7]~q\ & ( (\reg_file|registers[10][7]~q\ & !sinstruction_IFID(21)) ) ) ) # ( !sinstruction_IFID(22) & 
-- ( !\reg_file|registers[11][7]~q\ & ( (!sinstruction_IFID(21) & (\reg_file|registers[8][7]~q\)) # (sinstruction_IFID(21) & ((\reg_file|registers[9][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[10][7]~q\,
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_registers[8][7]~q\,
	datad => \reg_file|ALT_INV_registers[9][7]~q\,
	datae => ALT_INV_sinstruction_IFID(22),
	dataf => \reg_file|ALT_INV_registers[11][7]~q\,
	combout => \reg_file|Mux24~5_combout\);

-- Location: LABCELL_X45_Y15_N15
\reg_file|Mux24~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux24~8_combout\ = ( \reg_file|registers[4][7]~q\ & ( \reg_file|registers[6][7]~q\ & ( (!sinstruction_IFID(21)) # ((!sinstruction_IFID(22) & (\reg_file|registers[5][7]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][7]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[4][7]~q\ & ( \reg_file|registers[6][7]~q\ & ( (!sinstruction_IFID(22) & (\reg_file|registers[5][7]~q\ & (sinstruction_IFID(21)))) # (sinstruction_IFID(22) & (((!sinstruction_IFID(21)) # (\reg_file|registers[7][7]~q\)))) ) ) ) # ( 
-- \reg_file|registers[4][7]~q\ & ( !\reg_file|registers[6][7]~q\ & ( (!sinstruction_IFID(22) & (((!sinstruction_IFID(21))) # (\reg_file|registers[5][7]~q\))) # (sinstruction_IFID(22) & (((sinstruction_IFID(21) & \reg_file|registers[7][7]~q\)))) ) ) ) # ( 
-- !\reg_file|registers[4][7]~q\ & ( !\reg_file|registers[6][7]~q\ & ( (sinstruction_IFID(21) & ((!sinstruction_IFID(22) & (\reg_file|registers[5][7]~q\)) # (sinstruction_IFID(22) & ((\reg_file|registers[7][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => \reg_file|ALT_INV_registers[5][7]~q\,
	datac => ALT_INV_sinstruction_IFID(21),
	datad => \reg_file|ALT_INV_registers[7][7]~q\,
	datae => \reg_file|ALT_INV_registers[4][7]~q\,
	dataf => \reg_file|ALT_INV_registers[6][7]~q\,
	combout => \reg_file|Mux24~8_combout\);

-- Location: LABCELL_X55_Y18_N9
\reg_file|Mux24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux24~9_combout\ = ( \reg_file|Mux24~5_combout\ & ( \reg_file|Mux24~8_combout\ & ( (!sinstruction_IFID(24) & (((\reg_file|Mux24~6_combout\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # 
-- ((\reg_file|Mux24~7_combout\)))) ) ) ) # ( !\reg_file|Mux24~5_combout\ & ( \reg_file|Mux24~8_combout\ & ( (!sinstruction_IFID(24) & (((\reg_file|Mux24~6_combout\)) # (sinstruction_IFID(23)))) # (sinstruction_IFID(24) & (sinstruction_IFID(23) & 
-- ((\reg_file|Mux24~7_combout\)))) ) ) ) # ( \reg_file|Mux24~5_combout\ & ( !\reg_file|Mux24~8_combout\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & (\reg_file|Mux24~6_combout\))) # (sinstruction_IFID(24) & ((!sinstruction_IFID(23)) # 
-- ((\reg_file|Mux24~7_combout\)))) ) ) ) # ( !\reg_file|Mux24~5_combout\ & ( !\reg_file|Mux24~8_combout\ & ( (!sinstruction_IFID(24) & (!sinstruction_IFID(23) & (\reg_file|Mux24~6_combout\))) # (sinstruction_IFID(24) & (sinstruction_IFID(23) & 
-- ((\reg_file|Mux24~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(24),
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_Mux24~6_combout\,
	datad => \reg_file|ALT_INV_Mux24~7_combout\,
	datae => \reg_file|ALT_INV_Mux24~5_combout\,
	dataf => \reg_file|ALT_INV_Mux24~8_combout\,
	combout => \reg_file|Mux24~9_combout\);

-- Location: MLABCELL_X47_Y18_N12
\reg_file|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux24~3_combout\ = ( \reg_file|registers[27][7]~q\ & ( \reg_file|registers[19][7]~q\ & ( (!sinstruction_IFID(23)) # ((!sinstruction_IFID(24) & ((\reg_file|registers[23][7]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[31][7]~q\))) ) ) ) 
-- # ( !\reg_file|registers[27][7]~q\ & ( \reg_file|registers[19][7]~q\ & ( (!sinstruction_IFID(23) & (((!sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & ((\reg_file|registers[23][7]~q\))) # (sinstruction_IFID(24) & 
-- (\reg_file|registers[31][7]~q\)))) ) ) ) # ( \reg_file|registers[27][7]~q\ & ( !\reg_file|registers[19][7]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24))))) # (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[23][7]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[31][7]~q\)))) ) ) ) # ( !\reg_file|registers[27][7]~q\ & ( !\reg_file|registers[19][7]~q\ & ( (sinstruction_IFID(23) & ((!sinstruction_IFID(24) & 
-- ((\reg_file|registers[23][7]~q\))) # (sinstruction_IFID(24) & (\reg_file|registers[31][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(23),
	datab => \reg_file|ALT_INV_registers[31][7]~q\,
	datac => ALT_INV_sinstruction_IFID(24),
	datad => \reg_file|ALT_INV_registers[23][7]~q\,
	datae => \reg_file|ALT_INV_registers[27][7]~q\,
	dataf => \reg_file|ALT_INV_registers[19][7]~q\,
	combout => \reg_file|Mux24~3_combout\);

-- Location: LABCELL_X46_Y12_N15
\reg_file|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux24~2_combout\ = ( sinstruction_IFID(24) & ( \reg_file|registers[30][7]~q\ & ( (sinstruction_IFID(23)) # (\reg_file|registers[26][7]~q\) ) ) ) # ( !sinstruction_IFID(24) & ( \reg_file|registers[30][7]~q\ & ( (!sinstruction_IFID(23) & 
-- ((\reg_file|registers[18][7]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[22][7]~q\)) ) ) ) # ( sinstruction_IFID(24) & ( !\reg_file|registers[30][7]~q\ & ( (\reg_file|registers[26][7]~q\ & !sinstruction_IFID(23)) ) ) ) # ( !sinstruction_IFID(24) 
-- & ( !\reg_file|registers[30][7]~q\ & ( (!sinstruction_IFID(23) & ((\reg_file|registers[18][7]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[22][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[26][7]~q\,
	datab => \reg_file|ALT_INV_registers[22][7]~q\,
	datac => \reg_file|ALT_INV_registers[18][7]~q\,
	datad => ALT_INV_sinstruction_IFID(23),
	datae => ALT_INV_sinstruction_IFID(24),
	dataf => \reg_file|ALT_INV_registers[30][7]~q\,
	combout => \reg_file|Mux24~2_combout\);

-- Location: LABCELL_X51_Y14_N33
\reg_file|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux24~0_combout\ = ( sinstruction_IFID(23) & ( \reg_file|registers[28][7]~q\ & ( (sinstruction_IFID(24)) # (\reg_file|registers[20][7]~q\) ) ) ) # ( !sinstruction_IFID(23) & ( \reg_file|registers[28][7]~q\ & ( (!sinstruction_IFID(24) & 
-- (\reg_file|registers[16][7]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[24][7]~q\))) ) ) ) # ( sinstruction_IFID(23) & ( !\reg_file|registers[28][7]~q\ & ( (\reg_file|registers[20][7]~q\ & !sinstruction_IFID(24)) ) ) ) # ( !sinstruction_IFID(23) 
-- & ( !\reg_file|registers[28][7]~q\ & ( (!sinstruction_IFID(24) & (\reg_file|registers[16][7]~q\)) # (sinstruction_IFID(24) & ((\reg_file|registers[24][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[20][7]~q\,
	datab => \reg_file|ALT_INV_registers[16][7]~q\,
	datac => \reg_file|ALT_INV_registers[24][7]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => ALT_INV_sinstruction_IFID(23),
	dataf => \reg_file|ALT_INV_registers[28][7]~q\,
	combout => \reg_file|Mux24~0_combout\);

-- Location: MLABCELL_X47_Y13_N36
\reg_file|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux24~1_combout\ = ( \reg_file|registers[29][7]~q\ & ( \reg_file|registers[25][7]~q\ & ( ((!sinstruction_IFID(23) & ((\reg_file|registers[17][7]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][7]~q\))) # (sinstruction_IFID(24)) ) ) ) # 
-- ( !\reg_file|registers[29][7]~q\ & ( \reg_file|registers[25][7]~q\ & ( (!sinstruction_IFID(23) & (((sinstruction_IFID(24)) # (\reg_file|registers[17][7]~q\)))) # (sinstruction_IFID(23) & (\reg_file|registers[21][7]~q\ & ((!sinstruction_IFID(24))))) ) ) ) 
-- # ( \reg_file|registers[29][7]~q\ & ( !\reg_file|registers[25][7]~q\ & ( (!sinstruction_IFID(23) & (((\reg_file|registers[17][7]~q\ & !sinstruction_IFID(24))))) # (sinstruction_IFID(23) & (((sinstruction_IFID(24))) # (\reg_file|registers[21][7]~q\))) ) ) 
-- ) # ( !\reg_file|registers[29][7]~q\ & ( !\reg_file|registers[25][7]~q\ & ( (!sinstruction_IFID(24) & ((!sinstruction_IFID(23) & ((\reg_file|registers[17][7]~q\))) # (sinstruction_IFID(23) & (\reg_file|registers[21][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[21][7]~q\,
	datab => ALT_INV_sinstruction_IFID(23),
	datac => \reg_file|ALT_INV_registers[17][7]~q\,
	datad => ALT_INV_sinstruction_IFID(24),
	datae => \reg_file|ALT_INV_registers[29][7]~q\,
	dataf => \reg_file|ALT_INV_registers[25][7]~q\,
	combout => \reg_file|Mux24~1_combout\);

-- Location: LABCELL_X51_Y18_N36
\reg_file|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux24~4_combout\ = ( \reg_file|Mux24~0_combout\ & ( \reg_file|Mux24~1_combout\ & ( (!sinstruction_IFID(22)) # ((!sinstruction_IFID(21) & ((\reg_file|Mux24~2_combout\))) # (sinstruction_IFID(21) & (\reg_file|Mux24~3_combout\))) ) ) ) # ( 
-- !\reg_file|Mux24~0_combout\ & ( \reg_file|Mux24~1_combout\ & ( (!sinstruction_IFID(22) & (sinstruction_IFID(21))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux24~2_combout\))) # (sinstruction_IFID(21) & 
-- (\reg_file|Mux24~3_combout\)))) ) ) ) # ( \reg_file|Mux24~0_combout\ & ( !\reg_file|Mux24~1_combout\ & ( (!sinstruction_IFID(22) & (!sinstruction_IFID(21))) # (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux24~2_combout\))) # 
-- (sinstruction_IFID(21) & (\reg_file|Mux24~3_combout\)))) ) ) ) # ( !\reg_file|Mux24~0_combout\ & ( !\reg_file|Mux24~1_combout\ & ( (sinstruction_IFID(22) & ((!sinstruction_IFID(21) & ((\reg_file|Mux24~2_combout\))) # (sinstruction_IFID(21) & 
-- (\reg_file|Mux24~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(22),
	datab => ALT_INV_sinstruction_IFID(21),
	datac => \reg_file|ALT_INV_Mux24~3_combout\,
	datad => \reg_file|ALT_INV_Mux24~2_combout\,
	datae => \reg_file|ALT_INV_Mux24~0_combout\,
	dataf => \reg_file|ALT_INV_Mux24~1_combout\,
	combout => \reg_file|Mux24~4_combout\);

-- Location: LABCELL_X55_Y18_N12
\reg_file|Mux24~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Mux24~10_combout\ = ( \reg_file|Mux24~4_combout\ & ( (\reg_file|Mux24~9_combout\) # (sinstruction_IFID(25)) ) ) # ( !\reg_file|Mux24~4_combout\ & ( (!sinstruction_IFID(25) & \reg_file|Mux24~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sinstruction_IFID(25),
	datad => \reg_file|ALT_INV_Mux24~9_combout\,
	dataf => \reg_file|ALT_INV_Mux24~4_combout\,
	combout => \reg_file|Mux24~10_combout\);

-- Location: LABCELL_X55_Y18_N57
\sreaddata1_IDEX[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sreaddata1_IDEX[7]~feeder_combout\ = ( \reg_file|Mux24~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \reg_file|ALT_INV_Mux24~10_combout\,
	combout => \sreaddata1_IDEX[7]~feeder_combout\);

-- Location: FF_X55_Y18_N59
\sreaddata1_IDEX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \sreaddata1_IDEX[7]~feeder_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sreaddata1_IDEX(7));

-- Location: FF_X59_Y19_N14
\pc_mips|pc_output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[7]~7_combout\,
	asdata => sreaddata1_IDEX(7),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(7));

-- Location: FF_X56_Y16_N8
\sinstruction_IFID[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(4),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(4));

-- Location: LABCELL_X62_Y12_N57
\mux_jr|output[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[6]~6_combout\ = ( \Add1~17_sumout\ & ( (spc_IDEX(6)) # (\reset_stages~combout\) ) ) # ( !\Add1~17_sumout\ & ( (!\reset_stages~combout\ & spc_IDEX(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datac => ALT_INV_spc_IDEX(6),
	dataf => \ALT_INV_Add1~17_sumout\,
	combout => \mux_jr|output[6]~6_combout\);

-- Location: FF_X62_Y12_N59
\pc_mips|pc_output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[6]~6_combout\,
	asdata => sreaddata1_IDEX(6),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(6));

-- Location: FF_X57_Y14_N11
\sinstruction_IFID[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(3),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(3));

-- Location: LABCELL_X63_Y13_N24
\mux_jr|output[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[5]~5_combout\ = ( \Add1~13_sumout\ & ( (spc_IDEX(5)) # (\reset_stages~combout\) ) ) # ( !\Add1~13_sumout\ & ( (!\reset_stages~combout\ & spc_IDEX(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datab => ALT_INV_spc_IDEX(5),
	dataf => \ALT_INV_Add1~13_sumout\,
	combout => \mux_jr|output[5]~5_combout\);

-- Location: FF_X63_Y13_N26
\pc_mips|pc_output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[5]~5_combout\,
	asdata => sreaddata1_IDEX(5),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(5));

-- Location: FF_X59_Y12_N29
\sinstruction_IFID[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(2),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(2));

-- Location: MLABCELL_X59_Y19_N54
\mux_jr|output[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[4]~4_combout\ = ( \Add1~9_sumout\ & ( \reset_stages~combout\ ) ) # ( \Add1~9_sumout\ & ( !\reset_stages~combout\ & ( spc_IDEX(4) ) ) ) # ( !\Add1~9_sumout\ & ( !\reset_stages~combout\ & ( spc_IDEX(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_spc_IDEX(4),
	datae => \ALT_INV_Add1~9_sumout\,
	dataf => \ALT_INV_reset_stages~combout\,
	combout => \mux_jr|output[4]~4_combout\);

-- Location: FF_X59_Y19_N56
\pc_mips|pc_output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[4]~4_combout\,
	asdata => sreaddata1_IDEX(4),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(4));

-- Location: FF_X59_Y13_N5
\sinstruction_IFID[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(1),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(1));

-- Location: MLABCELL_X59_Y19_N24
\mux_jr|output[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[3]~3_combout\ = ( \reset_stages~combout\ & ( \Add1~5_sumout\ ) ) # ( !\reset_stages~combout\ & ( spc_IDEX(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add1~5_sumout\,
	datad => ALT_INV_spc_IDEX(3),
	dataf => \ALT_INV_reset_stages~combout\,
	combout => \mux_jr|output[3]~3_combout\);

-- Location: FF_X59_Y19_N26
\pc_mips|pc_output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[3]~3_combout\,
	asdata => sreaddata1_IDEX(3),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(3));

-- Location: FF_X51_Y16_N35
\sinstruction_IFID[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(28),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(28));

-- Location: LABCELL_X60_Y12_N54
\control|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux6~0_combout\ = ( \salucontrol_IDEX~0_combout\ & ( (sinstruction_IFID(28) & (!sinstruction_IFID(27) & (!sinstruction_IFID(26) & !sinstruction_IFID(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(28),
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(26),
	datad => ALT_INV_sinstruction_IFID(29),
	dataf => \ALT_INV_salucontrol_IDEX~0_combout\,
	combout => \control|Mux6~0_combout\);

-- Location: FF_X60_Y12_N55
sbeq_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux6~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sbeq_IDEX~q\);

-- Location: FF_X60_Y16_N47
sbeq_EXMEM : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \sbeq_IDEX~q\,
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sbeq_EXMEM~q\);

-- Location: LABCELL_X60_Y16_N51
reset_stages : cyclonev_lcell_comb
-- Equation(s):
-- \reset_stages~combout\ = ( \sbne_EXMEM~q\ & ( \alu_main|Equal0~6_combout\ & ( (\sbeq_EXMEM~q\) # (\sjump_IDEX~q\) ) ) ) # ( !\sbne_EXMEM~q\ & ( \alu_main|Equal0~6_combout\ & ( (\sbeq_EXMEM~q\) # (\sjump_IDEX~q\) ) ) ) # ( \sbne_EXMEM~q\ & ( 
-- !\alu_main|Equal0~6_combout\ ) ) # ( !\sbne_EXMEM~q\ & ( !\alu_main|Equal0~6_combout\ & ( \sjump_IDEX~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sjump_IDEX~q\,
	datab => \ALT_INV_sbeq_EXMEM~q\,
	datae => \ALT_INV_sbne_EXMEM~q\,
	dataf => \alu_main|ALT_INV_Equal0~6_combout\,
	combout => \reset_stages~combout\);

-- Location: LABCELL_X62_Y12_N3
\mux_jr|output[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[2]~2_combout\ = ( spc_IDEX(2) & ( (!\reset_stages~combout\) # (\Add1~1_sumout\) ) ) # ( !spc_IDEX(2) & ( (\reset_stages~combout\ & \Add1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_reset_stages~combout\,
	datad => \ALT_INV_Add1~1_sumout\,
	dataf => ALT_INV_spc_IDEX(2),
	combout => \mux_jr|output[2]~2_combout\);

-- Location: FF_X62_Y12_N5
\pc_mips|pc_output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[2]~2_combout\,
	asdata => sreaddata1_IDEX(2),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(2));

-- Location: FF_X51_Y16_N26
\sinstruction_IFID[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \rom|altsyncram_component|auto_generated|q_a\(29),
	sclr => \reset_stages~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sinstruction_IFID(29));

-- Location: LABCELL_X60_Y12_N48
\control|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Mux3~0_combout\ = ( \salucontrol_IDEX~0_combout\ & ( (!sinstruction_IFID(29) & (sinstruction_IFID(27) & !sinstruction_IFID(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sinstruction_IFID(29),
	datab => ALT_INV_sinstruction_IFID(27),
	datac => ALT_INV_sinstruction_IFID(28),
	dataf => \ALT_INV_salucontrol_IDEX~0_combout\,
	combout => \control|Mux3~0_combout\);

-- Location: FF_X60_Y12_N50
sjump_IDEX : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \control|Mux3~0_combout\,
	sclr => \reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sjump_IDEX~q\);

-- Location: LABCELL_X61_Y20_N24
\mux_jr|output[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \mux_jr|output[0]~0_combout\ = ( spc_IDEX(0) & ( (!\sjump_IDEX~q\) # (spc_IFID(0)) ) ) # ( !spc_IDEX(0) & ( (\sjump_IDEX~q\ & spc_IFID(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sjump_IDEX~q\,
	datac => ALT_INV_spc_IFID(0),
	dataf => ALT_INV_spc_IDEX(0),
	combout => \mux_jr|output[0]~0_combout\);

-- Location: FF_X61_Y20_N26
\pc_mips|pc_output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \mux_jr|output[0]~0_combout\,
	asdata => sreaddata1_IDEX(0),
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \sjr_IDEX~q\,
	ena => \pc_mips|pc_output[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc_mips|pc_output\(0));

-- Location: FF_X61_Y16_N35
\main_alu_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(0),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[0]~reg0_q\);

-- Location: FF_X60_Y14_N29
\main_alu_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(1),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[1]~reg0_q\);

-- Location: FF_X63_Y16_N32
\main_alu_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(2),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[2]~reg0_q\);

-- Location: FF_X60_Y18_N52
\main_alu_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(3),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[3]~reg0_q\);

-- Location: FF_X65_Y16_N4
\main_alu_out[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(4),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[4]~reg0_q\);

-- Location: FF_X66_Y16_N52
\main_alu_out[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(5),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[5]~reg0_q\);

-- Location: FF_X61_Y16_N1
\main_alu_out[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(6),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[6]~reg0_q\);

-- Location: FF_X60_Y14_N10
\main_alu_out[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(7),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[7]~reg0_q\);

-- Location: FF_X62_Y16_N16
\main_alu_out[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(8),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[8]~reg0_q\);

-- Location: FF_X61_Y16_N4
\main_alu_out[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(9),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[9]~reg0_q\);

-- Location: FF_X61_Y16_N28
\main_alu_out[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_main|Result\(10),
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[10]~reg0_q\);

-- Location: FF_X56_Y16_N4
\main_alu_out[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(11),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[11]~reg0_q\);

-- Location: FF_X60_Y15_N28
\main_alu_out[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(12),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[12]~reg0_q\);

-- Location: FF_X60_Y15_N55
\main_alu_out[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_main|Result\(13),
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[13]~reg0_q\);

-- Location: FF_X60_Y15_N19
\main_alu_out[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_main|Result\(14),
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[14]~reg0_q\);

-- Location: FF_X60_Y15_N10
\main_alu_out[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_main|Result\(15),
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[15]~reg0_q\);

-- Location: FF_X62_Y16_N40
\main_alu_out[16]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(16),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[16]~reg0_q\);

-- Location: FF_X60_Y15_N47
\main_alu_out[17]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_main|Result\(17),
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[17]~reg0_q\);

-- Location: FF_X60_Y18_N10
\main_alu_out[18]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(18),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[18]~reg0_q\);

-- Location: FF_X60_Y18_N14
\main_alu_out[19]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(19),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[19]~reg0_q\);

-- Location: FF_X61_Y15_N22
\main_alu_out[20]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(20),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[20]~reg0_q\);

-- Location: FF_X61_Y15_N13
\main_alu_out[21]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(21),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[21]~reg0_q\);

-- Location: FF_X61_Y15_N10
\main_alu_out[22]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(22),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[22]~reg0_q\);

-- Location: FF_X61_Y15_N4
\main_alu_out[23]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_main|Result\(23),
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[23]~reg0_q\);

-- Location: FF_X61_Y16_N14
\main_alu_out[24]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(24),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[24]~reg0_q\);

-- Location: FF_X61_Y16_N40
\main_alu_out[25]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_main|Result\(25),
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[25]~reg0_q\);

-- Location: FF_X61_Y16_N10
\main_alu_out[26]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(26),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[26]~reg0_q\);

-- Location: FF_X60_Y17_N44
\main_alu_out[27]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(27),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[27]~reg0_q\);

-- Location: FF_X61_Y16_N37
\main_alu_out[28]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \alu_main|Result\(28),
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[28]~reg0_q\);

-- Location: FF_X61_Y16_N22
\main_alu_out[29]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(29),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[29]~reg0_q\);

-- Location: FF_X59_Y18_N34
\main_alu_out[30]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(30),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[30]~reg0_q\);

-- Location: FF_X61_Y15_N40
\main_alu_out[31]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \alu_main|Result\(31),
	sload => VCC,
	ena => \ALT_INV_reset_stages~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \main_alu_out[31]~reg0_q\);

-- Location: IOIBUF_X89_Y37_N4
\fast_clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fast_clock,
	o => \fast_clock~input_o\);

-- Location: LABCELL_X11_Y75_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


