Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug  3 22:58:08 2021
| Host         : LAPTOP-0FSA8U4L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[65]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[66]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[67]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[68]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[76]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[100]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[101]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[102]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[103]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[104]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[105]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[106]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[107]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[108]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[109]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[110]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[111]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[112]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[113]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[114]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[115]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[116]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[117]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[118]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[119]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[120]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[121]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[122]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[123]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[124]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[125]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[126]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[127]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[128]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[141]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[143]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[144]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[145]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[146]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[147]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[155]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[156]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[157]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[158]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[159]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[160]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[161]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[69]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[70]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[71]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[72]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[73]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[74]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[75]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[76]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[77]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[78]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[79]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[80]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[81]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[82]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[83]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[84]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[85]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[86]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[87]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[88]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[89]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[90]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[91]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[92]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[93]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[94]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[95]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[96]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[97]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[98]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[99]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[32]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[33]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[34]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[35]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[36]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[45]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[46]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[47]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[48]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[49]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[50]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[51]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[52]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[53]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[54]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[55]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[56]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[57]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[58]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[59]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[60]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[61]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[62]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[103]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[104]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[105]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[106]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[107]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[108]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[109]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[110]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[111]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[112]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[113]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[114]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[115]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[116]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[117]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[118]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[119]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[120]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[121]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[122]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[123]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[124]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[125]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[126]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[127]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[128]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[129]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[130]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[131]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[132]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[133]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[134]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[136]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[137]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[138]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[139]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[140]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[141]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[65]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[66]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[67]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[68]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[69]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/forward/ALUSrcA_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/forward/ALUSrcA_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/forward/ALUSrcB_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/forward/ALUSrcB_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_r/RxD_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_r/RxD_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_r/RxD_data_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_r/RxD_data_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_r/RxD_data_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_r/RxD_data_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_r/RxD_data_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_r/RxD_data_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_receiver_busy_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 81 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.426        0.000                      0                12235        0.052        0.000                      0                12219        7.000        0.000                       0                  7082  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_11M0592                                                                                 {0.000 45.211}     90.422          11.059          
clk_25/inst/clk_in1                                                                         {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          
clk_50M                                                                                     {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25/inst/clk_in1                                                                                                                                                                                                                           7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             23.800        0.000                      0                10776        0.052        0.000                      0                10776       18.870        0.000                       0                  6400  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.408        0.000                       0                     3  
clk_50M                                                                                          11.705        0.000                      0                  296        0.075        0.000                      0                  296        9.500        0.000                       0                   195  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.297        0.000                      0                  928        0.096        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50M                                                                                     clk_out1_clk_wiz_0                                                                                1.426        0.000                      0                 1921        0.722        0.000                      0                 1921  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.963        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_50M                                                                                          13.431        0.000                      0                  167        0.061        0.000                      0                  167  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       38.972        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               37.589        0.000                      0                   91        0.371        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.922        0.000                      0                  100        0.320        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25/inst/clk_in1
  To Clock:  clk_25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.800ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][257]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.815ns  (logic 2.343ns (14.815%)  route 13.472ns (85.185%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 41.277 - 40.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     5.729    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.834 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583     6.417    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.522 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916     7.438    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710     8.253    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105     8.358 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805     9.163    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105     9.268 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494     9.762    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105     9.867 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    10.490    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    10.595 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    11.094    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    11.199 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    11.654    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    11.759 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    12.336    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.417 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.968    14.385    cpu/DataRoad/pc/en
    SLICE_X88Y140        LUT5 (Prop_lut5_I3_O)        0.105    14.490 r  cpu/DataRoad/pc/physical_pc[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.600    15.090    cpu/DataRoad/pc/new_pc_branch[3]
    SLICE_X91Y140        LUT3 (Prop_lut3_I2_O)        0.126    15.216 r  cpu/DataRoad/pc/physical_pc[1]_INST_0/O
                         net (fo=1, routed)           0.661    15.877    cpu/DataRoad/ID_EX/physical_pc[1]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.289    16.166 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_19/O
                         net (fo=3, routed)           1.035    17.200    u_ila_0/inst/ila_core_inst/probe8[1]
    SLICE_X88Y124        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][257]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.275    41.277    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y124        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][257]_srl8/CLK
                         clock pessimism              0.067    41.344    
                         clock uncertainty           -0.127    41.216    
    SLICE_X88Y124        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.216    41.000    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][257]_srl8
  -------------------------------------------------------------------
                         required time                         41.000    
                         arrival time                         -17.200    
  -------------------------------------------------------------------
                         slack                                 23.800    

Slack (MET) :             23.926ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.704ns  (logic 2.343ns (14.920%)  route 13.361ns (85.080%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 41.277 - 40.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     5.729    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.834 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583     6.417    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.522 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916     7.438    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710     8.253    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105     8.358 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805     9.163    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105     9.268 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494     9.762    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105     9.867 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    10.490    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    10.595 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    11.094    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    11.199 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    11.654    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    11.759 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    12.336    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.417 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.968    14.385    cpu/DataRoad/pc/en
    SLICE_X88Y140        LUT5 (Prop_lut5_I3_O)        0.105    14.490 r  cpu/DataRoad/pc/physical_pc[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.600    15.090    cpu/DataRoad/pc/new_pc_branch[3]
    SLICE_X91Y140        LUT3 (Prop_lut3_I2_O)        0.126    15.216 r  cpu/DataRoad/pc/physical_pc[1]_INST_0/O
                         net (fo=1, routed)           0.661    15.877    cpu/DataRoad/ID_EX/physical_pc[1]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.289    16.166 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_19/O
                         net (fo=3, routed)           0.924    17.090    cpu/DataRoad/base_control/addr[1]
    SLICE_X89Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.275    41.277    cpu/DataRoad/base_control/clk
    SLICE_X89Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/C
                         clock pessimism              0.067    41.344    
                         clock uncertainty           -0.127    41.216    
    SLICE_X89Y124        FDCE (Setup_fdce_C_D)       -0.201    41.015    cpu/DataRoad/base_control/base_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.015    
                         arrival time                         -17.090    
  -------------------------------------------------------------------
                         slack                                 23.926    

Slack (MET) :             24.070ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][267]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.550ns  (logic 2.346ns (15.087%)  route 13.204ns (84.913%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 41.278 - 40.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     5.729    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.834 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583     6.417    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.522 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916     7.438    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710     8.253    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105     8.358 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805     9.163    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105     9.268 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494     9.762    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105     9.867 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    10.490    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    10.595 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    11.094    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    11.199 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    11.654    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    11.759 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    12.336    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.417 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.965    14.382    cpu/DataRoad/pc/en
    SLICE_X87Y142        LUT5 (Prop_lut5_I3_O)        0.105    14.487 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.728    15.214    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.123    15.337 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.345    15.683    cpu/DataRoad/ID_EX/physical_pc[11]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.295    15.978 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_9/O
                         net (fo=3, routed)           0.958    16.936    u_ila_0/inst/ila_core_inst/probe8[11]
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][267]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.276    41.278    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][267]_srl8/CLK
                         clock pessimism              0.067    41.345    
                         clock uncertainty           -0.127    41.217    
    SLICE_X88Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.212    41.005    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][267]_srl8
  -------------------------------------------------------------------
                         required time                         41.005    
                         arrival time                         -16.936    
  -------------------------------------------------------------------
                         slack                                 24.070    

Slack (MET) :             24.071ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.504ns  (logic 2.346ns (15.131%)  route 13.158ns (84.869%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 41.265 - 40.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     5.729    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.834 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583     6.417    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.522 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916     7.438    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710     8.253    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105     8.358 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805     9.163    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105     9.268 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494     9.762    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105     9.867 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    10.490    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    10.595 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    11.094    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    11.199 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    11.654    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    11.759 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    12.336    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.417 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.965    14.382    cpu/DataRoad/pc/en
    SLICE_X87Y142        LUT5 (Prop_lut5_I3_O)        0.105    14.487 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.728    15.214    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.123    15.337 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.345    15.683    cpu/DataRoad/ID_EX/physical_pc[11]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.295    15.978 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_9/O
                         net (fo=3, routed)           0.913    16.890    cpu/DataRoad/base_control/addr[11]
    SLICE_X85Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.263    41.265    cpu/DataRoad/base_control/clk
    SLICE_X85Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/C
                         clock pessimism              0.067    41.332    
                         clock uncertainty           -0.127    41.204    
    SLICE_X85Y124        FDCE (Setup_fdce_C_D)       -0.243    40.961    cpu/DataRoad/base_control/base_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         40.961    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                 24.071    

Slack (MET) :             24.218ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.380ns  (logic 2.362ns (15.357%)  route 13.018ns (84.643%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 41.265 - 40.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     5.729    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.834 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583     6.417    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.522 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916     7.438    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710     8.253    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105     8.358 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805     9.163    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105     9.268 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494     9.762    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105     9.867 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    10.490    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    10.595 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    11.094    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    11.199 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    11.654    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    11.759 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    12.336    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.417 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.623    14.040    cpu/DataRoad/pc/en
    SLICE_X87Y142        LUT5 (Prop_lut5_I3_O)        0.105    14.145 r  cpu/DataRoad/pc/physical_pc[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.711    14.856    cpu/DataRoad/pc/new_pc_branch[17]
    SLICE_X90Y141        LUT3 (Prop_lut3_I2_O)        0.127    14.983 r  cpu/DataRoad/pc/physical_pc[15]_INST_0/O
                         net (fo=1, routed)           0.469    15.452    cpu/DataRoad/ID_EX/physical_pc[15]
    SLICE_X90Y140        LUT3 (Prop_lut3_I2_O)        0.307    15.759 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_5/O
                         net (fo=3, routed)           1.008    16.766    cpu/DataRoad/base_control/addr[15]
    SLICE_X85Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.263    41.265    cpu/DataRoad/base_control/clk
    SLICE_X85Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/C
                         clock pessimism              0.067    41.332    
                         clock uncertainty           -0.127    41.204    
    SLICE_X85Y124        FDCE (Setup_fdce_C_D)       -0.220    40.984    cpu/DataRoad/base_control/base_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         40.984    
                         arrival time                         -16.766    
  -------------------------------------------------------------------
                         slack                                 24.218    

Slack (MET) :             24.273ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][268]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.352ns  (logic 2.148ns (13.992%)  route 13.204ns (86.008%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 41.278 - 40.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     5.729    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.834 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583     6.417    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.522 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916     7.438    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710     8.253    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105     8.358 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805     9.163    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105     9.268 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494     9.762    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105     9.867 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    10.490    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    10.595 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    11.094    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    11.199 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    11.654    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    11.759 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    12.336    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.417 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.953    14.370    cpu/DataRoad/pc/en
    SLICE_X87Y141        LUT5 (Prop_lut5_I3_O)        0.105    14.475 r  cpu/DataRoad/pc/physical_pc[12]_INST_0_i_1/O
                         net (fo=2, routed)           0.528    15.002    cpu/DataRoad/pc/new_pc_branch[14]
    SLICE_X89Y141        LUT3 (Prop_lut3_I2_O)        0.105    15.107 r  cpu/DataRoad/pc/physical_pc[12]_INST_0/O
                         net (fo=1, routed)           0.649    15.756    cpu/DataRoad/ID_EX/physical_pc[12]
    SLICE_X89Y142        LUT3 (Prop_lut3_I2_O)        0.115    15.871 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_8/O
                         net (fo=3, routed)           0.866    16.737    u_ila_0/inst/ila_core_inst/probe8[12]
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][268]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.276    41.278    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][268]_srl8/CLK
                         clock pessimism              0.067    41.345    
                         clock uncertainty           -0.127    41.217    
    SLICE_X88Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.207    41.010    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][268]_srl8
  -------------------------------------------------------------------
                         required time                         41.010    
                         arrival time                         -16.737    
  -------------------------------------------------------------------
                         slack                                 24.273    

Slack (MET) :             24.298ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.289ns  (logic 2.148ns (14.049%)  route 13.141ns (85.951%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 41.277 - 40.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     5.729    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.834 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583     6.417    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.522 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916     7.438    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710     8.253    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105     8.358 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805     9.163    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105     9.268 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494     9.762    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105     9.867 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    10.490    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    10.595 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    11.094    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    11.199 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    11.654    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    11.759 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    12.336    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.417 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.953    14.370    cpu/DataRoad/pc/en
    SLICE_X87Y141        LUT5 (Prop_lut5_I3_O)        0.105    14.475 r  cpu/DataRoad/pc/physical_pc[12]_INST_0_i_1/O
                         net (fo=2, routed)           0.528    15.002    cpu/DataRoad/pc/new_pc_branch[14]
    SLICE_X89Y141        LUT3 (Prop_lut3_I2_O)        0.105    15.107 r  cpu/DataRoad/pc/physical_pc[12]_INST_0/O
                         net (fo=1, routed)           0.649    15.756    cpu/DataRoad/ID_EX/physical_pc[12]
    SLICE_X89Y142        LUT3 (Prop_lut3_I2_O)        0.115    15.871 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_8/O
                         net (fo=3, routed)           0.804    16.675    cpu/DataRoad/base_control/addr[12]
    SLICE_X89Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.275    41.277    cpu/DataRoad/base_control/clk
    SLICE_X89Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[12]/C
                         clock pessimism              0.067    41.344    
                         clock uncertainty           -0.127    41.216    
    SLICE_X89Y124        FDCE (Setup_fdce_C_D)       -0.243    40.973    cpu/DataRoad/base_control/base_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -16.675    
  -------------------------------------------------------------------
                         slack                                 24.298    

Slack (MET) :             24.341ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.275ns  (logic 2.346ns (15.359%)  route 12.929ns (84.641%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 41.279 - 40.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     5.729    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.834 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583     6.417    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.522 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916     7.438    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710     8.253    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105     8.358 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805     9.163    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105     9.268 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494     9.762    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105     9.867 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    10.490    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    10.595 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    11.094    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    11.199 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    11.654    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    11.759 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    12.336    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.417 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.965    14.382    cpu/DataRoad/pc/en
    SLICE_X87Y142        LUT5 (Prop_lut5_I3_O)        0.105    14.487 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.728    15.214    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.123    15.337 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.345    15.683    cpu/DataRoad/ID_EX/physical_pc[11]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.295    15.978 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_9/O
                         net (fo=3, routed)           0.683    16.660    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe8[11]
    SLICE_X85Y140        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.277    41.279    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X85Y140        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.083    41.362    
                         clock uncertainty           -0.127    41.234    
    SLICE_X85Y140        FDRE (Setup_fdre_C_D)       -0.233    41.001    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         41.001    
                         arrival time                         -16.660    
  -------------------------------------------------------------------
                         slack                                 24.341    

Slack (MET) :             24.360ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][269]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.276ns  (logic 2.347ns (15.364%)  route 12.929ns (84.636%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 41.278 - 40.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     5.729    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.834 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583     6.417    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.522 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916     7.438    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710     8.253    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105     8.358 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805     9.163    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105     9.268 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494     9.762    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105     9.867 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    10.490    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    10.595 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    11.094    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    11.199 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    11.654    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    11.759 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    12.336    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.417 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.611    14.028    cpu/DataRoad/pc/en
    SLICE_X87Y141        LUT5 (Prop_lut5_I3_O)        0.105    14.133 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.548    14.681    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X89Y141        LUT3 (Prop_lut3_I2_O)        0.124    14.805 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.578    15.382    cpu/DataRoad/ID_EX/physical_pc[13]
    SLICE_X89Y144        LUT3 (Prop_lut3_I2_O)        0.295    15.677 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.985    16.662    u_ila_0/inst/ila_core_inst/probe8[13]
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][269]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.276    41.278    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][269]_srl8/CLK
                         clock pessimism              0.067    41.345    
                         clock uncertainty           -0.127    41.217    
    SLICE_X88Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.195    41.022    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][269]_srl8
  -------------------------------------------------------------------
                         required time                         41.022    
                         arrival time                         -16.662    
  -------------------------------------------------------------------
                         slack                                 24.360    

Slack (MET) :             24.384ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.243ns  (logic 2.347ns (15.397%)  route 12.896ns (84.603%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 41.275 - 40.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     5.729    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.834 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583     6.417    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105     6.522 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916     7.438    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710     8.253    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105     8.358 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805     9.163    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105     9.268 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494     9.762    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105     9.867 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    10.490    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    10.595 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    11.094    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    11.199 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    11.654    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    11.759 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    12.336    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.417 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.611    14.028    cpu/DataRoad/pc/en
    SLICE_X87Y141        LUT5 (Prop_lut5_I3_O)        0.105    14.133 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.548    14.681    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X89Y141        LUT3 (Prop_lut3_I2_O)        0.124    14.805 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.578    15.382    cpu/DataRoad/ID_EX/physical_pc[13]
    SLICE_X89Y144        LUT3 (Prop_lut3_I2_O)        0.295    15.677 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.952    16.629    cpu/DataRoad/base_control/addr[13]
    SLICE_X86Y135        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.273    41.275    cpu/DataRoad/base_control/clk
    SLICE_X86Y135        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/C
                         clock pessimism              0.083    41.358    
                         clock uncertainty           -0.127    41.230    
    SLICE_X86Y135        FDCE (Setup_fdce_C_D)       -0.217    41.013    cpu/DataRoad/base_control/base_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         41.013    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                 24.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu/DataRoad/IF_ID/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/ID_EX/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.300%)  route 0.225ns (54.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.564     0.566    cpu/DataRoad/IF_ID/clk
    SLICE_X83Y142        FDCE                                         r  cpu/DataRoad/IF_ID/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  cpu/DataRoad/IF_ID/q_reg[16]/Q
                         net (fo=1, routed)           0.225     0.931    cpu/DataRoad/ID_EX/q[16]
    SLICE_X87Y143        LUT2 (Prop_lut2_I0_O)        0.045     0.976 r  cpu/DataRoad/ID_EX/q[16]_i_1/O
                         net (fo=1, routed)           0.000     0.976    cpu/DataRoad/ID_EX/p_1_in[16]
    SLICE_X87Y143        FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.836     0.838    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X87Y143        FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[16]/C
                         clock pessimism             -0.005     0.833    
    SLICE_X87Y143        FDCE (Hold_fdce_C_D)         0.092     0.925    cpu/DataRoad/ID_EX/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][240]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.164     0.739 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][240]/Q
                         net (fo=1, routed)           0.103     0.842    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[22]
    RAMB36_X5Y28         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.882     0.884    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X5Y28         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.630    
    RAMB36_X5Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     0.785    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][249]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y142        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][249]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164     0.739 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][249]/Q
                         net (fo=1, routed)           0.103     0.842    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[30]
    RAMB36_X5Y28         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.882     0.884    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X5Y28         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.630    
    RAMB36_X5Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.155     0.785    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][185]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.572     0.574    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y139        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][185]/Q
                         net (fo=1, routed)           0.103     0.840    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[5]
    RAMB36_X5Y27         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.880     0.882    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X5Y27         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.628    
    RAMB36_X5Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.783    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][235]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.574     0.576    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y143        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164     0.740 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][235]/Q
                         net (fo=1, routed)           0.103     0.842    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[17]
    RAMB36_X5Y28         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.882     0.884    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X5Y28         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.630    
    RAMB36_X5Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     0.785    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.572     0.574    u_ila_0/inst/ila_core_inst/out
    SLICE_X76Y140        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y140        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/Q
                         net (fo=1, routed)           0.103     0.840    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[25]
    RAMB36_X4Y27         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.880     0.882    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X4Y27         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.627    
    RAMB36_X4Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155     0.782    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][257]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.561     0.563    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y124        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][257]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.164     0.727 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][257]/Q
                         net (fo=1, routed)           0.103     0.829    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[5]
    RAMB36_X5Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.867     0.869    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X5Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.615    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.770    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][115]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.568     0.570    u_ila_0/inst/ila_core_inst/out
    SLICE_X76Y133        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y133        FDRE (Prop_fdre_C_Q)         0.164     0.734 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][115]/Q
                         net (fo=1, routed)           0.104     0.838    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X4Y26         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.875     0.877    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X4Y26         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.622    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     0.777    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][255]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.736%)  route 0.121ns (46.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    cpu/DataRoad/base_control/clk
    SLICE_X89Y142        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDCE (Prop_fdce_C_Q)         0.141     0.716 r  cpu/DataRoad/base_control/dataout_reg[31]/Q
                         net (fo=4, routed)           0.121     0.837    u_ila_0/inst/ila_core_inst/probe7[31]
    SLICE_X88Y142        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][255]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.843     0.845    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y142        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][255]_srl8/CLK
                         clock pessimism             -0.257     0.588    
    SLICE_X88Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.771    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][255]_srl8
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][233]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.603%)  route 0.131ns (44.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.574     0.576    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y143        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][233]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164     0.740 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][233]/Q
                         net (fo=1, routed)           0.131     0.871    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[1]
    RAMB36_X5Y28         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.882     0.884    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X5Y28         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.630    
    RAMB36_X5Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.155     0.785    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X4Y25     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X4Y25     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X5Y27     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X5Y27     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X4Y26     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X4Y26     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X5Y28     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X5Y28     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X5Y26     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X5Y26     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X56Y116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    clk_25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       11.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.705ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        8.204ns  (logic 1.472ns (17.942%)  route 6.732ns (82.058%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410     4.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379     5.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512     5.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105     5.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     6.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     6.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     7.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     7.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.658     7.925    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X90Y148        LUT5 (Prop_lut5_I2_O)        0.105     8.030 r  cpu/DataRoad/EX_MEM/MEM_WR_i_8/O
                         net (fo=3, routed)           0.557     8.587    cpu/DataRoad/EX_MEM/d[25]
    SLICE_X86Y150        LUT3 (Prop_lut3_I0_O)        0.108     8.695 r  cpu/DataRoad/EX_MEM/regs_i_7/O
                         net (fo=36, routed)          1.602    10.297    cpu/DataRoad/EX_MEM/busW[20]
    SLICE_X88Y149        LUT3 (Prop_lut3_I0_O)        0.287    10.584 r  cpu/DataRoad/EX_MEM/mem_i_7/O
                         net (fo=2, routed)           2.053    12.638    cpu/DataRoad/mem/ext_control/DataIn[25]
    SLICE_X78Y147        LUT3 (Prop_lut3_I2_O)        0.278    12.916 r  cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1/O
                         net (fo=1, routed)           0.000    12.916    cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1_n_0
    SLICE_X78Y147        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y147        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.169    24.587    
                         clock uncertainty           -0.035    24.551    
    SLICE_X78Y147        FDRE (Setup_fdre_C_D)        0.069    24.620    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                 11.705    

Slack (MET) :             11.767ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        8.141ns  (logic 1.308ns (16.066%)  route 6.833ns (83.934%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410     4.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379     5.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512     5.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105     5.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     6.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     6.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     7.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     7.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.651     7.918    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X88Y149        LUT5 (Prop_lut5_I2_O)        0.105     8.023 r  cpu/DataRoad/EX_MEM/MEM_WR_i_7/O
                         net (fo=3, routed)           0.725     8.749    cpu/DataRoad/EX_MEM/d[26]
    SLICE_X85Y151        LUT3 (Prop_lut3_I0_O)        0.124     8.873 r  cpu/DataRoad/EX_MEM/regs_i_6/O
                         net (fo=36, routed)          1.527    10.400    cpu/DataRoad/EX_MEM/busW[21]
    SLICE_X88Y149        LUT3 (Prop_lut3_I0_O)        0.267    10.667 r  cpu/DataRoad/EX_MEM/mem_i_6/O
                         net (fo=2, routed)           2.068    12.735    cpu/DataRoad/mem/ext_control/DataIn[26]
    SLICE_X79Y145        LUT3 (Prop_lut3_I2_O)        0.118    12.853 r  cpu/DataRoad/mem/ext_control/ext_datain[26]_i_1/O
                         net (fo=1, routed)           0.000    12.853    cpu/DataRoad/mem/ext_control/ext_datain[26]_i_1_n_0
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/C
                         clock pessimism              0.169    24.587    
                         clock uncertainty           -0.035    24.551    
    SLICE_X79Y145        FDRE (Setup_fdre_C_D)        0.069    24.620    cpu/DataRoad/mem/ext_control/ext_datain_reg[26]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                         -12.853    
  -------------------------------------------------------------------
                         slack                                 11.767    

Slack (MET) :             11.847ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 1.483ns (18.395%)  route 6.579ns (81.605%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410     4.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379     5.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512     5.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105     5.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     6.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     6.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     7.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     7.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.582     7.849    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X84Y146        LUT5 (Prop_lut5_I2_O)        0.105     7.954 r  cpu/DataRoad/EX_MEM/MEM_WR_i_24/O
                         net (fo=3, routed)           0.669     8.623    cpu/DataRoad/EX_MEM/d[9]
    SLICE_X82Y148        LUT3 (Prop_lut3_I0_O)        0.124     8.747 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=36, routed)          1.463    10.210    cpu/DataRoad/EX_MEM/busW[4]
    SLICE_X80Y146        LUT3 (Prop_lut3_I0_O)        0.280    10.490 r  cpu/DataRoad/EX_MEM/mem_i_23/O
                         net (fo=2, routed)           2.003    12.493    cpu/DataRoad/mem/ext_control/DataIn[9]
    SLICE_X78Y146        LUT3 (Prop_lut3_I2_O)        0.280    12.773 r  cpu/DataRoad/mem/ext_control/ext_datain[9]_i_1/O
                         net (fo=1, routed)           0.000    12.773    cpu/DataRoad/mem/ext_control/ext_datain[9]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/C
                         clock pessimism              0.169    24.587    
                         clock uncertainty           -0.035    24.551    
    SLICE_X78Y146        FDRE (Setup_fdre_C_D)        0.069    24.620    cpu/DataRoad/mem/ext_control/ext_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                 11.847    

Slack (MET) :             11.978ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 1.293ns (16.304%)  route 6.638ns (83.696%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410     4.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379     5.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512     5.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105     5.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     6.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     6.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     7.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     7.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.701     7.968    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.105     8.073 r  cpu/DataRoad/EX_MEM/MEM_WR_i_22/O
                         net (fo=3, routed)           0.473     8.546    cpu/DataRoad/EX_MEM/d[11]
    SLICE_X85Y148        LUT3 (Prop_lut3_I0_O)        0.105     8.651 r  cpu/DataRoad/EX_MEM/regs_i_21/O
                         net (fo=36, routed)          1.372    10.023    cpu/DataRoad/EX_MEM/busW[6]
    SLICE_X82Y147        LUT3 (Prop_lut3_I0_O)        0.108    10.131 r  cpu/DataRoad/EX_MEM/mem_i_21/O
                         net (fo=2, routed)           2.231    12.361    cpu/DataRoad/mem/ext_control/DataIn[11]
    SLICE_X78Y146        LUT3 (Prop_lut3_I2_O)        0.281    12.642 r  cpu/DataRoad/mem/ext_control/ext_datain[11]_i_1/O
                         net (fo=1, routed)           0.000    12.642    cpu/DataRoad/mem/ext_control/ext_datain[11]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/C
                         clock pessimism              0.169    24.587    
                         clock uncertainty           -0.035    24.551    
    SLICE_X78Y146        FDRE (Setup_fdre_C_D)        0.069    24.620    cpu/DataRoad/mem/ext_control/ext_datain_reg[11]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                 11.978    

Slack (MET) :             12.027ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 1.462ns (18.634%)  route 6.384ns (81.366%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410     4.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379     5.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512     5.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105     5.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     6.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     6.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     7.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     7.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.733     8.000    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X83Y147        LUT5 (Prop_lut5_I2_O)        0.105     8.105 r  cpu/DataRoad/EX_MEM/MEM_WR_i_10/O
                         net (fo=3, routed)           0.703     8.808    cpu/DataRoad/EX_MEM/d[23]
    SLICE_X83Y151        LUT3 (Prop_lut3_I0_O)        0.126     8.934 r  cpu/DataRoad/EX_MEM/regs_i_9/O
                         net (fo=36, routed)          1.037     9.971    cpu/DataRoad/EX_MEM/busW[18]
    SLICE_X82Y150        LUT3 (Prop_lut3_I0_O)        0.270    10.241 r  cpu/DataRoad/EX_MEM/mem_i_9/O
                         net (fo=2, routed)           2.049    12.290    cpu/DataRoad/mem/ext_control/DataIn[23]
    SLICE_X79Y145        LUT3 (Prop_lut3_I2_O)        0.267    12.557 r  cpu/DataRoad/mem/ext_control/ext_datain[23]_i_1/O
                         net (fo=1, routed)           0.000    12.557    cpu/DataRoad/mem/ext_control/ext_datain[23]_i_1_n_0
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/C
                         clock pessimism              0.169    24.587    
                         clock uncertainty           -0.035    24.551    
    SLICE_X79Y145        FDRE (Setup_fdre_C_D)        0.033    24.584    cpu/DataRoad/mem/ext_control/ext_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         24.584    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                 12.027    

Slack (MET) :             12.147ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 1.475ns (18.914%)  route 6.324ns (81.086%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410     4.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379     5.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512     5.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105     5.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     6.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     6.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     7.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     7.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.534     7.801    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X90Y147        LUT5 (Prop_lut5_I2_O)        0.105     7.906 r  cpu/DataRoad/EX_MEM/MEM_WR_i_4/O
                         net (fo=3, routed)           0.600     8.507    cpu/DataRoad/EX_MEM/d[29]
    SLICE_X90Y150        LUT3 (Prop_lut3_I0_O)        0.125     8.632 r  cpu/DataRoad/EX_MEM/regs_i_3/O
                         net (fo=36, routed)          1.474    10.106    cpu/DataRoad/EX_MEM/busW[24]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.274    10.380 r  cpu/DataRoad/EX_MEM/mem_i_3/O
                         net (fo=2, routed)           1.853    12.233    cpu/DataRoad/mem/ext_control/DataIn[29]
    SLICE_X80Y145        LUT3 (Prop_lut3_I2_O)        0.277    12.510 r  cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1/O
                         net (fo=1, routed)           0.000    12.510    cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1_n_0
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.169    24.587    
                         clock uncertainty           -0.035    24.551    
    SLICE_X80Y145        FDRE (Setup_fdre_C_D)        0.106    24.657    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.657    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                 12.147    

Slack (MET) :             12.148ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 1.290ns (16.706%)  route 6.432ns (83.294%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410     4.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379     5.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512     5.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105     5.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     6.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     6.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     7.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     7.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.647     7.914    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X90Y149        LUT5 (Prop_lut5_I2_O)        0.105     8.019 r  cpu/DataRoad/EX_MEM/MEM_WR_i_16/O
                         net (fo=3, routed)           0.522     8.541    cpu/DataRoad/EX_MEM/d[17]
    SLICE_X90Y150        LUT3 (Prop_lut3_I0_O)        0.105     8.646 r  cpu/DataRoad/EX_MEM/regs_i_15/O
                         net (fo=36, routed)          1.207     9.854    cpu/DataRoad/EX_MEM/busW[12]
    SLICE_X81Y151        LUT3 (Prop_lut3_I0_O)        0.119     9.973 r  cpu/DataRoad/EX_MEM/mem_i_15/O
                         net (fo=2, routed)           2.194    12.167    cpu/DataRoad/mem/ext_control/DataIn[17]
    SLICE_X78Y147        LUT3 (Prop_lut3_I2_O)        0.267    12.434 r  cpu/DataRoad/mem/ext_control/ext_datain[17]_i_1/O
                         net (fo=1, routed)           0.000    12.434    cpu/DataRoad/mem/ext_control/ext_datain[17]_i_1_n_0
    SLICE_X78Y147        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y147        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/C
                         clock pessimism              0.169    24.587    
                         clock uncertainty           -0.035    24.551    
    SLICE_X78Y147        FDRE (Setup_fdre_C_D)        0.030    24.581    cpu/DataRoad/mem/ext_control/ext_datain_reg[17]
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                         -12.434    
  -------------------------------------------------------------------
                         slack                                 12.148    

Slack (MET) :             12.178ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.273ns (16.550%)  route 6.419ns (83.450%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410     4.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379     5.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512     5.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105     5.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     6.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     6.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     7.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     7.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     7.876    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     7.981 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.671     8.653    cpu/DataRoad/EX_MEM/d[12]
    SLICE_X84Y150        LUT3 (Prop_lut3_I0_O)        0.105     8.758 r  cpu/DataRoad/EX_MEM/regs_i_20/O
                         net (fo=36, routed)          1.421    10.179    cpu/DataRoad/EX_MEM/busW[7]
    SLICE_X82Y147        LUT3 (Prop_lut3_I0_O)        0.264    10.443 r  cpu/DataRoad/EX_MEM/mem_i_20/O
                         net (fo=2, routed)           1.855    12.298    cpu/DataRoad/mem/ext_control/DataIn[12]
    SLICE_X78Y145        LUT3 (Prop_lut3_I2_O)        0.105    12.403 r  cpu/DataRoad/mem/ext_control/ext_datain[12]_i_1/O
                         net (fo=1, routed)           0.000    12.403    cpu/DataRoad/mem/ext_control/ext_datain[12]_i_1_n_0
    SLICE_X78Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[12]/C
                         clock pessimism              0.169    24.587    
                         clock uncertainty           -0.035    24.551    
    SLICE_X78Y145        FDRE (Setup_fdre_C_D)        0.030    24.581    cpu/DataRoad/mem/ext_control/ext_datain_reg[12]
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                 12.178    

Slack (MET) :             12.245ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 1.187ns (15.990%)  route 6.237ns (84.010%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 24.424 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410     4.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379     5.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512     5.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105     5.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     6.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     6.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     7.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     7.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.536     7.803    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X90Y148        LUT5 (Prop_lut5_I2_O)        0.105     7.908 r  cpu/DataRoad/EX_MEM/MEM_WR_i_26/O
                         net (fo=3, routed)           0.672     8.580    cpu/DataRoad/EX_MEM/d[7]
    SLICE_X85Y150        LUT3 (Prop_lut3_I0_O)        0.108     8.688 r  cpu/DataRoad/EX_MEM/regs_i_25/O
                         net (fo=36, routed)          1.195     9.883    cpu/DataRoad/EX_MEM/busW[2]
    SLICE_X80Y148        LUT3 (Prop_lut3_I0_O)        0.280    10.163 r  cpu/DataRoad/EX_MEM/mem_i_25/O
                         net (fo=6, routed)           1.972    12.135    cpu/DataRoad/mem/DataIn[7]
    SLICE_X98Y153        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.285    24.424    cpu/DataRoad/mem/clk_50M
    SLICE_X98Y153        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[7]/C
                         clock pessimism              0.162    24.587    
                         clock uncertainty           -0.035    24.551    
    SLICE_X98Y153        FDRE (Setup_fdre_C_D)       -0.171    24.380    cpu/DataRoad/mem/uart_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         24.380    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                 12.245    

Slack (MET) :             12.314ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 1.303ns (17.158%)  route 6.291ns (82.842%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    4.712ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410     4.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379     5.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512     5.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105     5.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     6.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     6.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     7.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     7.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.604     7.871    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y147        LUT5 (Prop_lut5_I2_O)        0.105     7.976 r  cpu/DataRoad/EX_MEM/MEM_WR_i_9/O
                         net (fo=3, routed)           0.729     8.705    cpu/DataRoad/EX_MEM/d[24]
    SLICE_X88Y150        LUT3 (Prop_lut3_I0_O)        0.125     8.830 r  cpu/DataRoad/EX_MEM/regs_i_8/O
                         net (fo=36, routed)          1.607    10.438    cpu/DataRoad/EX_MEM/busW[19]
    SLICE_X82Y150        LUT3 (Prop_lut3_I0_O)        0.264    10.702 r  cpu/DataRoad/EX_MEM/mem_i_8/O
                         net (fo=2, routed)           1.489    12.191    cpu/DataRoad/mem/ext_control/DataIn[24]
    SLICE_X79Y145        LUT3 (Prop_lut3_I2_O)        0.115    12.306 r  cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1/O
                         net (fo=1, routed)           0.000    12.306    cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1_n_0
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/C
                         clock pessimism              0.169    24.587    
                         clock uncertainty           -0.035    24.551    
    SLICE_X79Y145        FDRE (Setup_fdre_C_D)        0.069    24.620    cpu/DataRoad/mem/ext_control/ext_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         24.620    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                 12.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.407ns (85.971%)  route 0.066ns (14.029%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.533    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y148       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDRE (Prop_fdre_C_Q)         0.164     1.697 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/Q
                         net (fo=2, routed)           0.066     1.762    cpu/DataRoad/mem/uart_r/tickgen/Acc[2]
    SLICE_X100Y148       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.912 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.912    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X100Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.952 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X100Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.006 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.006    cpu/DataRoad/mem/uart_r/tickgen/p_1_in[9]
    SLICE_X100Y150       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.851     2.048    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y150       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[9]/C
                         clock pessimism             -0.250     1.798    
    SLICE_X100Y150       FDRE (Hold_fdre_C_D)         0.134     1.932    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.420ns (86.346%)  route 0.066ns (13.654%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.533    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y148       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDRE (Prop_fdre_C_Q)         0.164     1.697 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/Q
                         net (fo=2, routed)           0.066     1.762    cpu/DataRoad/mem/uart_r/tickgen/Acc[2]
    SLICE_X100Y148       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.912 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.912    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X100Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.952 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X100Y150       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.019 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    cpu/DataRoad/mem/uart_r/tickgen/p_1_in[11]
    SLICE_X100Y150       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.851     2.048    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y150       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[11]/C
                         clock pessimism             -0.250     1.798    
    SLICE_X100Y150       FDRE (Hold_fdre_C_D)         0.134     1.932    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.443ns (86.963%)  route 0.066ns (13.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.533    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y148       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDRE (Prop_fdre_C_Q)         0.164     1.697 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/Q
                         net (fo=2, routed)           0.066     1.762    cpu/DataRoad/mem/uart_r/tickgen/Acc[2]
    SLICE_X100Y148       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.912 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.912    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X100Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.952 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X100Y150       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.042 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.042    cpu/DataRoad/mem/uart_r/tickgen/p_1_in[10]
    SLICE_X100Y150       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.851     2.048    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y150       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[10]/C
                         clock pessimism             -0.250     1.798    
    SLICE_X100Y150       FDRE (Hold_fdre_C_D)         0.134     1.932    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.445ns (87.014%)  route 0.066ns (12.986%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.533    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y148       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDRE (Prop_fdre_C_Q)         0.164     1.697 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/Q
                         net (fo=2, routed)           0.066     1.762    cpu/DataRoad/mem/uart_r/tickgen/Acc[2]
    SLICE_X100Y148       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.912 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.912    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X100Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.952 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X100Y150       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.044 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.044    cpu/DataRoad/mem/uart_r/tickgen/p_1_in[12]
    SLICE_X100Y150       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.851     2.048    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y150       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]/C
                         clock pessimism             -0.250     1.798    
    SLICE_X100Y150       FDRE (Hold_fdre_C_D)         0.134     1.932    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.447ns (87.064%)  route 0.066ns (12.936%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.533    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y148       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDRE (Prop_fdre_C_Q)         0.164     1.697 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/Q
                         net (fo=2, routed)           0.066     1.762    cpu/DataRoad/mem/uart_r/tickgen/Acc[2]
    SLICE_X100Y148       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.912 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.912    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X100Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.952 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X100Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.993 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1_n_0
    SLICE_X100Y151       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.046 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.046    cpu/DataRoad/mem/uart_r/tickgen/p_1_in[13]
    SLICE_X100Y151       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.851     2.048    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y151       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[13]/C
                         clock pessimism             -0.250     1.798    
    SLICE_X100Y151       FDRE (Hold_fdre_C_D)         0.134     1.932    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.460ns (87.384%)  route 0.066ns (12.616%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.533    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y148       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDRE (Prop_fdre_C_Q)         0.164     1.697 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/Q
                         net (fo=2, routed)           0.066     1.762    cpu/DataRoad/mem/uart_r/tickgen/Acc[2]
    SLICE_X100Y148       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.912 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.912    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X100Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.952 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X100Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.993 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1_n_0
    SLICE_X100Y151       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.059 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.059    cpu/DataRoad/mem/uart_r/tickgen/p_1_in[15]
    SLICE_X100Y151       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.851     2.048    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y151       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[15]/C
                         clock pessimism             -0.250     1.798    
    SLICE_X100Y151       FDRE (Hold_fdre_C_D)         0.134     1.932    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.483ns (87.912%)  route 0.066ns (12.088%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.533    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y148       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDRE (Prop_fdre_C_Q)         0.164     1.697 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/Q
                         net (fo=2, routed)           0.066     1.762    cpu/DataRoad/mem/uart_r/tickgen/Acc[2]
    SLICE_X100Y148       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.912 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.912    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X100Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.952 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X100Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.993 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1_n_0
    SLICE_X100Y151       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.082 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.082    cpu/DataRoad/mem/uart_r/tickgen/p_1_in[14]
    SLICE_X100Y151       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.851     2.048    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y151       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[14]/C
                         clock pessimism             -0.250     1.798    
    SLICE_X100Y151       FDRE (Hold_fdre_C_D)         0.134     1.932    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.485ns (87.956%)  route 0.066ns (12.044%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.533    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y148       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDRE (Prop_fdre_C_Q)         0.164     1.697 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/Q
                         net (fo=2, routed)           0.066     1.762    cpu/DataRoad/mem/uart_r/tickgen/Acc[2]
    SLICE_X100Y148       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.912 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.912    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X100Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.952 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X100Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.993 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1_n_0
    SLICE_X100Y151       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.084 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.084    cpu/DataRoad/mem/uart_r/tickgen/p_1_in[16]
    SLICE_X100Y151       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.851     2.048    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y151       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]/C
                         clock pessimism             -0.250     1.798    
    SLICE_X100Y151       FDRE (Hold_fdre_C_D)         0.134     1.932    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.487ns (87.999%)  route 0.066ns (12.001%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.533    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y148       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDRE (Prop_fdre_C_Q)         0.164     1.697 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/Q
                         net (fo=2, routed)           0.066     1.762    cpu/DataRoad/mem/uart_r/tickgen/Acc[2]
    SLICE_X100Y148       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.912 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.912    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X100Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.952 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X100Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.993 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1_n_0
    SLICE_X100Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.033 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.033    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]_i_1_n_0
    SLICE_X100Y152       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.086 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.086    cpu/DataRoad/mem/uart_r/tickgen/p_1_in[17]
    SLICE_X100Y152       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.851     2.048    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y152       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[17]/C
                         clock pessimism             -0.250     1.798    
    SLICE_X100Y152       FDRE (Hold_fdre_C_D)         0.134     1.932    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.500ns (88.275%)  route 0.066ns (11.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.533    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y148       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDRE (Prop_fdre_C_Q)         0.164     1.697 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[2]/Q
                         net (fo=2, routed)           0.066     1.762    cpu/DataRoad/mem/uart_r/tickgen/Acc[2]
    SLICE_X100Y148       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.912 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.912    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[4]_i_1_n_0
    SLICE_X100Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.952 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[8]_i_1_n_0
    SLICE_X100Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.993 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[12]_i_1_n_0
    SLICE_X100Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.033 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.033    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[16]_i_1_n_0
    SLICE_X100Y152       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.099 r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.099    cpu/DataRoad/mem/uart_r/tickgen/p_1_in[19]
    SLICE_X100Y152       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.851     2.048    cpu/DataRoad/mem/uart_r/tickgen/clk
    SLICE_X100Y152       FDRE                                         r  cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[19]/C
                         clock pessimism             -0.250     1.798    
    SLICE_X100Y152       FDRE (Hold_fdre_C_D)         0.134     1.932    cpu/DataRoad/mem/uart_r/tickgen/Acc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X79Y153   cpu/DataRoad/forward/ALUSrcA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X79Y153   cpu/DataRoad/forward/ALUSrcA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X83Y151   cpu/DataRoad/forward/ALUSrcB_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X83Y151   cpu/DataRoad/forward/ALUSrcB_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X101Y148  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X101Y148  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X101Y148  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X101Y147  cpu/DataRoad/mem/ext_control/data_z_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X93Y145   cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X102Y147  cpu/DataRoad/mem/ext_control/ext_we_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X99Y161   cpu/DataRoad/mem/uart_t/tickgen/Acc_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X99Y161   cpu/DataRoad/mem/uart_t/tickgen/Acc_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X99Y161   cpu/DataRoad/mem/uart_t/tickgen/Acc_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X99Y161   cpu/DataRoad/mem/uart_t/tickgen/Acc_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X99Y162   cpu/DataRoad/mem/uart_t/tickgen/Acc_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y151   cpu/DataRoad/forward/ALUSrcB_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X83Y151   cpu/DataRoad/forward/ALUSrcB_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X93Y145   cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X89Y145   cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X101Y148  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X101Y148  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X101Y148  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X101Y147  cpu/DataRoad/mem/ext_control/data_z_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X93Y145   cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y145   cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X86Y145   cpu/DataRoad/mem/ext_control/dataout_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X89Y145   cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y145   cpu/DataRoad/mem/ext_control/dataout_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y145   cpu/DataRoad/mem/ext_control/dataout_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.802ns (31.628%)  route 3.896ns (68.372%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.348     4.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.537     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.258     6.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.549     6.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X57Y106        LUT6 (Prop_lut6_I4_O)        0.268     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.964     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y108        LUT5 (Prop_lut5_I1_O)        0.115     8.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.846     9.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y108        LUT3 (Prop_lut3_I1_O)        0.275     9.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X56Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.300    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.411    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X56Y108        FDRE (Setup_fdre_C_D)        0.072    37.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.078    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 27.297    

Slack (MET) :             27.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 1.802ns (31.661%)  route 3.890ns (68.339%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.348     4.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.537     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.258     6.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.549     6.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X57Y106        LUT6 (Prop_lut6_I4_O)        0.268     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.964     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y108        LUT5 (Prop_lut5_I1_O)        0.115     8.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.840     9.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y108        LUT3 (Prop_lut3_I1_O)        0.275     9.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.775    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X56Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.300    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.411    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X56Y108        FDRE (Setup_fdre_C_D)        0.076    37.082    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.082    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                 27.307    

Slack (MET) :             27.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.802ns (32.796%)  route 3.693ns (67.204%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.348     4.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.537     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.258     6.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.549     6.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X57Y106        LUT6 (Prop_lut6_I4_O)        0.268     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.964     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y108        LUT5 (Prop_lut5_I1_O)        0.115     8.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.643     9.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X57Y108        LUT6 (Prop_lut6_I2_O)        0.275     9.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.300    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.411    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.032    37.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.038    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                 27.460    

Slack (MET) :             27.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 1.802ns (33.225%)  route 3.622ns (66.775%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.348     4.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.537     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.258     6.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.549     6.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X57Y106        LUT6 (Prop_lut6_I4_O)        0.268     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.964     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y108        LUT5 (Prop_lut5_I1_O)        0.115     8.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.572     9.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X57Y109        LUT3 (Prop_lut3_I1_O)        0.275     9.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.507    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X57Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.300    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.411    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X57Y109        FDRE (Setup_fdre_C_D)        0.032    37.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.038    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 27.531    

Slack (MET) :             27.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.802ns (34.477%)  route 3.425ns (65.523%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.348     4.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.537     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.258     6.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.549     6.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X57Y106        LUT6 (Prop_lut6_I4_O)        0.268     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.964     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y108        LUT5 (Prop_lut5_I1_O)        0.115     8.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.375     9.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X57Y109        LUT3 (Prop_lut3_I1_O)        0.275     9.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X57Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.300    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.411    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X57Y109        FDRE (Setup_fdre_C_D)        0.030    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                 27.726    

Slack (MET) :             27.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 1.802ns (34.333%)  route 3.447ns (65.667%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.348     4.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.537     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.258     6.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.549     6.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X57Y106        LUT6 (Prop_lut6_I4_O)        0.268     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.964     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y108        LUT5 (Prop_lut5_I1_O)        0.115     8.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.397     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y108        LUT3 (Prop_lut3_I1_O)        0.275     9.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X56Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.300    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.411    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X56Y108        FDRE (Setup_fdre_C_D)        0.074    37.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.080    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                 27.748    

Slack (MET) :             27.752ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.802ns (34.359%)  route 3.443ns (65.641%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.348     4.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.537     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.258     6.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.549     6.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X57Y106        LUT6 (Prop_lut6_I4_O)        0.268     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.964     8.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y108        LUT5 (Prop_lut5_I1_O)        0.115     8.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.393     9.053    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y108        LUT3 (Prop_lut3_I1_O)        0.275     9.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X56Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.300    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.411    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X56Y108        FDRE (Setup_fdre_C_D)        0.074    37.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.080    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 27.752    

Slack (MET) :             27.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.622ns (31.279%)  route 3.564ns (68.721%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.348     4.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.537     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.258     6.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.549     6.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X57Y106        LUT6 (Prop_lut6_I4_O)        0.268     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.931     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X57Y108        LUT6 (Prop_lut6_I0_O)        0.105     8.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.546     9.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X57Y108        LUT6 (Prop_lut6_I0_O)        0.105     9.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.300    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.411    37.041    
                         clock uncertainty           -0.035    37.006    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.030    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                 27.767    

Slack (MET) :             28.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.622ns (33.854%)  route 3.169ns (66.146%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.083ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.408     4.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDRE (Prop_fdre_C_Q)         0.348     4.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.537     5.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.258     6.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.549     6.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X57Y106        LUT6 (Prop_lut6_I4_O)        0.268     7.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.044    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.961     8.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I5_O)        0.105     8.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.122     8.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I5_O)        0.105     8.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.875    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X58Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.298    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.455    37.083    
                         clock uncertainty           -0.035    37.048    
    SLICE_X58Y108        FDRE (Setup_fdre_C_D)        0.030    37.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.078    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 28.204    

Slack (MET) :             28.586ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.853ns (21.727%)  route 3.073ns (78.273%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 36.627 - 33.000 ) 
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.433     4.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     5.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.105     5.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.789     6.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X55Y110        LUT5 (Prop_lut5_I3_O)        0.105     6.211 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.632     6.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X56Y110        LUT4 (Prop_lut4_I1_O)        0.105     6.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.327     7.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X56Y111        LUT5 (Prop_lut5_I4_O)        0.105     7.380 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.630     8.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X56Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.297    36.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X56Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.427    37.054    
                         clock uncertainty           -0.035    37.019    
    SLICE_X56Y113        FDRE (Setup_fdre_C_R)       -0.423    36.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.596    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                 28.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.295%)  route 0.071ns (35.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X69Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDCE (Prop_fdce_C_Q)         0.128     2.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.071     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X68Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     2.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X68Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.442     2.011    
    SLICE_X68Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.243%)  route 0.124ns (46.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X69Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDCE (Prop_fdce_C_Q)         0.141     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.124     2.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X68Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     2.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X68Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.441     2.011    
    SLICE_X68Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDPE (Prop_fdpe_C_Q)         0.141     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X71Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.456     1.999    
    SLICE_X71Y114        FDPE (Hold_fdpe_C_D)         0.075     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X69Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDCE (Prop_fdce_C_Q)         0.141     2.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.118     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X68Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     2.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X68Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.442     2.011    
    SLICE_X68Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X54Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.141     2.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.057     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X54Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X54Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.455     2.006    
    SLICE_X54Y116        FDCE (Hold_fdce_C_D)         0.071     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X54Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.141     2.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.064     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X54Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X54Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.455     2.006    
    SLICE_X54Y116        FDCE (Hold_fdce_C_D)         0.075     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDPE (Prop_fdpe_C_Q)         0.141     2.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.064     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X50Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.454     2.008    
    SLICE_X50Y115        FDPE (Hold_fdpe_C_D)         0.075     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.576     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y118        FDRE (Prop_fdre_C_Q)         0.141     2.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.067     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X61Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.455     2.002    
    SLICE_X61Y118        FDRE (Hold_fdre_C_D)         0.078     2.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.264%)  route 0.066ns (31.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.576     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y118        FDRE (Prop_fdre_C_Q)         0.141     2.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.066     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X61Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X61Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.455     2.002    
    SLICE_X61Y118        FDRE (Hold_fdre_C_D)         0.075     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     2.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/Q
                         net (fo=2, routed)           0.066     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]
    SLICE_X57Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                         clock pessimism             -0.457     2.010    
    SLICE_X57Y108        FDRE (Hold_fdre_C_D)         0.075     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X61Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X61Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X61Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X61Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X59Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y118  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y118  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X68Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][257]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.636ns  (logic 2.240ns (15.304%)  route 12.396ns (84.696%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 41.277 - 40.000 ) 
    Source Clock Delay      (SCD):    4.712ns = ( 24.712 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410    24.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379    25.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512    25.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105    25.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638    26.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105    26.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712    27.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105    27.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609    27.876    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105    27.981 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583    28.565    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105    28.670 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916    29.586    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105    29.691 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710    30.401    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105    30.506 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805    31.310    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105    31.415 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494    31.909    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105    32.014 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    32.638    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    32.743 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    33.241    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    33.346 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    33.801    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    33.906 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    34.483    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    34.564 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.968    36.532    cpu/DataRoad/pc/en
    SLICE_X88Y140        LUT5 (Prop_lut5_I3_O)        0.105    36.637 r  cpu/DataRoad/pc/physical_pc[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.600    37.237    cpu/DataRoad/pc/new_pc_branch[3]
    SLICE_X91Y140        LUT3 (Prop_lut3_I2_O)        0.126    37.363 r  cpu/DataRoad/pc/physical_pc[1]_INST_0/O
                         net (fo=1, routed)           0.661    38.024    cpu/DataRoad/ID_EX/physical_pc[1]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.289    38.313 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_19/O
                         net (fo=3, routed)           1.035    39.348    u_ila_0/inst/ila_core_inst/probe8[1]
    SLICE_X88Y124        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][257]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.275    41.277    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y124        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][257]_srl8/CLK
                         clock pessimism              0.000    41.277    
                         clock uncertainty           -0.287    40.990    
    SLICE_X88Y124        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.216    40.774    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][257]_srl8
  -------------------------------------------------------------------
                         required time                         40.774    
                         arrival time                         -39.348    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.526ns  (logic 2.240ns (15.421%)  route 12.286ns (84.579%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 41.277 - 40.000 ) 
    Source Clock Delay      (SCD):    4.712ns = ( 24.712 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410    24.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379    25.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512    25.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105    25.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638    26.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105    26.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712    27.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105    27.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609    27.876    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105    27.981 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583    28.565    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105    28.670 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916    29.586    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105    29.691 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710    30.401    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105    30.506 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805    31.310    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105    31.415 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494    31.909    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105    32.014 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    32.638    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    32.743 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    33.241    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    33.346 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    33.801    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    33.906 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    34.483    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    34.564 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.968    36.532    cpu/DataRoad/pc/en
    SLICE_X88Y140        LUT5 (Prop_lut5_I3_O)        0.105    36.637 r  cpu/DataRoad/pc/physical_pc[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.600    37.237    cpu/DataRoad/pc/new_pc_branch[3]
    SLICE_X91Y140        LUT3 (Prop_lut3_I2_O)        0.126    37.363 r  cpu/DataRoad/pc/physical_pc[1]_INST_0/O
                         net (fo=1, routed)           0.661    38.024    cpu/DataRoad/ID_EX/physical_pc[1]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.289    38.313 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_19/O
                         net (fo=3, routed)           0.924    39.237    cpu/DataRoad/base_control/addr[1]
    SLICE_X89Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.275    41.277    cpu/DataRoad/base_control/clk
    SLICE_X89Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[1]/C
                         clock pessimism              0.000    41.277    
                         clock uncertainty           -0.287    40.990    
    SLICE_X89Y124        FDCE (Setup_fdce_C_D)       -0.201    40.789    cpu/DataRoad/base_control/base_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         40.789    
                         arrival time                         -39.237    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][267]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.371ns  (logic 2.243ns (15.607%)  route 12.128ns (84.393%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 41.278 - 40.000 ) 
    Source Clock Delay      (SCD):    4.712ns = ( 24.712 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410    24.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379    25.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512    25.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105    25.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638    26.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105    26.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712    27.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105    27.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609    27.876    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105    27.981 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583    28.565    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105    28.670 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916    29.586    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105    29.691 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710    30.401    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105    30.506 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805    31.310    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105    31.415 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494    31.909    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105    32.014 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    32.638    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    32.743 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    33.241    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    33.346 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    33.801    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    33.906 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    34.483    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    34.564 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.965    36.529    cpu/DataRoad/pc/en
    SLICE_X87Y142        LUT5 (Prop_lut5_I3_O)        0.105    36.634 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.728    37.362    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.123    37.485 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.345    37.830    cpu/DataRoad/ID_EX/physical_pc[11]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.295    38.125 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_9/O
                         net (fo=3, routed)           0.958    39.083    u_ila_0/inst/ila_core_inst/probe8[11]
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][267]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.276    41.278    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][267]_srl8/CLK
                         clock pessimism              0.000    41.278    
                         clock uncertainty           -0.287    40.991    
    SLICE_X88Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.212    40.779    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][267]_srl8
  -------------------------------------------------------------------
                         required time                         40.779    
                         arrival time                         -39.083    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.326ns  (logic 2.243ns (15.657%)  route 12.083ns (84.343%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 41.265 - 40.000 ) 
    Source Clock Delay      (SCD):    4.712ns = ( 24.712 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410    24.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379    25.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512    25.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105    25.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638    26.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105    26.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712    27.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105    27.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609    27.876    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105    27.981 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583    28.565    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105    28.670 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916    29.586    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105    29.691 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710    30.401    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105    30.506 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805    31.310    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105    31.415 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494    31.909    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105    32.014 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    32.638    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    32.743 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    33.241    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    33.346 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    33.801    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    33.906 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    34.483    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    34.564 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.965    36.529    cpu/DataRoad/pc/en
    SLICE_X87Y142        LUT5 (Prop_lut5_I3_O)        0.105    36.634 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.728    37.362    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.123    37.485 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.345    37.830    cpu/DataRoad/ID_EX/physical_pc[11]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.295    38.125 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_9/O
                         net (fo=3, routed)           0.913    39.038    cpu/DataRoad/base_control/addr[11]
    SLICE_X85Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.263    41.265    cpu/DataRoad/base_control/clk
    SLICE_X85Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[11]/C
                         clock pessimism              0.000    41.265    
                         clock uncertainty           -0.287    40.978    
    SLICE_X85Y124        FDCE (Setup_fdce_C_D)       -0.243    40.735    cpu/DataRoad/base_control/base_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         40.735    
                         arrival time                         -39.038    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.202ns  (logic 2.259ns (15.906%)  route 11.943ns (84.094%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 41.265 - 40.000 ) 
    Source Clock Delay      (SCD):    4.712ns = ( 24.712 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410    24.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379    25.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512    25.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105    25.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638    26.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105    26.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712    27.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105    27.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609    27.876    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105    27.981 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583    28.565    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105    28.670 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916    29.586    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105    29.691 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710    30.401    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105    30.506 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805    31.310    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105    31.415 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494    31.909    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105    32.014 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    32.638    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    32.743 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    33.241    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    33.346 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    33.801    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    33.906 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    34.483    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    34.564 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.623    36.187    cpu/DataRoad/pc/en
    SLICE_X87Y142        LUT5 (Prop_lut5_I3_O)        0.105    36.292 r  cpu/DataRoad/pc/physical_pc[15]_INST_0_i_1/O
                         net (fo=2, routed)           0.711    37.004    cpu/DataRoad/pc/new_pc_branch[17]
    SLICE_X90Y141        LUT3 (Prop_lut3_I2_O)        0.127    37.131 r  cpu/DataRoad/pc/physical_pc[15]_INST_0/O
                         net (fo=1, routed)           0.469    37.599    cpu/DataRoad/ID_EX/physical_pc[15]
    SLICE_X90Y140        LUT3 (Prop_lut3_I2_O)        0.307    37.906 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_5/O
                         net (fo=3, routed)           1.008    38.914    cpu/DataRoad/base_control/addr[15]
    SLICE_X85Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.263    41.265    cpu/DataRoad/base_control/clk
    SLICE_X85Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[15]/C
                         clock pessimism              0.000    41.265    
                         clock uncertainty           -0.287    40.978    
    SLICE_X85Y124        FDCE (Setup_fdce_C_D)       -0.220    40.758    cpu/DataRoad/base_control/base_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         40.758    
                         arrival time                         -38.914    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][268]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.173ns  (logic 2.045ns (14.428%)  route 12.128ns (85.572%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 41.278 - 40.000 ) 
    Source Clock Delay      (SCD):    4.712ns = ( 24.712 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410    24.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379    25.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512    25.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105    25.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638    26.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105    26.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712    27.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105    27.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609    27.876    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105    27.981 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583    28.565    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105    28.670 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916    29.586    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105    29.691 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710    30.401    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105    30.506 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805    31.310    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105    31.415 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494    31.909    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105    32.014 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    32.638    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    32.743 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    33.241    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    33.346 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    33.801    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    33.906 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    34.483    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    34.564 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.953    36.517    cpu/DataRoad/pc/en
    SLICE_X87Y141        LUT5 (Prop_lut5_I3_O)        0.105    36.622 r  cpu/DataRoad/pc/physical_pc[12]_INST_0_i_1/O
                         net (fo=2, routed)           0.528    37.150    cpu/DataRoad/pc/new_pc_branch[14]
    SLICE_X89Y141        LUT3 (Prop_lut3_I2_O)        0.105    37.255 r  cpu/DataRoad/pc/physical_pc[12]_INST_0/O
                         net (fo=1, routed)           0.649    37.904    cpu/DataRoad/ID_EX/physical_pc[12]
    SLICE_X89Y142        LUT3 (Prop_lut3_I2_O)        0.115    38.019 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_8/O
                         net (fo=3, routed)           0.866    38.885    u_ila_0/inst/ila_core_inst/probe8[12]
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][268]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.276    41.278    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][268]_srl8/CLK
                         clock pessimism              0.000    41.278    
                         clock uncertainty           -0.287    40.991    
    SLICE_X88Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.207    40.784    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][268]_srl8
  -------------------------------------------------------------------
                         required time                         40.784    
                         arrival time                         -38.885    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.111ns  (logic 2.045ns (14.492%)  route 12.066ns (85.508%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 41.277 - 40.000 ) 
    Source Clock Delay      (SCD):    4.712ns = ( 24.712 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410    24.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379    25.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512    25.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105    25.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638    26.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105    26.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712    27.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105    27.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609    27.876    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105    27.981 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583    28.565    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105    28.670 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916    29.586    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105    29.691 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710    30.401    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105    30.506 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805    31.310    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105    31.415 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494    31.909    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105    32.014 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    32.638    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    32.743 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    33.241    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    33.346 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    33.801    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    33.906 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    34.483    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    34.564 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.953    36.517    cpu/DataRoad/pc/en
    SLICE_X87Y141        LUT5 (Prop_lut5_I3_O)        0.105    36.622 r  cpu/DataRoad/pc/physical_pc[12]_INST_0_i_1/O
                         net (fo=2, routed)           0.528    37.150    cpu/DataRoad/pc/new_pc_branch[14]
    SLICE_X89Y141        LUT3 (Prop_lut3_I2_O)        0.105    37.255 r  cpu/DataRoad/pc/physical_pc[12]_INST_0/O
                         net (fo=1, routed)           0.649    37.904    cpu/DataRoad/ID_EX/physical_pc[12]
    SLICE_X89Y142        LUT3 (Prop_lut3_I2_O)        0.115    38.019 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_8/O
                         net (fo=3, routed)           0.804    38.823    cpu/DataRoad/base_control/addr[12]
    SLICE_X89Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.275    41.277    cpu/DataRoad/base_control/clk
    SLICE_X89Y124        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[12]/C
                         clock pessimism              0.000    41.277    
                         clock uncertainty           -0.287    40.990    
    SLICE_X89Y124        FDCE (Setup_fdce_C_D)       -0.243    40.747    cpu/DataRoad/base_control/base_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         40.747    
                         arrival time                         -38.823    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.096ns  (logic 2.243ns (15.912%)  route 11.853ns (84.088%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 41.279 - 40.000 ) 
    Source Clock Delay      (SCD):    4.712ns = ( 24.712 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410    24.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379    25.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512    25.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105    25.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638    26.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105    26.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712    27.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105    27.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609    27.876    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105    27.981 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583    28.565    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105    28.670 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916    29.586    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105    29.691 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710    30.401    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105    30.506 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805    31.310    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105    31.415 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494    31.909    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105    32.014 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    32.638    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    32.743 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    33.241    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    33.346 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    33.801    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    33.906 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    34.483    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    34.564 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.965    36.529    cpu/DataRoad/pc/en
    SLICE_X87Y142        LUT5 (Prop_lut5_I3_O)        0.105    36.634 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.728    37.362    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.123    37.485 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.345    37.830    cpu/DataRoad/ID_EX/physical_pc[11]
    SLICE_X91Y141        LUT3 (Prop_lut3_I2_O)        0.295    38.125 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_9/O
                         net (fo=3, routed)           0.683    38.808    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe8[11]
    SLICE_X85Y140        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.277    41.279    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X85Y140        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.000    41.279    
                         clock uncertainty           -0.287    40.992    
    SLICE_X85Y140        FDRE (Setup_fdre_C_D)       -0.233    40.759    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         40.759    
                         arrival time                         -38.808    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][269]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.098ns  (logic 2.244ns (15.917%)  route 11.854ns (84.083%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 41.278 - 40.000 ) 
    Source Clock Delay      (SCD):    4.712ns = ( 24.712 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410    24.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379    25.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512    25.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105    25.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638    26.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105    26.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712    27.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105    27.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609    27.876    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105    27.981 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583    28.565    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105    28.670 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916    29.586    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105    29.691 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710    30.401    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105    30.506 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805    31.310    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105    31.415 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494    31.909    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105    32.014 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    32.638    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    32.743 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    33.241    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    33.346 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    33.801    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    33.906 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    34.483    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    34.564 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.611    36.175    cpu/DataRoad/pc/en
    SLICE_X87Y141        LUT5 (Prop_lut5_I3_O)        0.105    36.280 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.548    36.828    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X89Y141        LUT3 (Prop_lut3_I2_O)        0.124    36.952 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.578    37.530    cpu/DataRoad/ID_EX/physical_pc[13]
    SLICE_X89Y144        LUT3 (Prop_lut3_I2_O)        0.295    37.825 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.985    38.810    u_ila_0/inst/ila_core_inst/probe8[13]
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][269]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.276    41.278    u_ila_0/inst/ila_core_inst/out
    SLICE_X88Y123        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][269]_srl8/CLK
                         clock pessimism              0.000    41.278    
                         clock uncertainty           -0.287    40.991    
    SLICE_X88Y123        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.195    40.796    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][269]_srl8
  -------------------------------------------------------------------
                         required time                         40.796    
                         arrival time                         -38.810    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.065ns  (logic 2.244ns (15.954%)  route 11.821ns (84.046%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 41.275 - 40.000 ) 
    Source Clock Delay      (SCD):    4.712ns = ( 24.712 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.410    24.712    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X93Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.379    25.091 r  cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q
                         net (fo=1, routed)           0.512    25.602    cpu/DataRoad/mem/ext_control/dataout[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I3_O)        0.105    25.707 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638    26.345    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105    26.450 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712    27.162    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105    27.267 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609    27.876    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105    27.981 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.583    28.565    cpu/DataRoad/forward/d[12]
    SLICE_X84Y150        LUT6 (Prop_lut6_I4_O)        0.105    28.670 r  cpu/DataRoad/forward/q[65]_i_4/O
                         net (fo=6, routed)           0.916    29.586    cpu/DataRoad/forward/q_reg[49]
    SLICE_X89Y154        LUT6 (Prop_lut6_I5_O)        0.105    29.691 r  cpu/DataRoad/forward/q[68]_i_43/O
                         net (fo=4, routed)           0.710    30.401    cpu/DataRoad/forward/q[68]_i_43_n_0
    SLICE_X91Y155        LUT6 (Prop_lut6_I5_O)        0.105    30.506 r  cpu/DataRoad/forward/q[59]_i_11/O
                         net (fo=4, routed)           0.805    31.310    cpu/DataRoad/forward/q[59]_i_11_n_0
    SLICE_X93Y154        LUT6 (Prop_lut6_I0_O)        0.105    31.415 r  cpu/DataRoad/forward/q[59]_i_5/O
                         net (fo=2, routed)           0.494    31.909    cpu/DataRoad/forward/alu/LogicalRightShift[9]
    SLICE_X93Y153        LUT6 (Prop_lut6_I2_O)        0.105    32.014 r  cpu/DataRoad/forward/q[59]_i_2/O
                         net (fo=1, routed)           0.624    32.638    cpu/DataRoad/ID_EX/q_reg[68][5]
    SLICE_X89Y154        LUT5 (Prop_lut5_I0_O)        0.105    32.743 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.498    33.241    cpu/DataRoad/ID_EX/q_reg[138]_0[27]
    SLICE_X89Y147        LUT2 (Prop_lut2_I1_O)        0.105    33.346 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=23, routed)          0.455    33.801    cpu/DataRoad/ID_EX/q_reg[138]_0[38]
    SLICE_X87Y147        LUT6 (Prop_lut6_I1_O)        0.105    33.906 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           0.577    34.483    cpu/DataRoad/ID_EX/en
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    34.564 r  cpu/DataRoad/ID_EX/en_BUFG_inst/O
                         net (fo=90, routed)          1.611    36.175    cpu/DataRoad/pc/en
    SLICE_X87Y141        LUT5 (Prop_lut5_I3_O)        0.105    36.280 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.548    36.828    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X89Y141        LUT3 (Prop_lut3_I2_O)        0.124    36.952 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.578    37.530    cpu/DataRoad/ID_EX/physical_pc[13]
    SLICE_X89Y144        LUT3 (Prop_lut3_I2_O)        0.295    37.825 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.952    38.777    cpu/DataRoad/base_control/addr[13]
    SLICE_X86Y135        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.273    41.275    cpu/DataRoad/base_control/clk
    SLICE_X86Y135        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/C
                         clock pessimism              0.000    41.275    
                         clock uncertainty           -0.287    40.988    
    SLICE_X86Y135        FDCE (Setup_fdce_C_D)       -0.217    40.771    cpu/DataRoad/base_control/base_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         40.771    
                         arrival time                         -38.777    
  -------------------------------------------------------------------
                         slack                                  1.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_receiver_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.738%)  route 0.239ns (56.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.578     1.525    cpu/DataRoad/mem/uart_r/clk
    SLICE_X97Y151        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDRE (Prop_fdre_C_Q)         0.141     1.666 f  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/Q
                         net (fo=6, routed)           0.239     1.905    cpu/DataRoad/mem/uart_ready
    SLICE_X95Y150        LUT6 (Prop_lut6_I2_O)        0.045     1.950 r  cpu/DataRoad/mem/uart_receiver_busy_i_1/O
                         net (fo=1, routed)           0.000     1.950    cpu/DataRoad/mem/uart_receiver_busy_i_1_n_0
    SLICE_X95Y150        FDCE                                         r  cpu/DataRoad/mem/uart_receiver_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.849     0.850    cpu/DataRoad/mem/clk
    SLICE_X95Y150        FDCE                                         r  cpu/DataRoad/mem/uart_receiver_busy_reg/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.287     1.137    
    SLICE_X95Y150        FDCE (Hold_fdce_C_D)         0.091     1.228    cpu/DataRoad/mem/uart_receiver_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.231ns (42.333%)  route 0.315ns (57.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.578     1.525    cpu/DataRoad/mem/uart_r/clk
    SLICE_X97Y151        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDRE (Prop_fdre_C_Q)         0.141     1.666 f  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/Q
                         net (fo=6, routed)           0.176     1.842    cpu/DataRoad/mem/uart_t/out
    SLICE_X96Y150        LUT6 (Prop_lut6_I1_O)        0.045     1.887 r  cpu/DataRoad/mem/uart_t/uart_i_2/O
                         net (fo=1, routed)           0.139     2.025    cpu/DataRoad/mem/uart_t/uart_i_2_n_0
    SLICE_X96Y150        LUT5 (Prop_lut5_I3_O)        0.045     2.070 r  cpu/DataRoad/mem/uart_t/uart_i_1/O
                         net (fo=1, routed)           0.000     2.070    cpu/DataRoad/mem/uart_t_n_6
    SLICE_X96Y150        FDCE                                         r  cpu/DataRoad/mem/uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.850     0.852    cpu/DataRoad/mem/clk
    SLICE_X96Y150        FDCE                                         r  cpu/DataRoad/mem/uart_reg/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.287     1.139    
    SLICE_X96Y150        FDCE (Hold_fdce_C_D)         0.120     1.259    cpu/DataRoad/mem/uart_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.231ns (37.037%)  route 0.393ns (62.963%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.568     1.515    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X86Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  cpu/DataRoad/mem/ext_control/dataout_reg[27]/Q
                         net (fo=1, routed)           0.184     1.840    cpu/DataRoad/mem/ext_control/dataout[27]
    SLICE_X84Y145        LUT6 (Prop_lut6_I4_O)        0.045     1.885 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_5/O
                         net (fo=4, routed)           0.208     2.093    cpu/DataRoad/EX_MEM/DataOut[27]
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.045     2.138 r  cpu/DataRoad/EX_MEM/MEM_WR_i_6/O
                         net (fo=3, routed)           0.000     2.138    cpu/DataRoad/MEM_WR/d[32]
    SLICE_X84Y146        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.836     0.838    cpu/DataRoad/MEM_WR/clk
    SLICE_X84Y146        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[32]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.287     1.124    
    SLICE_X84Y146        FDCE (Hold_fdce_C_D)         0.121     1.245    cpu/DataRoad/MEM_WR/q_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.231ns (35.564%)  route 0.419ns (64.436%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.523    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X89Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  cpu/DataRoad/mem/ext_control/dataout_reg[25]/Q
                         net (fo=1, routed)           0.109     1.773    cpu/DataRoad/mem/ext_control/dataout[25]
    SLICE_X90Y145        LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_7/O
                         net (fo=4, routed)           0.309     2.127    cpu/DataRoad/EX_MEM/DataOut[25]
    SLICE_X90Y148        LUT5 (Prop_lut5_I4_O)        0.045     2.172 r  cpu/DataRoad/EX_MEM/MEM_WR_i_8/O
                         net (fo=3, routed)           0.000     2.172    cpu/DataRoad/MEM_WR/d[30]
    SLICE_X90Y148        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.848     0.850    cpu/DataRoad/MEM_WR/clk
    SLICE_X90Y148        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[30]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.287     1.136    
    SLICE_X90Y148        FDCE (Hold_fdce_C_D)         0.121     1.257    cpu/DataRoad/MEM_WR/q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.231ns (35.645%)  route 0.417ns (64.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.568     1.515    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X87Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  cpu/DataRoad/mem/ext_control/dataout_reg[14]/Q
                         net (fo=1, routed)           0.209     1.864    cpu/DataRoad/mem/ext_control/dataout[14]
    SLICE_X87Y146        LUT6 (Prop_lut6_I4_O)        0.045     1.909 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_18/O
                         net (fo=4, routed)           0.208     2.118    cpu/DataRoad/EX_MEM/DataOut[14]
    SLICE_X83Y146        LUT5 (Prop_lut5_I4_O)        0.045     2.163 r  cpu/DataRoad/EX_MEM/MEM_WR_i_19/O
                         net (fo=3, routed)           0.000     2.163    cpu/DataRoad/MEM_WR/d[19]
    SLICE_X83Y146        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.835     0.837    cpu/DataRoad/MEM_WR/clk
    SLICE_X83Y146        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[19]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.287     1.123    
    SLICE_X83Y146        FDCE (Hold_fdce_C_D)         0.091     1.214    cpu/DataRoad/MEM_WR/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.337%)  route 0.442ns (65.663%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.523    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X89Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  cpu/DataRoad/mem/ext_control/dataout_reg[20]/Q
                         net (fo=1, routed)           0.193     1.857    cpu/DataRoad/mem/ext_control/dataout[20]
    SLICE_X89Y145        LUT6 (Prop_lut6_I4_O)        0.045     1.902 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_12/O
                         net (fo=4, routed)           0.248     2.150    cpu/DataRoad/EX_MEM/DataOut[20]
    SLICE_X89Y148        LUT5 (Prop_lut5_I4_O)        0.045     2.195 r  cpu/DataRoad/EX_MEM/MEM_WR_i_13/O
                         net (fo=3, routed)           0.000     2.195    cpu/DataRoad/MEM_WR/d[25]
    SLICE_X89Y148        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.845     0.847    cpu/DataRoad/MEM_WR/clk
    SLICE_X89Y148        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[25]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.287     1.133    
    SLICE_X89Y148        FDCE (Hold_fdce_C_D)         0.092     1.225    cpu/DataRoad/MEM_WR/q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][280]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.647%)  route 0.542ns (79.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.578     1.525    cpu/DataRoad/mem/uart_r/clk
    SLICE_X97Y151        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/Q
                         net (fo=6, routed)           0.542     2.208    u_ila_0/inst/ila_core_inst/probe13[0]
    SLICE_X90Y131        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][280]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.838     0.840    u_ila_0/inst/ila_core_inst/out
    SLICE_X90Y131        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][280]_srl8/CLK
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.287     1.126    
    SLICE_X90Y131        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.228    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][280]_srl8
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.811%)  route 0.495ns (68.189%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.578     1.525    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X91Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  cpu/DataRoad/mem/ext_control/dataout_reg[29]/Q
                         net (fo=1, routed)           0.196     1.862    cpu/DataRoad/mem/ext_control/dataout[29]
    SLICE_X91Y145        LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_3/O
                         net (fo=4, routed)           0.299     2.206    cpu/DataRoad/EX_MEM/DataOut[29]
    SLICE_X90Y147        LUT5 (Prop_lut5_I4_O)        0.045     2.251 r  cpu/DataRoad/EX_MEM/MEM_WR_i_4/O
                         net (fo=3, routed)           0.000     2.251    cpu/DataRoad/MEM_WR/d[34]
    SLICE_X90Y147        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.848     0.850    cpu/DataRoad/MEM_WR/clk
    SLICE_X90Y147        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[34]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.287     1.136    
    SLICE_X90Y147        FDCE (Hold_fdce_C_D)         0.121     1.257    cpu/DataRoad/MEM_WR/q_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.231ns (33.457%)  route 0.459ns (66.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.578     1.525    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X91Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  cpu/DataRoad/mem/ext_control/dataout_reg[28]/Q
                         net (fo=1, routed)           0.053     1.719    cpu/DataRoad/mem/ext_control/dataout[28]
    SLICE_X90Y145        LUT6 (Prop_lut6_I4_O)        0.045     1.764 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_4/O
                         net (fo=4, routed)           0.186     1.950    cpu/DataRoad/EX_MEM/DataOut[28]
    SLICE_X88Y146        LUT5 (Prop_lut5_I4_O)        0.045     1.995 r  cpu/DataRoad/EX_MEM/MEM_WR_i_5/O
                         net (fo=3, routed)           0.220     2.215    cpu/DataRoad/MEM_WR/d[33]
    SLICE_X90Y145        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.847     0.849    cpu/DataRoad/MEM_WR/clk
    SLICE_X90Y145        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[33]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.287     1.135    
    SLICE_X90Y145        FDCE (Hold_fdce_C_D)         0.063     1.198    cpu/DataRoad/MEM_WR/q_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.291ns (41.691%)  route 0.407ns (58.309%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.523    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X88Y145        FDCE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y145        FDCE (Prop_fdce_C_Q)         0.148     1.671 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.055     1.726    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X88Y145        LUT6 (Prop_lut6_I4_O)        0.098     1.824 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_1/O
                         net (fo=4, routed)           0.196     2.020    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X88Y147        LUT5 (Prop_lut5_I4_O)        0.045     2.065 r  cpu/DataRoad/EX_MEM/MEM_WR_i_2/O
                         net (fo=3, routed)           0.156     2.221    cpu/DataRoad/MEM_WR/d[36]
    SLICE_X88Y146        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.844     0.846    cpu/DataRoad/MEM_WR/clk
    SLICE_X88Y146        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[36]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.287     1.132    
    SLICE_X88Y146        FDCE (Hold_fdce_C_D)         0.052     1.184    cpu/DataRoad/MEM_WR/q_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  1.036    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.963ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.881ns  (logic 0.398ns (45.189%)  route 0.483ns (54.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X52Y116        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.483     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X56Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y114        FDCE (Setup_fdce_C_D)       -0.156    32.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.844    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                 31.963    

Slack (MET) :             32.031ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.936ns  (logic 0.433ns (46.264%)  route 0.503ns (53.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X70Y116        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.503     0.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X70Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y115        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                 32.031    

Slack (MET) :             32.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.790ns  (logic 0.398ns (50.411%)  route 0.392ns (49.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X70Y116        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.392     0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X70Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y115        FDCE (Setup_fdce_C_D)       -0.158    32.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.842    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                 32.052    

Slack (MET) :             32.100ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.693%)  route 0.488ns (56.307%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X49Y116        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.488     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X56Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y114        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 32.100    

Slack (MET) :             32.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.706ns  (logic 0.348ns (49.315%)  route 0.358ns (50.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.358     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y114        FDCE (Setup_fdce_C_D)       -0.166    32.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.834    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                 32.128    

Slack (MET) :             32.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.787ns  (logic 0.433ns (55.037%)  route 0.354ns (44.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X70Y116        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.354     0.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X70Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y115        FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                 32.184    

Slack (MET) :             32.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.728ns  (logic 0.379ns (52.026%)  route 0.349ns (47.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X54Y116        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.349     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y114        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 32.197    

Slack (MET) :             32.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.738ns  (logic 0.379ns (51.373%)  route 0.359ns (48.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X75Y116        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.359     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X74Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y115        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                 32.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       13.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.431ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 1.575ns (16.787%)  route 7.807ns (83.213%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.658     5.778    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X90Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.883 r  cpu/DataRoad/EX_MEM/MEM_WR_i_8/O
                         net (fo=3, routed)           0.557     6.440    cpu/DataRoad/EX_MEM/d[25]
    SLICE_X86Y150        LUT3 (Prop_lut3_I0_O)        0.108     6.548 r  cpu/DataRoad/EX_MEM/regs_i_7/O
                         net (fo=36, routed)          1.602     8.150    cpu/DataRoad/EX_MEM/busW[20]
    SLICE_X88Y149        LUT3 (Prop_lut3_I0_O)        0.287     8.437 r  cpu/DataRoad/EX_MEM/mem_i_7/O
                         net (fo=2, routed)           2.053    10.490    cpu/DataRoad/mem/ext_control/DataIn[25]
    SLICE_X78Y147        LUT3 (Prop_lut3_I2_O)        0.278    10.768 r  cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1/O
                         net (fo=1, routed)           0.000    10.768    cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1_n_0
    SLICE_X78Y147        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y147        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.000    24.417    
                         clock uncertainty           -0.287    24.130    
    SLICE_X78Y147        FDRE (Setup_fdre_C_D)        0.069    24.199    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         24.199    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                 13.431    

Slack (MET) :             13.494ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 1.411ns (15.140%)  route 7.909ns (84.860%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.651     5.771    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X88Y149        LUT5 (Prop_lut5_I2_O)        0.105     5.876 r  cpu/DataRoad/EX_MEM/MEM_WR_i_7/O
                         net (fo=3, routed)           0.725     6.601    cpu/DataRoad/EX_MEM/d[26]
    SLICE_X85Y151        LUT3 (Prop_lut3_I0_O)        0.124     6.725 r  cpu/DataRoad/EX_MEM/regs_i_6/O
                         net (fo=36, routed)          1.527     8.253    cpu/DataRoad/EX_MEM/busW[21]
    SLICE_X88Y149        LUT3 (Prop_lut3_I0_O)        0.267     8.520 r  cpu/DataRoad/EX_MEM/mem_i_6/O
                         net (fo=2, routed)           2.068    10.588    cpu/DataRoad/mem/ext_control/DataIn[26]
    SLICE_X79Y145        LUT3 (Prop_lut3_I2_O)        0.118    10.706 r  cpu/DataRoad/mem/ext_control/ext_datain[26]_i_1/O
                         net (fo=1, routed)           0.000    10.706    cpu/DataRoad/mem/ext_control/ext_datain[26]_i_1_n_0
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/C
                         clock pessimism              0.000    24.417    
                         clock uncertainty           -0.287    24.130    
    SLICE_X79Y145        FDRE (Setup_fdre_C_D)        0.069    24.199    cpu/DataRoad/mem/ext_control/ext_datain_reg[26]
  -------------------------------------------------------------------
                         required time                         24.199    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                 13.494    

Slack (MET) :             13.573ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 1.586ns (17.164%)  route 7.654ns (82.836%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.582     5.701    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X84Y146        LUT5 (Prop_lut5_I2_O)        0.105     5.806 r  cpu/DataRoad/EX_MEM/MEM_WR_i_24/O
                         net (fo=3, routed)           0.669     6.475    cpu/DataRoad/EX_MEM/d[9]
    SLICE_X82Y148        LUT3 (Prop_lut3_I0_O)        0.124     6.599 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=36, routed)          1.463     8.063    cpu/DataRoad/EX_MEM/busW[4]
    SLICE_X80Y146        LUT3 (Prop_lut3_I0_O)        0.280     8.343 r  cpu/DataRoad/EX_MEM/mem_i_23/O
                         net (fo=2, routed)           2.003    10.346    cpu/DataRoad/mem/ext_control/DataIn[9]
    SLICE_X78Y146        LUT3 (Prop_lut3_I2_O)        0.280    10.626 r  cpu/DataRoad/mem/ext_control/ext_datain[9]_i_1/O
                         net (fo=1, routed)           0.000    10.626    cpu/DataRoad/mem/ext_control/ext_datain[9]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/C
                         clock pessimism              0.000    24.417    
                         clock uncertainty           -0.287    24.130    
    SLICE_X78Y146        FDRE (Setup_fdre_C_D)        0.069    24.199    cpu/DataRoad/mem/ext_control/ext_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         24.199    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 13.573    

Slack (MET) :             13.681ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[141]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/uart_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 0.904ns (10.039%)  route 8.101ns (89.961%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 24.424 - 20.000 ) 
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.407     1.410    cpu/DataRoad/MEM_WR/clk
    SLICE_X93Y146        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y146        FDCE (Prop_fdce_C_Q)         0.379     1.789 f  cpu/DataRoad/MEM_WR/q_reg[141]/Q
                         net (fo=41, routed)          1.225     3.014    cpu/DataRoad/mem/last_uart_check_WR
    SLICE_X92Y146        LUT3 (Prop_lut3_I0_O)        0.105     3.119 r  cpu/DataRoad/mem/DataOut_inferred_i_33/O
                         net (fo=24, routed)          1.337     4.456    cpu/DataRoad/mem/ext_control/q_reg[36]
    SLICE_X87Y145        LUT6 (Prop_lut6_I5_O)        0.105     4.561 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_22/O
                         net (fo=4, routed)           0.752     5.313    cpu/DataRoad/EX_MEM/DataOut[10]
    SLICE_X90Y146        LUT6 (Prop_lut6_I0_O)        0.105     5.418 r  cpu/DataRoad/EX_MEM/MEM_WR_i_43/O
                         net (fo=1, routed)           0.375     5.793    cpu/DataRoad/EX_MEM/p_0_in[2]
    SLICE_X90Y146        LUT5 (Prop_lut5_I2_O)        0.105     5.898 r  cpu/DataRoad/EX_MEM/MEM_WR_i_31/O
                         net (fo=5, routed)           1.413     7.311    cpu/DataRoad/EX_MEM/d[2]
    SLICE_X80Y150        LUT5 (Prop_lut5_I0_O)        0.105     7.416 r  cpu/DataRoad/EX_MEM/mem_i_30/O
                         net (fo=6, routed)           2.998    10.415    cpu/DataRoad/mem/DataIn[2]
    SLICE_X99Y153        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.285    24.424    cpu/DataRoad/mem/clk_50M
    SLICE_X99Y153        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[2]/C
                         clock pessimism              0.000    24.424    
                         clock uncertainty           -0.287    24.138    
    SLICE_X99Y153        FDRE (Setup_fdre_C_D)       -0.042    24.096    cpu/DataRoad/mem/uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         24.096    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                 13.681    

Slack (MET) :             13.704ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 1.396ns (15.325%)  route 7.713ns (84.675%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.701     5.821    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X85Y147        LUT5 (Prop_lut5_I2_O)        0.105     5.926 r  cpu/DataRoad/EX_MEM/MEM_WR_i_22/O
                         net (fo=3, routed)           0.473     6.399    cpu/DataRoad/EX_MEM/d[11]
    SLICE_X85Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.504 r  cpu/DataRoad/EX_MEM/regs_i_21/O
                         net (fo=36, routed)          1.372     7.875    cpu/DataRoad/EX_MEM/busW[6]
    SLICE_X82Y147        LUT3 (Prop_lut3_I0_O)        0.108     7.983 r  cpu/DataRoad/EX_MEM/mem_i_21/O
                         net (fo=2, routed)           2.231    10.214    cpu/DataRoad/mem/ext_control/DataIn[11]
    SLICE_X78Y146        LUT3 (Prop_lut3_I2_O)        0.281    10.495 r  cpu/DataRoad/mem/ext_control/ext_datain[11]_i_1/O
                         net (fo=1, routed)           0.000    10.495    cpu/DataRoad/mem/ext_control/ext_datain[11]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/C
                         clock pessimism              0.000    24.417    
                         clock uncertainty           -0.287    24.130    
    SLICE_X78Y146        FDRE (Setup_fdre_C_D)        0.069    24.199    cpu/DataRoad/mem/ext_control/ext_datain_reg[11]
  -------------------------------------------------------------------
                         required time                         24.199    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 13.704    

Slack (MET) :             13.754ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 1.565ns (17.343%)  route 7.459ns (82.657%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.733     5.853    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X83Y147        LUT5 (Prop_lut5_I2_O)        0.105     5.958 r  cpu/DataRoad/EX_MEM/MEM_WR_i_10/O
                         net (fo=3, routed)           0.703     6.661    cpu/DataRoad/EX_MEM/d[23]
    SLICE_X83Y151        LUT3 (Prop_lut3_I0_O)        0.126     6.787 r  cpu/DataRoad/EX_MEM/regs_i_9/O
                         net (fo=36, routed)          1.037     7.824    cpu/DataRoad/EX_MEM/busW[18]
    SLICE_X82Y150        LUT3 (Prop_lut3_I0_O)        0.270     8.094 r  cpu/DataRoad/EX_MEM/mem_i_9/O
                         net (fo=2, routed)           2.049    10.143    cpu/DataRoad/mem/ext_control/DataIn[23]
    SLICE_X79Y145        LUT3 (Prop_lut3_I2_O)        0.267    10.410 r  cpu/DataRoad/mem/ext_control/ext_datain[23]_i_1/O
                         net (fo=1, routed)           0.000    10.410    cpu/DataRoad/mem/ext_control/ext_datain[23]_i_1_n_0
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/C
                         clock pessimism              0.000    24.417    
                         clock uncertainty           -0.287    24.130    
    SLICE_X79Y145        FDRE (Setup_fdre_C_D)        0.033    24.163    cpu/DataRoad/mem/ext_control/ext_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         24.163    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                 13.754    

Slack (MET) :             13.874ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 1.578ns (17.578%)  route 7.399ns (82.422%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.534     5.654    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X90Y147        LUT5 (Prop_lut5_I2_O)        0.105     5.759 r  cpu/DataRoad/EX_MEM/MEM_WR_i_4/O
                         net (fo=3, routed)           0.600     6.359    cpu/DataRoad/EX_MEM/d[29]
    SLICE_X90Y150        LUT3 (Prop_lut3_I0_O)        0.125     6.484 r  cpu/DataRoad/EX_MEM/regs_i_3/O
                         net (fo=36, routed)          1.474     7.959    cpu/DataRoad/EX_MEM/busW[24]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.274     8.233 r  cpu/DataRoad/EX_MEM/mem_i_3/O
                         net (fo=2, routed)           1.853    10.086    cpu/DataRoad/mem/ext_control/DataIn[29]
    SLICE_X80Y145        LUT3 (Prop_lut3_I2_O)        0.277    10.363 r  cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1/O
                         net (fo=1, routed)           0.000    10.363    cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1_n_0
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.000    24.417    
                         clock uncertainty           -0.287    24.130    
    SLICE_X80Y145        FDRE (Setup_fdre_C_D)        0.106    24.236    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.236    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                 13.874    

Slack (MET) :             13.874ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 1.393ns (15.651%)  route 7.507ns (84.349%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.647     5.767    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X90Y149        LUT5 (Prop_lut5_I2_O)        0.105     5.872 r  cpu/DataRoad/EX_MEM/MEM_WR_i_16/O
                         net (fo=3, routed)           0.522     6.394    cpu/DataRoad/EX_MEM/d[17]
    SLICE_X90Y150        LUT3 (Prop_lut3_I0_O)        0.105     6.499 r  cpu/DataRoad/EX_MEM/regs_i_15/O
                         net (fo=36, routed)          1.207     7.706    cpu/DataRoad/EX_MEM/busW[12]
    SLICE_X81Y151        LUT3 (Prop_lut3_I0_O)        0.119     7.825 r  cpu/DataRoad/EX_MEM/mem_i_15/O
                         net (fo=2, routed)           2.194    10.019    cpu/DataRoad/mem/ext_control/DataIn[17]
    SLICE_X78Y147        LUT3 (Prop_lut3_I2_O)        0.267    10.286 r  cpu/DataRoad/mem/ext_control/ext_datain[17]_i_1/O
                         net (fo=1, routed)           0.000    10.286    cpu/DataRoad/mem/ext_control/ext_datain[17]_i_1_n_0
    SLICE_X78Y147        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y147        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/C
                         clock pessimism              0.000    24.417    
                         clock uncertainty           -0.287    24.130    
    SLICE_X78Y147        FDRE (Setup_fdre_C_D)        0.030    24.160    cpu/DataRoad/mem/ext_control/ext_datain_reg[17]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                 13.874    

Slack (MET) :             13.905ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.376ns (15.513%)  route 7.494ns (84.487%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 24.417 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.609     5.729    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X89Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.834 r  cpu/DataRoad/EX_MEM/MEM_WR_i_21/O
                         net (fo=3, routed)           0.671     6.505    cpu/DataRoad/EX_MEM/d[12]
    SLICE_X84Y150        LUT3 (Prop_lut3_I0_O)        0.105     6.610 r  cpu/DataRoad/EX_MEM/regs_i_20/O
                         net (fo=36, routed)          1.421     8.031    cpu/DataRoad/EX_MEM/busW[7]
    SLICE_X82Y147        LUT3 (Prop_lut3_I0_O)        0.264     8.295 r  cpu/DataRoad/EX_MEM/mem_i_20/O
                         net (fo=2, routed)           1.855    10.151    cpu/DataRoad/mem/ext_control/DataIn[12]
    SLICE_X78Y145        LUT3 (Prop_lut3_I2_O)        0.105    10.256 r  cpu/DataRoad/mem/ext_control/ext_datain[12]_i_1/O
                         net (fo=1, routed)           0.000    10.256    cpu/DataRoad/mem/ext_control/ext_datain[12]_i_1_n_0
    SLICE_X78Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.278    24.417    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[12]/C
                         clock pessimism              0.000    24.417    
                         clock uncertainty           -0.287    24.130    
    SLICE_X78Y145        FDRE (Setup_fdre_C_D)        0.030    24.160    cpu/DataRoad/mem/ext_control/ext_datain_reg[12]
  -------------------------------------------------------------------
                         required time                         24.160    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                 13.905    

Slack (MET) :             13.979ns  (required time - arrival time)
  Source:                 cpu/DataRoad/base_control/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/uart_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.602ns  (logic 1.290ns (14.997%)  route 7.312ns (85.003%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        3.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 24.424 - 20.000 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.383     1.386    cpu/DataRoad/base_control/clk
    SLICE_X87Y136        FDCE                                         r  cpu/DataRoad/base_control/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDCE (Prop_fdce_C_Q)         0.348     1.734 r  cpu/DataRoad/base_control/dataout_reg[7]/Q
                         net (fo=4, routed)           1.587     3.321    cpu/DataRoad/mem/ext_control/base_DataOut[7]
    SLICE_X93Y145        LUT6 (Prop_lut6_I5_O)        0.239     3.560 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34/O
                         net (fo=1, routed)           0.638     4.198    cpu/DataRoad/mem/ext_control/DataOut_inferred_i_34_n_0
    SLICE_X92Y147        LUT5 (Prop_lut5_I0_O)        0.105     4.303 r  cpu/DataRoad/mem/ext_control/DataOut_inferred_i_25/O
                         net (fo=4, routed)           0.712     5.015    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X88Y146        LUT6 (Prop_lut6_I1_O)        0.105     5.120 r  cpu/DataRoad/EX_MEM/MEM_WR_i_38/O
                         net (fo=25, routed)          0.536     5.656    cpu/DataRoad/EX_MEM/p_0_in[30]
    SLICE_X90Y148        LUT5 (Prop_lut5_I2_O)        0.105     5.761 r  cpu/DataRoad/EX_MEM/MEM_WR_i_26/O
                         net (fo=3, routed)           0.672     6.433    cpu/DataRoad/EX_MEM/d[7]
    SLICE_X85Y150        LUT3 (Prop_lut3_I0_O)        0.108     6.541 r  cpu/DataRoad/EX_MEM/regs_i_25/O
                         net (fo=36, routed)          1.195     7.735    cpu/DataRoad/EX_MEM/busW[2]
    SLICE_X80Y148        LUT3 (Prop_lut3_I0_O)        0.280     8.015 r  cpu/DataRoad/EX_MEM/mem_i_25/O
                         net (fo=6, routed)           1.972     9.988    cpu/DataRoad/mem/DataIn[7]
    SLICE_X98Y153        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.285    24.424    cpu/DataRoad/mem/clk_50M
    SLICE_X98Y153        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[7]/C
                         clock pessimism              0.000    24.424    
                         clock uncertainty           -0.287    24.138    
    SLICE_X98Y153        FDRE (Setup_fdre_C_D)       -0.171    23.967    cpu/DataRoad/mem/uart_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         23.967    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                 13.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/uart_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.431ns (10.990%)  route 3.491ns (89.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.696ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.278     1.280    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X84Y147        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDCE (Prop_fdce_C_Q)         0.347     1.627 r  cpu/DataRoad/EX_MEM/q_reg[5]/Q
                         net (fo=1, routed)           1.584     3.211    cpu/DataRoad/EX_MEM/MEM_Out[5]
    SLICE_X84Y147        LUT5 (Prop_lut5_I4_O)        0.084     3.295 r  cpu/DataRoad/EX_MEM/mem_i_32/O
                         net (fo=6, routed)           1.907     5.202    cpu/DataRoad/mem/DataIn[0]
    SLICE_X99Y153        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.394     4.696    cpu/DataRoad/mem/clk_50M
    SLICE_X99Y153        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[0]/C
                         clock pessimism              0.000     4.696    
                         clock uncertainty            0.287     4.983    
    SLICE_X99Y153        FDRE (Hold_fdre_C_D)         0.158     5.141    cpu/DataRoad/mem/uart_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.141    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.472ns (11.709%)  route 3.559ns (88.291%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.257     1.259    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X82Y151        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y151        FDCE (Prop_fdce_C_Q)         0.304     1.563 r  cpu/DataRoad/EX_MEM/q_reg[74]/Q
                         net (fo=32, routed)          2.190     3.753    cpu/DataRoad/EX_MEM/MEM_Out[74]
    SLICE_X80Y148        LUT3 (Prop_lut3_I1_O)        0.084     3.837 r  cpu/DataRoad/EX_MEM/mem_i_24/O
                         net (fo=2, routed)           1.369     5.206    cpu/DataRoad/mem/ext_control/DataIn[8]
    SLICE_X78Y146        LUT3 (Prop_lut3_I2_O)        0.084     5.290 r  cpu/DataRoad/mem/ext_control/ext_datain[8]_i_1/O
                         net (fo=1, routed)           0.000     5.290    cpu/DataRoad/mem/ext_control/ext_datain[8]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.389     4.691    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[8]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.287     4.977    
    SLICE_X78Y146        FDRE (Hold_fdre_C_D)         0.222     5.199    cpu/DataRoad/mem/ext_control/ext_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.199    
                         arrival time                           5.290    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.431ns (10.643%)  route 3.618ns (89.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.298     1.300    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X92Y148        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y148        FDCE (Prop_fdce_C_Q)         0.347     1.647 r  cpu/DataRoad/EX_MEM/q_reg[73]/Q
                         net (fo=28, routed)          3.618     5.265    cpu/DataRoad/mem/ext_control/ByteStore
    SLICE_X80Y145        LUT3 (Prop_lut3_I1_O)        0.084     5.349 r  cpu/DataRoad/mem/ext_control/ext_datain[22]_i_1/O
                         net (fo=1, routed)           0.000     5.349    cpu/DataRoad/mem/ext_control/ext_datain[22]_i_1_n_0
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.389     4.691    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.287     4.977    
    SLICE_X80Y145        FDRE (Hold_fdre_C_D)         0.275     5.252    cpu/DataRoad/mem/ext_control/ext_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.252    
                         arrival time                           5.349    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.441ns (10.864%)  route 3.618ns (89.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.298     1.300    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X92Y148        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y148        FDCE (Prop_fdce_C_Q)         0.347     1.647 r  cpu/DataRoad/EX_MEM/q_reg[73]/Q
                         net (fo=28, routed)          3.618     5.265    cpu/DataRoad/mem/ext_control/ByteStore
    SLICE_X80Y145        LUT3 (Prop_lut3_I1_O)        0.094     5.359 r  cpu/DataRoad/mem/ext_control/ext_datain[30]_i_1/O
                         net (fo=1, routed)           0.000     5.359    cpu/DataRoad/mem/ext_control/ext_datain[30]_i_1_n_0
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.389     4.691    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.287     4.977    
    SLICE_X80Y145        FDRE (Hold_fdre_C_D)         0.284     5.261    cpu/DataRoad/mem/ext_control/ext_datain_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.261    
                         arrival time                           5.359    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.440ns (10.831%)  route 3.622ns (89.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.298     1.300    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X92Y148        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y148        FDCE (Prop_fdce_C_Q)         0.347     1.647 r  cpu/DataRoad/EX_MEM/q_reg[73]/Q
                         net (fo=28, routed)          3.622     5.269    cpu/DataRoad/mem/ext_control/ByteStore
    SLICE_X80Y145        LUT3 (Prop_lut3_I1_O)        0.093     5.362 r  cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1/O
                         net (fo=1, routed)           0.000     5.362    cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1_n_0
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.389     4.691    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.287     4.977    
    SLICE_X80Y145        FDRE (Hold_fdre_C_D)         0.284     5.261    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.261    
                         arrival time                           5.362    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.431ns (10.633%)  route 3.622ns (89.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.298     1.300    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X92Y148        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y148        FDCE (Prop_fdce_C_Q)         0.347     1.647 r  cpu/DataRoad/EX_MEM/q_reg[73]/Q
                         net (fo=28, routed)          3.622     5.269    cpu/DataRoad/mem/ext_control/ByteStore
    SLICE_X80Y145        LUT3 (Prop_lut3_I1_O)        0.084     5.353 r  cpu/DataRoad/mem/ext_control/ext_datain[21]_i_1/O
                         net (fo=1, routed)           0.000     5.353    cpu/DataRoad/mem/ext_control/ext_datain[21]_i_1_n_0
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.389     4.691    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X80Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.287     4.977    
    SLICE_X80Y145        FDRE (Hold_fdre_C_D)         0.271     5.248    cpu/DataRoad/mem/ext_control/ext_datain_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.248    
                         arrival time                           5.353    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/forward/ALUSrcA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.515ns (12.763%)  route 3.520ns (87.237%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.262     1.264    cpu/DataRoad/MEM_WR/clk
    SLICE_X80Y153        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDCE (Prop_fdce_C_Q)         0.347     1.611 r  cpu/DataRoad/MEM_WR/q_reg[4]/Q
                         net (fo=37, routed)          2.013     3.624    cpu/DataRoad/ID_EX/ALUSrcA_reg[1][4]
    SLICE_X79Y153        LUT5 (Prop_lut5_I4_O)        0.084     3.708 r  cpu/DataRoad/ID_EX/ALUSrcA[1]_i_2/O
                         net (fo=1, routed)           1.507     5.215    cpu/DataRoad/EX_MEM/C2_A0__8
    SLICE_X79Y153        LUT6 (Prop_lut6_I0_O)        0.084     5.299 r  cpu/DataRoad/EX_MEM/ALUSrcA[1]_i_1/O
                         net (fo=1, routed)           0.000     5.299    cpu/DataRoad/forward/D[1]
    SLICE_X79Y153        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.369     4.671    cpu/DataRoad/forward/clk_50M
    SLICE_X79Y153        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[1]/C
                         clock pessimism              0.000     4.671    
                         clock uncertainty            0.287     4.958    
    SLICE_X79Y153        FDRE (Hold_fdre_C_D)         0.220     5.178    cpu/DataRoad/forward/ALUSrcA_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.178    
                         arrival time                           5.299    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.481ns (11.777%)  route 3.603ns (88.223%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.257     1.259    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X83Y150        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDCE (Prop_fdce_C_Q)         0.304     1.563 r  cpu/DataRoad/EX_MEM/q_reg[29]/Q
                         net (fo=1, routed)           2.340     3.903    cpu/DataRoad/EX_MEM/MEM_Out[29]
    SLICE_X82Y150        LUT3 (Prop_lut3_I2_O)        0.084     3.987 r  cpu/DataRoad/EX_MEM/mem_i_8/O
                         net (fo=2, routed)           1.263     5.250    cpu/DataRoad/mem/ext_control/DataIn[24]
    SLICE_X79Y145        LUT3 (Prop_lut3_I2_O)        0.093     5.343 r  cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1/O
                         net (fo=1, routed)           0.000     5.343    cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1_n_0
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.389     4.691    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X79Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.287     4.977    
    SLICE_X79Y145        FDRE (Hold_fdre_C_D)         0.237     5.214    cpu/DataRoad/mem/ext_control/ext_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.214    
                         arrival time                           5.343    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.475ns (12.230%)  route 3.409ns (87.770%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        3.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.264     1.266    cpu/DataRoad/MEM_WR/clk
    SLICE_X86Y150        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y150        FDCE (Prop_fdce_C_Q)         0.304     1.570 r  cpu/DataRoad/MEM_WR/q_reg[43]/Q
                         net (fo=2, routed)           1.157     2.728    cpu/DataRoad/EX_MEM/q[6]
    SLICE_X86Y150        LUT3 (Prop_lut3_I2_O)        0.084     2.812 r  cpu/DataRoad/EX_MEM/regs_i_26/O
                         net (fo=36, routed)          0.637     3.449    cpu/DataRoad/EX_MEM/busW[1]
    SLICE_X81Y149        LUT3 (Prop_lut3_I0_O)        0.087     3.536 r  cpu/DataRoad/EX_MEM/mem_i_26/O
                         net (fo=6, routed)           1.614     5.150    cpu/DataRoad/mem/ext_control/DataIn[6]
    SLICE_X78Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.389     4.691    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y145        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[6]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.287     4.977    
    SLICE_X78Y145        FDRE (Hold_fdre_C_D)         0.032     5.009    cpu/DataRoad/mem/ext_control/ext_datain_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.009    
                         arrival time                           5.150    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.556ns (13.661%)  route 3.514ns (86.339%))
  Logic Levels:           3  (LUT3=3)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.271     1.273    cpu/DataRoad/MEM_WR/clk
    SLICE_X82Y148        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y148        FDCE (Prop_fdce_C_Q)         0.304     1.577 r  cpu/DataRoad/MEM_WR/q_reg[47]/Q
                         net (fo=2, routed)           1.244     2.821    cpu/DataRoad/EX_MEM/q[10]
    SLICE_X82Y148        LUT3 (Prop_lut3_I2_O)        0.084     2.905 r  cpu/DataRoad/EX_MEM/regs_i_22/O
                         net (fo=36, routed)          0.901     3.806    cpu/DataRoad/EX_MEM/busW[5]
    SLICE_X80Y146        LUT3 (Prop_lut3_I0_O)        0.084     3.890 r  cpu/DataRoad/EX_MEM/mem_i_22/O
                         net (fo=2, routed)           1.369     5.259    cpu/DataRoad/mem/ext_control/DataIn[10]
    SLICE_X78Y146        LUT3 (Prop_lut3_I2_O)        0.084     5.343 r  cpu/DataRoad/mem/ext_control/ext_datain[10]_i_1/O
                         net (fo=1, routed)           0.000     5.343    cpu/DataRoad/mem/ext_control/ext_datain[10]_i_1_n_0
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.389     4.691    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X78Y146        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.287     4.977    
    SLICE_X78Y146        FDRE (Hold_fdre_C_D)         0.220     5.197    cpu/DataRoad/mem/ext_control/ext_datain_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.197    
                         arrival time                           5.343    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       38.972ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.868ns  (logic 0.398ns (45.871%)  route 0.470ns (54.129%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X70Y115        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.470     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X72Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X72Y116        FDCE (Setup_fdce_C_D)       -0.160    39.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.840    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                 38.972    

Slack (MET) :             38.973ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.857ns  (logic 0.348ns (40.585%)  route 0.509ns (59.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X69Y115        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.509     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X70Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X70Y116        FDCE (Setup_fdce_C_D)       -0.170    39.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.830    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 38.973    

Slack (MET) :             39.047ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.878ns  (logic 0.379ns (43.190%)  route 0.499ns (56.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X54Y115        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.499     0.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X54Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X54Y116        FDCE (Setup_fdce_C_D)       -0.075    39.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                 39.047    

Slack (MET) :             39.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.709ns  (logic 0.348ns (49.094%)  route 0.361ns (50.906%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X54Y115        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.361     0.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X52Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X52Y116        FDCE (Setup_fdce_C_D)       -0.166    39.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.834    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                 39.125    

Slack (MET) :             39.194ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.777ns  (logic 0.433ns (55.697%)  route 0.344ns (44.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X70Y115        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.344     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X72Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X72Y116        FDCE (Setup_fdce_C_D)       -0.029    39.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.971    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 39.194    

Slack (MET) :             39.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.720ns  (logic 0.379ns (52.665%)  route 0.341ns (47.335%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X55Y115        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.341     0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X54Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X54Y116        FDCE (Setup_fdce_C_D)       -0.073    39.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 39.207    

Slack (MET) :             39.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.161%)  route 0.377ns (49.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X69Y115        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.377     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X72Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X72Y116        FDCE (Setup_fdce_C_D)       -0.033    39.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.967    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 39.211    

Slack (MET) :             39.242ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.725ns  (logic 0.379ns (52.246%)  route 0.346ns (47.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X53Y115        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.346     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X52Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X52Y116        FDCE (Setup_fdce_C_D)       -0.033    39.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.967    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 39.242    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.589ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.630ns (32.011%)  route 1.338ns (67.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.393     1.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.398     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y115        LUT2 (Prop_lut2_I1_O)        0.232     2.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.647     3.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X71Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.286    41.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.084    41.372    
                         clock uncertainty           -0.127    41.244    
    SLICE_X71Y113        FDPE (Recov_fdpe_C_PRE)     -0.292    40.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         40.952    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                 37.589    

Slack (MET) :             37.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.379ns (20.794%)  route 1.444ns (79.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.402     1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.444     3.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.288    41.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.067    41.357    
                         clock uncertainty           -0.127    41.229    
    SLICE_X72Y110        FDCE (Recov_fdce_C_CLR)     -0.258    40.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                 37.744    

Slack (MET) :             37.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.379ns (20.794%)  route 1.444ns (79.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.402     1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.444     3.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.288    41.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.067    41.357    
                         clock uncertainty           -0.127    41.229    
    SLICE_X72Y110        FDCE (Recov_fdce_C_CLR)     -0.258    40.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                 37.744    

Slack (MET) :             37.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.590ns (33.575%)  route 1.167ns (66.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.299 - 40.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.405     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X51Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.348     1.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X51Y114        LUT2 (Prop_lut2_I1_O)        0.242     2.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482     3.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X52Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.297    41.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.083    41.382    
                         clock uncertainty           -0.127    41.254    
    SLICE_X52Y114        FDPE (Recov_fdpe_C_PRE)     -0.292    40.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                 37.797    

Slack (MET) :             37.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.590ns (33.575%)  route 1.167ns (66.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.299 - 40.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.405     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X51Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.348     1.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X51Y114        LUT2 (Prop_lut2_I1_O)        0.242     2.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482     3.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X52Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.297    41.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.083    41.382    
                         clock uncertainty           -0.127    41.254    
    SLICE_X52Y114        FDPE (Recov_fdpe_C_PRE)     -0.292    40.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                 37.797    

Slack (MET) :             37.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.590ns (33.575%)  route 1.167ns (66.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 41.299 - 40.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.405     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X51Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.348     1.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X51Y114        LUT2 (Prop_lut2_I1_O)        0.242     2.683 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482     3.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X52Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.297    41.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.083    41.382    
                         clock uncertainty           -0.127    41.254    
    SLICE_X52Y114        FDPE (Recov_fdpe_C_PRE)     -0.292    40.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                 37.797    

Slack (MET) :             37.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.630ns (36.333%)  route 1.104ns (63.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 41.286 - 40.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.393     1.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.398     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y115        LUT2 (Prop_lut2_I1_O)        0.232     2.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.413     3.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X73Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.284    41.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.086    41.372    
                         clock uncertainty           -0.127    41.244    
    SLICE_X73Y115        FDPE (Recov_fdpe_C_PRE)     -0.292    40.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.952    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                 37.823    

Slack (MET) :             37.833ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.379ns (22.286%)  route 1.322ns (77.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 41.291 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.402     1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.322     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y109        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.289    41.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y109        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.067    41.358    
                         clock uncertainty           -0.127    41.230    
    SLICE_X71Y109        FDPE (Recov_fdpe_C_PRE)     -0.292    40.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         40.938    
                         arrival time                          -3.105    
  -------------------------------------------------------------------
                         slack                                 37.833    

Slack (MET) :             37.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.630ns (36.663%)  route 1.088ns (63.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.393     1.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.398     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y115        LUT2 (Prop_lut2_I1_O)        0.232     2.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.398     3.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X73Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.286    41.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.084    41.372    
                         clock uncertainty           -0.127    41.244    
    SLICE_X73Y113        FDPE (Recov_fdpe_C_PRE)     -0.292    40.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.952    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                 37.838    

Slack (MET) :             38.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.379ns (26.239%)  route 1.065ns (73.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 41.293 - 40.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.402     1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.379     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.065     2.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X68Y109        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        1.291    41.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.067    41.360    
                         clock uncertainty           -0.127    41.232    
    SLICE_X68Y109        FDCE (Recov_fdce_C_CLR)     -0.258    40.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 38.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.239%)  route 0.128ns (43.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.575     0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X68Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y112        FDCE (Prop_fdce_C_Q)         0.164     0.741 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.128     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X69Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.845     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X69Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.257     0.590    
    SLICE_X69Y112        FDCE (Remov_fdce_C_CLR)     -0.092     0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.825%)  route 0.196ns (58.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDPE (Prop_fdpe_C_Q)         0.141     0.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X74Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.839     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X74Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.234     0.607    
    SLICE_X74Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.825%)  route 0.196ns (58.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDPE (Prop_fdpe_C_Q)         0.141     0.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     0.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X74Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.839     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X74Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.234     0.607    
    SLICE_X74Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.654%)  route 0.182ns (56.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDPE (Prop_fdpe_C_Q)         0.141     0.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X70Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.843     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X70Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.257     0.588    
    SLICE_X70Y113        FDPE (Remov_fdpe_C_PRE)     -0.071     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.960%)  route 0.187ns (57.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDPE (Prop_fdpe_C_Q)         0.141     0.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.187     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X69Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.843     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.234     0.611    
    SLICE_X69Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.960%)  route 0.187ns (57.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDPE (Prop_fdpe_C_Q)         0.141     0.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.187     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X69Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.843     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.234     0.611    
    SLICE_X69Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.960%)  route 0.187ns (57.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDPE (Prop_fdpe_C_Q)         0.141     0.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.187     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X69Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.843     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.234     0.611    
    SLICE_X69Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.960%)  route 0.187ns (57.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDPE (Prop_fdpe_C_Q)         0.141     0.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.187     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X69Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.843     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.234     0.611    
    SLICE_X69Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.960%)  route 0.187ns (57.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDPE (Prop_fdpe_C_Q)         0.141     0.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.187     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X69Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.843     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.234     0.611    
    SLICE_X69Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.960%)  route 0.187ns (57.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.573     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDPE (Prop_fdpe_C_Q)         0.141     0.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.187     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X69Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=6398, routed)        0.843     0.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.234     0.611    
    SLICE_X69Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.748ns (27.486%)  route 1.973ns (72.514%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.433     4.517 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     5.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.105     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.543     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.105     5.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.139     6.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y110        LUT1 (Prop_lut1_I0_O)        0.105     6.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.596     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.298    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.427    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X56Y111        FDCE (Recov_fdce_C_CLR)     -0.292    36.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                 29.922    

Slack (MET) :             29.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.748ns (27.486%)  route 1.973ns (72.514%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.433     4.517 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     5.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.105     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.543     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.105     5.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.139     6.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y110        LUT1 (Prop_lut1_I0_O)        0.105     6.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.596     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.298    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.427    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X56Y111        FDCE (Recov_fdce_C_CLR)     -0.258    36.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                 29.956    

Slack (MET) :             29.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.748ns (27.486%)  route 1.973ns (72.514%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.433     4.517 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     5.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.105     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.543     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.105     5.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.139     6.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y110        LUT1 (Prop_lut1_I0_O)        0.105     6.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.596     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.298    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.427    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X56Y111        FDCE (Recov_fdce_C_CLR)     -0.258    36.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                 29.956    

Slack (MET) :             29.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.748ns (27.486%)  route 1.973ns (72.514%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.433     4.517 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     5.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.105     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.543     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.105     5.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.139     6.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y110        LUT1 (Prop_lut1_I0_O)        0.105     6.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.596     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.298    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.427    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X56Y111        FDCE (Recov_fdce_C_CLR)     -0.258    36.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                 29.956    

Slack (MET) :             29.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.748ns (27.486%)  route 1.973ns (72.514%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.433     4.517 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     5.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.105     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.543     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.105     5.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.139     6.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y110        LUT1 (Prop_lut1_I0_O)        0.105     6.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.596     6.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y111        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.298    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.427    37.055    
                         clock uncertainty           -0.035    37.020    
    SLICE_X56Y111        FDCE (Recov_fdce_C_CLR)     -0.258    36.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                 29.956    

Slack (MET) :             30.085ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.748ns (29.226%)  route 1.811ns (70.774%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.433     4.517 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     5.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.105     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.543     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.105     5.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.139     6.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y110        LUT1 (Prop_lut1_I0_O)        0.105     6.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.434     6.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.299    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.427    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X56Y110        FDCE (Recov_fdce_C_CLR)     -0.292    36.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 30.085    

Slack (MET) :             30.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.748ns (29.226%)  route 1.811ns (70.774%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.433     4.517 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     5.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.105     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.543     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.105     5.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.139     6.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y110        LUT1 (Prop_lut1_I0_O)        0.105     6.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.434     6.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.299    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.427    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X56Y110        FDCE (Recov_fdce_C_CLR)     -0.258    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 30.119    

Slack (MET) :             30.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.748ns (29.226%)  route 1.811ns (70.774%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.433     4.517 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     5.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.105     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.543     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.105     5.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.139     6.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y110        LUT1 (Prop_lut1_I0_O)        0.105     6.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.434     6.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.299    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.427    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X56Y110        FDCE (Recov_fdce_C_CLR)     -0.258    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 30.119    

Slack (MET) :             30.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.748ns (29.226%)  route 1.811ns (70.774%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.433     4.517 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     5.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.105     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.543     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.105     5.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.139     6.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y110        LUT1 (Prop_lut1_I0_O)        0.105     6.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.434     6.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.299    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.427    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X56Y110        FDCE (Recov_fdce_C_CLR)     -0.258    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 30.119    

Slack (MET) :             30.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.748ns (29.226%)  route 1.811ns (70.774%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.409     4.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.433     4.517 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     5.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.105     5.318 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.543     5.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X56Y110        LUT4 (Prop_lut4_I3_O)        0.105     5.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.139     6.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X56Y110        LUT1 (Prop_lut1_I0_O)        0.105     6.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.434     6.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X56Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.299    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X56Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.427    37.056    
                         clock uncertainty           -0.035    37.021    
    SLICE_X56Y110        FDCE (Recov_fdce_C_CLR)     -0.258    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                 30.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDPE (Prop_fdpe_C_Q)         0.141     2.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.440     2.010    
    SLICE_X74Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDPE (Prop_fdpe_C_Q)         0.141     2.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.440     2.010    
    SLICE_X74Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDPE (Prop_fdpe_C_Q)         0.141     2.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.440     2.010    
    SLICE_X74Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDPE (Prop_fdpe_C_Q)         0.141     2.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.440     2.010    
    SLICE_X74Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDPE (Prop_fdpe_C_Q)         0.141     2.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.440     2.010    
    SLICE_X74Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDPE (Prop_fdpe_C_Q)         0.141     2.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.440     2.010    
    SLICE_X74Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDPE (Prop_fdpe_C_Q)         0.141     2.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.440     2.010    
    SLICE_X74Y116        FDCE (Remov_fdce_C_CLR)     -0.067     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.677%)  route 0.127ns (47.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDPE (Prop_fdpe_C_Q)         0.141     2.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y116        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.440     2.010    
    SLICE_X74Y116        FDPE (Remov_fdpe_C_PRE)     -0.071     1.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.938%)  route 0.135ns (45.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDPE (Prop_fdpe_C_Q)         0.164     2.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X47Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X47Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.440     2.021    
    SLICE_X47Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.938%)  route 0.135ns (45.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDPE (Prop_fdpe_C_Q)         0.164     2.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.135     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X47Y116        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X47Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.440     2.021    
    SLICE_X47Y116        FDPE (Remov_fdpe_C_PRE)     -0.095     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.381    





